[10/11 11:10:05      0s] 
[10/11 11:10:05      0s] Cadence Innovus(TM) Implementation System.
[10/11 11:10:05      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/11 11:10:05      0s] 
[10/11 11:10:05      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[10/11 11:10:05      0s] Options:	
[10/11 11:10:05      0s] Date:		Sat Oct 11 11:10:05 2025
[10/11 11:10:05      0s] Host:		N7 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[10/11 11:10:05      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[10/11 11:10:05      0s] 
[10/11 11:10:05      0s] License:
[10/11 11:10:05      0s] 		[11:10:05.074561] Configured Lic search path (21.01-s002): 5280@192.168.0.18

[10/11 11:10:05      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[10/11 11:10:05      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/11 11:10:13      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[10/11 11:10:14      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[10/11 11:10:14      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[10/11 11:10:14      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[10/11 11:10:14      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[10/11 11:10:14      8s] @(#)CDS: CPE v21.15-s076
[10/11 11:10:14      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[10/11 11:10:14      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[10/11 11:10:14      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/11 11:10:14      8s] @(#)CDS: RCDB 11.15.0
[10/11 11:10:14      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[10/11 11:10:14      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[10/11 11:10:14      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7264_N7_user_ovgzns.

[10/11 11:10:14      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[10/11 11:10:15      9s] 
[10/11 11:10:15      9s] **INFO:  MMMC transition support version v31-84 
[10/11 11:10:15      9s] 
[10/11 11:10:15      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/11 11:10:15      9s] <CMD> suppressMessage ENCEXT-2799
[10/11 11:10:15      9s] <CMD> getVersion
[10/11 11:10:15      9s] [INFO] Loading PVS 22.20 fill procedures
[10/11 11:10:15      9s] <CMD> win
[10/11 11:15:22     33s] <CMD> set init_gnd_net VSS
[10/11 11:15:22     33s] <CMD> set init_lef_file {../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[10/11 11:15:22     33s] <CMD> set init_verilog counter_nl.v
[10/11 11:15:22     33s] <CMD> set init_mmmc_file Default.view
[10/11 11:15:22     33s] <CMD> set init_pwr_net VDD
[10/11 11:15:22     33s] <CMD> init_design
[10/11 11:15:22     33s] #% Begin Load MMMC data ... (date=10/11 11:15:22, mem=1017.1M)
[10/11 11:15:22     33s] #% End Load MMMC data ... (date=10/11 11:15:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.8M, current mem=1017.8M)
[10/11 11:15:22     33s] 
[10/11 11:15:22     33s] Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[10/11 11:15:22     33s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[10/11 11:15:22     33s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[10/11 11:15:22     33s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[10/11 11:15:22     33s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[10/11 11:15:22     33s] Set DBUPerIGU to M2 pitch 580.
[10/11 11:15:22     33s] 
[10/11 11:15:22     33s] Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-119' for more detail.
[10/11 11:15:22     33s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[10/11 11:15:22     33s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[10/11 11:15:22     33s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[10/11 11:15:22     33s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[10/11 11:15:22     33s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[10/11 11:15:22     33s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:15:22     33s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[10/11 11:15:22     33s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[10/11 11:15:22     33s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[10/11 11:15:22     33s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-58' for more detail.
[10/11 11:15:22     33s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[10/11 11:15:22     33s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:15:22     33s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[10/11 11:15:22     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[10/11 11:15:22     33s] Type 'man IMPLF-61' for more detail.
[10/11 11:15:22     33s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/11 11:15:22     33s] Type 'man IMPLF-200' for more detail.
[10/11 11:15:22     33s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[10/11 11:15:22     33s] Loading view definition file from Default.view
[10/11 11:15:22     33s] Reading slow_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[10/11 11:15:23     33s] Read 479 cells in library 'slow' 
[10/11 11:15:23     33s] Reading fast_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[10/11 11:15:23     33s] Read 479 cells in library 'fast' 
[10/11 11:15:23     33s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1097.0M, current mem=1039.8M)
[10/11 11:15:23     33s] *** End library_loading (cpu=0.01min, real=0.02min, mem=32.0M, fe_cpu=0.56min, fe_real=5.30min, fe_mem=1059.5M) ***
[10/11 11:15:23     33s] #% Begin Load netlist data ... (date=10/11 11:15:23, mem=1039.8M)
[10/11 11:15:23     33s] *** Begin netlist parsing (mem=1059.5M) ***
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[10/11 11:15:23     33s] Type 'man IMPVL-159' for more detail.
[10/11 11:15:23     33s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/11 11:15:23     33s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:15:23     33s] Created 479 new cells from 2 timing libraries.
[10/11 11:15:23     33s] Reading netlist ...
[10/11 11:15:23     33s] Backslashed names will retain backslash and a trailing blank character.
[10/11 11:15:23     33s] Reading verilog netlist 'counter_nl.v'
[10/11 11:15:23     33s] 
[10/11 11:15:23     33s] *** Memory Usage v#1 (Current mem = 1059.516M, initial mem = 483.863M) ***
[10/11 11:15:23     33s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1059.5M) ***
[10/11 11:15:23     33s] #% End Load netlist data ... (date=10/11 11:15:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1054.1M, current mem=1054.1M)
[10/11 11:15:23     33s] Top level cell is counter.
[10/11 11:15:23     33s] Hooked 958 DB cells to tlib cells.
[10/11 11:15:23     33s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.7M, current mem=1064.7M)
[10/11 11:15:23     33s] Starting recursive module instantiation check.
[10/11 11:15:23     33s] No recursion found.
[10/11 11:15:23     33s] Building hierarchical netlist for Cell counter ...
[10/11 11:15:23     33s] *** Netlist is unique.
[10/11 11:15:23     33s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[10/11 11:15:23     33s] ** info: there are 967 modules.
[10/11 11:15:23     33s] ** info: there are 20 stdCell insts.
[10/11 11:15:23     33s] 
[10/11 11:15:23     33s] *** Memory Usage v#1 (Current mem = 1114.930M, initial mem = 483.863M) ***
[10/11 11:15:23     33s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/11 11:15:23     33s] Type 'man IMPFP-3961' for more detail.
[10/11 11:15:23     33s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/11 11:15:23     33s] Type 'man IMPFP-3961' for more detail.
[10/11 11:15:23     33s] Horizontal Layer M1 offset = 290 (derived)
[10/11 11:15:23     33s] Vertical Layer M2 offset = 290 (derived)
[10/11 11:15:23     33s] Start create_tracks
[10/11 11:15:23     33s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[10/11 11:15:23     34s] Extraction setup Started 
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] Trim Metal Layers:
[10/11 11:15:23     34s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/11 11:15:23     34s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[10/11 11:15:23     34s] Type 'man IMPEXT-6202' for more detail.
[10/11 11:15:23     34s] Reading Capacitance Table File ../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch ...
[10/11 11:15:23     34s] **ERROR: (IMPEXT-2715):	Syntax Error in line 1
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
[10/11 11:15:23     34s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1328.4M, current mem=1087.5M)
[10/11 11:15:23     34s] Reading timing constraints file 'counterr_sdc.sdc' ...
[10/11 11:15:23     34s] Current (total cpu=0:00:34.2, real=0:05:18, peak res=1343.8M, current mem=1343.8M)
[10/11 11:15:23     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counterr_sdc.sdc, Line 9).
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counterr_sdc.sdc, Line 10).
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] INFO (CTE): Reading of timing constraints file counterr_sdc.sdc completed, with 2 WARNING
[10/11 11:15:23     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.7M, current mem=1351.7M)
[10/11 11:15:23     34s] Current (total cpu=0:00:34.2, real=0:05:18, peak res=1351.7M, current mem=1351.7M)
[10/11 11:15:23     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/11 11:15:23     34s] Summary for sequential cells identification: 
[10/11 11:15:23     34s]   Identified SBFF number: 112
[10/11 11:15:23     34s]   Identified MBFF number: 0
[10/11 11:15:23     34s]   Identified SB Latch number: 0
[10/11 11:15:23     34s]   Identified MB Latch number: 0
[10/11 11:15:23     34s]   Not identified SBFF number: 8
[10/11 11:15:23     34s]   Not identified MBFF number: 0
[10/11 11:15:23     34s]   Not identified SB Latch number: 0
[10/11 11:15:23     34s]   Not identified MB Latch number: 0
[10/11 11:15:23     34s]   Number of sequential cells which are not FFs: 32
[10/11 11:15:23     34s] Total number of combinational cells: 317
[10/11 11:15:23     34s] Total number of sequential cells: 152
[10/11 11:15:23     34s] Total number of tristate cells: 10
[10/11 11:15:23     34s] Total number of level shifter cells: 0
[10/11 11:15:23     34s] Total number of power gating cells: 0
[10/11 11:15:23     34s] Total number of isolation cells: 0
[10/11 11:15:23     34s] Total number of power switch cells: 0
[10/11 11:15:23     34s] Total number of pulse generator cells: 0
[10/11 11:15:23     34s] Total number of always on buffers: 0
[10/11 11:15:23     34s] Total number of retention cells: 0
[10/11 11:15:23     34s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[10/11 11:15:23     34s] Total number of usable buffers: 16
[10/11 11:15:23     34s] List of unusable buffers:
[10/11 11:15:23     34s] Total number of unusable buffers: 0
[10/11 11:15:23     34s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[10/11 11:15:23     34s] Total number of usable inverters: 19
[10/11 11:15:23     34s] List of unusable inverters:
[10/11 11:15:23     34s] Total number of unusable inverters: 0
[10/11 11:15:23     34s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[10/11 11:15:23     34s] Total number of identified usable delay cells: 8
[10/11 11:15:23     34s] List of identified unusable delay cells:
[10/11 11:15:23     34s] Total number of identified unusable delay cells: 0
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Deleting Cell Server End ...
[10/11 11:15:23     34s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1382.4M, current mem=1382.4M)
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:15:23     34s] Summary for sequential cells identification: 
[10/11 11:15:23     34s]   Identified SBFF number: 112
[10/11 11:15:23     34s]   Identified MBFF number: 0
[10/11 11:15:23     34s]   Identified SB Latch number: 0
[10/11 11:15:23     34s]   Identified MB Latch number: 0
[10/11 11:15:23     34s]   Not identified SBFF number: 8
[10/11 11:15:23     34s]   Not identified MBFF number: 0
[10/11 11:15:23     34s]   Not identified SB Latch number: 0
[10/11 11:15:23     34s]   Not identified MB Latch number: 0
[10/11 11:15:23     34s]   Number of sequential cells which are not FFs: 32
[10/11 11:15:23     34s]  Visiting view : setup
[10/11 11:15:23     34s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:15:23     34s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:15:23     34s]  Visiting view : hold
[10/11 11:15:23     34s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:15:23     34s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:15:23     34s] TLC MultiMap info (StdDelay):
[10/11 11:15:23     34s]   : fast + fast_timing + 1 + no RcCorner := 11ps
[10/11 11:15:23     34s]   : fast + fast_timing + 1 + rc_corner := 12.1ps
[10/11 11:15:23     34s]   : slow + slow_timing + 1 + no RcCorner := 33ps
[10/11 11:15:23     34s]   : slow + slow_timing + 1 + rc_corner := 35.9ps
[10/11 11:15:23     34s]  Setting StdDelay to: 35.9ps
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] TimeStamp Deleting Cell Server End ...
[10/11 11:15:23     34s] Extraction setup Started 
[10/11 11:15:23     34s] 
[10/11 11:15:23     34s] Trim Metal Layers:
[10/11 11:15:23     34s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/11 11:15:23     34s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[10/11 11:15:23     34s] Type 'man IMPEXT-6202' for more detail.
[10/11 11:15:23     34s] Reading Capacitance Table File ../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch ...
[10/11 11:15:23     34s] **ERROR: (IMPEXT-2715):	Syntax Error in line 1
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.

[10/11 11:15:23     34s] *** Summary of all messages that are not suppressed in this session:
[10/11 11:15:23     34s] Severity  ID               Count  Summary                                  
[10/11 11:15:23     34s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[10/11 11:15:23     34s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[10/11 11:15:23     34s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[10/11 11:15:23     34s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/11 11:15:23     34s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[10/11 11:15:23     34s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[10/11 11:15:23     34s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[10/11 11:15:23     34s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[10/11 11:15:23     34s] WARNING   IMPEXT-6202          2  In addition to the technology file, the ...
[10/11 11:15:23     34s] ERROR     IMPEXT-2677          2  Multi-corner RC initialization is aborte...
[10/11 11:15:23     34s] ERROR     IMPEXT-2715          2  Syntax Error in line %d                  
[10/11 11:15:23     34s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[10/11 11:15:23     34s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[10/11 11:15:23     34s] *** Message Summary: 1525 warning(s), 107 error(s)
[10/11 11:15:23     34s] 
[10/11 11:17:11     42s] <CMD> getIoFlowFlag
[10/11 11:17:27     43s] <CMD> setIoFlowFlag 0
[10/11 11:17:27     43s] <CMD> floorPlan -site gsclib090site -r 1 0.699803 8 8 8 8
[10/11 11:17:27     43s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/11 11:17:27     43s] Type 'man IMPFP-3961' for more detail.
[10/11 11:17:27     43s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/11 11:17:27     43s] Type 'man IMPFP-3961' for more detail.
[10/11 11:17:27     43s] Horizontal Layer M1 offset = 290 (derived)
[10/11 11:17:27     43s] Vertical Layer M2 offset = 290 (derived)
[10/11 11:17:27     43s] Start create_tracks
[10/11 11:17:27     43s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[10/11 11:17:27     43s] <CMD> uiSetTool select
[10/11 11:17:27     43s] <CMD> getIoFlowFlag
[10/11 11:17:27     43s] <CMD> fit
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingOffset 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingThreshold 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingLayers {}
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingOffset 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingThreshold 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingLayers {}
[10/11 11:17:42     44s] <CMD> set sprCreateIeStripeWidth 10.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeStripeWidth 10.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingOffset 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingThreshold 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeRingLayers {}
[10/11 11:17:42     44s] <CMD> set sprCreateIeStripeWidth 10.0
[10/11 11:17:42     44s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/11 11:18:43     49s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/11 11:18:43     49s] The ring targets are set to core/block ring wires.
[10/11 11:18:43     49s] addRing command will consider rows while creating rings.
[10/11 11:18:43     49s] addRing command will disallow rings to go over rows.
[10/11 11:18:43     49s] addRing command will ignore shorts while creating rings.
[10/11 11:18:43     49s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/11 11:18:43     49s] 
[10/11 11:18:43     49s] 
[10/11 11:18:43     49s] viaInitial starts at Sat Oct 11 11:18:43 2025
viaInitial ends at Sat Oct 11 11:18:43 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1423.1M)
[10/11 11:18:43     49s] Ring generation is complete.
[10/11 11:18:43     49s] vias are now being generated.
[10/11 11:18:43     49s] addRing created 8 wires.
[10/11 11:18:43     49s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/11 11:18:43     49s] +--------+----------------+----------------+
[10/11 11:18:43     49s] |  Layer |     Created    |     Deleted    |
[10/11 11:18:43     49s] +--------+----------------+----------------+
[10/11 11:18:43     49s] | Metal8 |        4       |       NA       |
[10/11 11:18:43     49s] |  Via8  |        8       |        0       |
[10/11 11:18:43     49s] | Metal9 |        4       |       NA       |
[10/11 11:18:43     49s] +--------+----------------+----------------+
[10/11 11:19:11     51s] <CMD> saveDesign counter_ffp
[10/11 11:19:11     51s] #% Begin save design ... (date=10/11 11:19:11, mem=1400.1M)
[10/11 11:19:11     51s] % Begin Save ccopt configuration ... (date=10/11 11:19:11, mem=1400.1M)
[10/11 11:19:11     51s] % End Save ccopt configuration ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1401.4M, current mem=1401.4M)
[10/11 11:19:11     51s] % Begin Save netlist data ... (date=10/11 11:19:11, mem=1401.4M)
[10/11 11:19:11     51s] Writing Binary DB to counter_ffp.dat/counter.v.bin in single-threaded mode...
[10/11 11:19:11     51s] % End Save netlist data ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1401.8M, current mem=1401.8M)
[10/11 11:19:11     51s] Saving symbol-table file ...
[10/11 11:19:11     51s] Saving congestion map file counter_ffp.dat/counter.route.congmap.gz ...
[10/11 11:19:11     51s] % Begin Save AAE data ... (date=10/11 11:19:11, mem=1402.5M)
[10/11 11:19:11     51s] Saving AAE Data ...
[10/11 11:19:11     51s] % End Save AAE data ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.5M, current mem=1402.5M)
[10/11 11:19:11     51s] Saving preference file counter_ffp.dat/gui.pref.tcl ...
[10/11 11:19:11     51s] Saving mode setting ...
[10/11 11:19:11     51s] Saving global file ...
[10/11 11:19:11     51s] % Begin Save floorplan data ... (date=10/11 11:19:11, mem=1407.0M)
[10/11 11:19:11     51s] Saving floorplan file ...
[10/11 11:19:11     51s] % End Save floorplan data ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.0M, current mem=1407.0M)
[10/11 11:19:11     51s] Saving Drc markers ...
[10/11 11:19:11     51s] ... No Drc file written since there is no markers found.
[10/11 11:19:11     51s] % Begin Save placement data ... (date=10/11 11:19:11, mem=1407.0M)
[10/11 11:19:11     51s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/11 11:19:11     51s] Save Adaptive View Pruning View Names to Binary file
[10/11 11:19:11     51s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1424.6M) ***
[10/11 11:19:11     51s] % End Save placement data ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.8M, current mem=1407.8M)
[10/11 11:19:11     51s] % Begin Save routing data ... (date=10/11 11:19:11, mem=1407.8M)
[10/11 11:19:11     51s] Saving route file ...
[10/11 11:19:11     51s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1421.6M) ***
[10/11 11:19:11     51s] % End Save routing data ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.1M, current mem=1408.1M)
[10/11 11:19:11     51s] Saving property file counter_ffp.dat/counter.prop
[10/11 11:19:11     51s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1424.6M) ***
[10/11 11:19:11     51s] % Begin Save power constraints data ... (date=10/11 11:19:11, mem=1409.5M)
[10/11 11:19:11     51s] % End Save power constraints data ... (date=10/11 11:19:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.5M, current mem=1409.5M)
[10/11 11:19:11     51s] Generated self-contained design counter_ffp.dat
[10/11 11:19:11     51s] #% End save design ... (date=10/11 11:19:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=1436.1M, current mem=1412.4M)
[10/11 11:19:11     51s] *** Message Summary: 0 warning(s), 0 error(s)
[10/11 11:19:11     51s] 
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingOffset 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingThreshold 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingLayers {}
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingOffset 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingThreshold 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingLayers {}
[10/11 11:19:36     53s] <CMD> set sprCreateIeStripeWidth 10.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeStripeWidth 10.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingOffset 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingThreshold 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeRingLayers {}
[10/11 11:19:36     53s] <CMD> set sprCreateIeStripeWidth 10.0
[10/11 11:19:36     53s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/11 11:20:31     57s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/11 11:20:31     57s] addStripe will allow jog to connect padcore ring and block ring.
[10/11 11:20:31     57s] 
[10/11 11:20:31     57s] Stripes will stop at the boundary of the specified area.
[10/11 11:20:31     57s] When breaking rings, the power planner will consider the existence of blocks.
[10/11 11:20:31     57s] Stripes will not extend to closest target.
[10/11 11:20:31     57s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/11 11:20:31     57s] Stripes will not be created over regions without power planning wires.
[10/11 11:20:31     57s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/11 11:20:31     57s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/11 11:20:31     57s] Offset for stripe breaking is set to 0.
[10/11 11:20:31     57s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/11 11:20:31     57s] 
[10/11 11:20:31     57s] Initialize fgc environment(mem: 1465.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:31     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:31     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:31     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:31     57s] Starting stripe generation ...
[10/11 11:20:31     57s] Non-Default Mode Option Settings :
[10/11 11:20:31     57s]   NONE
[10/11 11:20:31     57s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.520000 13.495000 25.290001 13.495000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[10/11 11:20:31     57s] Type 'man IMPPP-354' for more detail.
[10/11 11:20:31     57s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.520000 17.969999 25.290001 17.969999 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[10/11 11:20:31     57s] Type 'man IMPPP-354' for more detail.
[10/11 11:20:31     57s] Stripe generation is complete.
[10/11 11:20:31     57s] vias are now being generated.
[10/11 11:20:31     57s] addStripe created 4 wires.
[10/11 11:20:31     57s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/11 11:20:31     57s] +--------+----------------+----------------+
[10/11 11:20:31     57s] |  Layer |     Created    |     Deleted    |
[10/11 11:20:31     57s] +--------+----------------+----------------+
[10/11 11:20:31     57s] |  Via8  |        8       |        0       |
[10/11 11:20:31     57s] | Metal9 |        4       |       NA       |
[10/11 11:20:31     57s] +--------+----------------+----------------+
[10/11 11:20:49     58s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/11 11:20:49     58s] addStripe will allow jog to connect padcore ring and block ring.
[10/11 11:20:49     58s] 
[10/11 11:20:49     58s] Stripes will stop at the boundary of the specified area.
[10/11 11:20:49     58s] When breaking rings, the power planner will consider the existence of blocks.
[10/11 11:20:49     58s] Stripes will not extend to closest target.
[10/11 11:20:49     58s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/11 11:20:49     58s] Stripes will not be created over regions without power planning wires.
[10/11 11:20:49     58s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/11 11:20:49     58s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/11 11:20:49     58s] Offset for stripe breaking is set to 0.
[10/11 11:20:49     58s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/11 11:20:49     58s] 
[10/11 11:20:49     58s] Initialize fgc environment(mem: 1465.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:49     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:49     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:49     58s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
[10/11 11:20:49     58s] Starting stripe generation ...
[10/11 11:20:49     58s] Non-Default Mode Option Settings :
[10/11 11:20:49     58s]   NONE
[10/11 11:20:49     58s] Stripe generation is complete.
[10/11 11:20:49     58s] vias are now being generated.
[10/11 11:20:49     58s] addStripe created 6 wires.
[10/11 11:20:49     58s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[10/11 11:20:49     58s] +--------+----------------+----------------+
[10/11 11:20:49     58s] |  Layer |     Created    |     Deleted    |
[10/11 11:20:49     58s] +--------+----------------+----------------+
[10/11 11:20:49     58s] | Metal8 |        6       |       NA       |
[10/11 11:20:49     58s] |  Via8  |       24       |        0       |
[10/11 11:20:49     58s] +--------+----------------+----------------+
[10/11 11:21:18     61s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/11 11:21:18     61s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[10/11 11:21:18     61s] *** Begin SPECIAL ROUTE on Sat Oct 11 11:21:18 2025 ***
[10/11 11:21:18     61s] SPECIAL ROUTE ran on directory: /home/user/SHIVANSHHH
[10/11 11:21:18     61s] SPECIAL ROUTE ran on machine: N7 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s] Begin option processing ...
[10/11 11:21:18     61s] srouteConnectPowerBump set to false
[10/11 11:21:18     61s] routeSelectNet set to "VDD VSS"
[10/11 11:21:18     61s] routeSpecial set to true
[10/11 11:21:18     61s] srouteBlockPin set to "useLef"
[10/11 11:21:18     61s] srouteBottomLayerLimit set to 1
[10/11 11:21:18     61s] srouteBottomTargetLayerLimit set to 1
[10/11 11:21:18     61s] srouteConnectConverterPin set to false
[10/11 11:21:18     61s] srouteCrossoverViaBottomLayer set to 1
[10/11 11:21:18     61s] srouteCrossoverViaTopLayer set to 9
[10/11 11:21:18     61s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/11 11:21:18     61s] srouteFollowCorePinEnd set to 3
[10/11 11:21:18     61s] srouteJogControl set to "preferWithChanges differentLayer"
[10/11 11:21:18     61s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/11 11:21:18     61s] sroutePadPinAllPorts set to true
[10/11 11:21:18     61s] sroutePreserveExistingRoutes set to true
[10/11 11:21:18     61s] srouteRoutePowerBarPortOnBothDir set to true
[10/11 11:21:18     61s] srouteStopBlockPin set to "nearestTarget"
[10/11 11:21:18     61s] srouteTopLayerLimit set to 9
[10/11 11:21:18     61s] srouteTopTargetLayerLimit set to 9
[10/11 11:21:18     61s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2970.00 megs.
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s] Reading DB technology information...
[10/11 11:21:18     61s] Finished reading DB technology information.
[10/11 11:21:18     61s] Reading floorplan and netlist information...
[10/11 11:21:18     61s] Finished reading floorplan and netlist information.
[10/11 11:21:18     61s] Read in 19 layers, 9 routing layers, 1 overlap layer
[10/11 11:21:18     61s] Read in 2 nondefault rules, 0 used
[10/11 11:21:18     61s] Read in 487 macros, 14 used
[10/11 11:21:18     61s] Read in 13 components
[10/11 11:21:18     61s]   13 core components: 13 unplaced, 0 placed, 0 fixed
[10/11 11:21:18     61s] Read in 7 logical pins
[10/11 11:21:18     61s] Read in 7 nets
[10/11 11:21:18     61s] Read in 2 special nets, 2 routed
[10/11 11:21:18     61s] 2 nets selected.
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s] Begin power routing ...
[10/11 11:21:18     61s] #create default rule from bind_ndr_rule rule=0x7fbc207672f0 0x7fbc013c0ff0
[10/11 11:21:18     61s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/11 11:21:18     61s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[10/11 11:21:18     61s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[10/11 11:21:18     61s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/11 11:21:18     61s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/11 11:21:18     61s] Type 'man IMPSR-1256' for more detail.
[10/11 11:21:18     61s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/11 11:21:18     61s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[10/11 11:21:18     61s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[10/11 11:21:18     61s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/11 11:21:18     61s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/11 11:21:18     61s] Type 'man IMPSR-1256' for more detail.
[10/11 11:21:18     61s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] CPU time for VDD FollowPin 0 seconds
[10/11 11:21:18     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[10/11 11:21:18     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/11 11:21:18     61s] CPU time for VSS FollowPin 0 seconds
[10/11 11:21:18     61s]   Number of IO ports routed: 0
[10/11 11:21:18     61s]   Number of Block ports routed: 0
[10/11 11:21:18     61s]   Number of Stripe ports routed: 0
[10/11 11:21:18     61s]   Number of Core ports routed: 12
[10/11 11:21:18     61s]   Number of Pad ports routed: 0
[10/11 11:21:18     61s]   Number of Power Bump ports routed: 0
[10/11 11:21:18     61s]   Number of Followpin connections: 6
[10/11 11:21:18     61s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2985.00 megs.
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s]  Begin updating DB with routing results ...
[10/11 11:21:18     61s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[10/11 11:21:18     61s] Pin and blockage extraction finished
[10/11 11:21:18     61s] 
[10/11 11:21:18     61s] sroute created 18 wires.
[10/11 11:21:18     61s] ViaGen created 84 vias, deleted 0 via to avoid violation.
[10/11 11:21:18     61s] +--------+----------------+----------------+
[10/11 11:21:18     61s] |  Layer |     Created    |     Deleted    |
[10/11 11:21:18     61s] +--------+----------------+----------------+
[10/11 11:21:18     61s] | Metal1 |       18       |       NA       |
[10/11 11:21:18     61s] |  Via1  |       12       |        0       |
[10/11 11:21:18     61s] |  Via2  |       12       |        0       |
[10/11 11:21:18     61s] |  Via3  |       12       |        0       |
[10/11 11:21:18     61s] |  Via4  |       12       |        0       |
[10/11 11:21:18     61s] |  Via5  |       12       |        0       |
[10/11 11:21:18     61s] |  Via6  |       12       |        0       |
[10/11 11:21:18     61s] |  Via7  |       12       |        0       |
[10/11 11:21:18     61s] +--------+----------------+----------------+
[10/11 11:21:45     63s] <CMD> addEndCap -preCap FILL2 -postCap FILL1 -prefix ENDCAP
[10/11 11:21:45     63s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[10/11 11:21:45     63s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[10/11 11:21:45     63s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[10/11 11:21:45     63s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[10/11 11:21:45     63s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[10/11 11:21:45     63s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[10/11 11:21:45     63s] # Resetting pin-track-align track data.
[10/11 11:21:45     63s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1478.8M, EPOCH TIME: 1760161905.974068
[10/11 11:21:45     63s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1478.8M, EPOCH TIME: 1760161905.974122
[10/11 11:21:45     63s] Processing tracks to init pin-track alignment.
[10/11 11:21:45     63s] z: 2, totalTracks: 1
[10/11 11:21:45     63s] z: 4, totalTracks: 1
[10/11 11:21:45     63s] z: 6, totalTracks: 1
[10/11 11:21:45     63s] z: 8, totalTracks: 1
[10/11 11:21:46     63s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:21:46     63s] All LLGs are deleted
[10/11 11:21:46     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1478.8M, EPOCH TIME: 1760161906.010453
[10/11 11:21:46     63s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.010631
[10/11 11:21:46     63s] # Building counter llgBox search-tree.
[10/11 11:21:46     63s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1478.8M, EPOCH TIME: 1760161906.010666
[10/11 11:21:46     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1478.8M, EPOCH TIME: 1760161906.010814
[10/11 11:21:46     63s] Max number of tech site patterns supported in site array is 256.
[10/11 11:21:46     63s] Core basic site is gsclib090site
[10/11 11:21:46     63s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1478.8M, EPOCH TIME: 1760161906.016080
[10/11 11:21:46     63s] After signature check, allow fast init is false, keep pre-filter is false.
[10/11 11:21:46     63s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/11 11:21:46     63s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.016142
[10/11 11:21:46     63s] Use non-trimmed site array because memory saving is not enough.
[10/11 11:21:46     63s] SiteArray: non-trimmed site array dimensions = 5 x 53
[10/11 11:21:46     63s] SiteArray: use 8,192 bytes
[10/11 11:21:46     63s] SiteArray: current memory after site array memory allocation 1478.8M
[10/11 11:21:46     63s] SiteArray: FP blocked sites are writable
[10/11 11:21:46     63s] Estimated cell power/ground rail width = 0.408 um
[10/11 11:21:46     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:21:46     63s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1478.8M, EPOCH TIME: 1760161906.016517
[10/11 11:21:46     63s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.016556
[10/11 11:21:46     63s] SiteArray: number of non floorplan blocked sites for llg default is 265
[10/11 11:21:46     63s] Atter site array init, number of instance map data is 0.
[10/11 11:21:46     63s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1478.8M, EPOCH TIME: 1760161906.016996
[10/11 11:21:46     63s] 
[10/11 11:21:46     63s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:21:46     63s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1478.8M, EPOCH TIME: 1760161906.017096
[10/11 11:21:46     63s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1478.8M, EPOCH TIME: 1760161906.017109
[10/11 11:21:46     63s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.017121
[10/11 11:21:46     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1478.8MB).
[10/11 11:21:46     63s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.043, REAL:0.043, MEM:1478.8M, EPOCH TIME: 1760161906.017154
[10/11 11:21:46     63s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.043, REAL:0.043, MEM:1478.8M, EPOCH TIME: 1760161906.017163
[10/11 11:21:46     63s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1478.8M, EPOCH TIME: 1760161906.017179
[10/11 11:21:46     63s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.017190
[10/11 11:21:46     63s] Minimum row-size in sites for endcap insertion = 4.
[10/11 11:21:46     63s] Minimum number of sites for row blockage       = 1.
[10/11 11:21:46     63s] Inserted 5 pre-endcap <FILL2> cells (prefix ENDCAP).
[10/11 11:21:46     63s] Inserted 5 post-endcap <FILL1> cells (prefix ENDCAP).
[10/11 11:21:46     63s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1478.8M, EPOCH TIME: 1760161906.017510
[10/11 11:21:46     63s] For 10 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.017542
[10/11 11:21:46     63s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1478.8M, EPOCH TIME: 1760161906.017553
[10/11 11:21:46     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[10/11 11:21:46     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] All LLGs are deleted
[10/11 11:21:46     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:21:46     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1478.8M, EPOCH TIME: 1760161906.017868
[10/11 11:21:46     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1478.8M, EPOCH TIME: 1760161906.017995
[10/11 11:21:46     63s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1475.8M, EPOCH TIME: 1760161906.018776
[10/11 11:22:19     65s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[10/11 11:22:19     65s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1479.9M, EPOCH TIME: 1760161939.407257
[10/11 11:22:19     65s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1479.9M, EPOCH TIME: 1760161939.407304
[10/11 11:22:19     65s] Processing tracks to init pin-track alignment.
[10/11 11:22:19     65s] z: 2, totalTracks: 1
[10/11 11:22:19     65s] z: 4, totalTracks: 1
[10/11 11:22:19     65s] z: 6, totalTracks: 1
[10/11 11:22:19     65s] z: 8, totalTracks: 1
[10/11 11:22:19     65s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:22:19     65s] All LLGs are deleted
[10/11 11:22:19     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1479.9M, EPOCH TIME: 1760161939.408875
[10/11 11:22:19     65s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1479.9M, EPOCH TIME: 1760161939.409032
[10/11 11:22:19     65s] # Building counter llgBox search-tree.
[10/11 11:22:19     65s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1479.9M, EPOCH TIME: 1760161939.409068
[10/11 11:22:19     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1479.9M, EPOCH TIME: 1760161939.409174
[10/11 11:22:19     65s] Max number of tech site patterns supported in site array is 256.
[10/11 11:22:19     65s] Core basic site is gsclib090site
[10/11 11:22:19     65s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1479.9M, EPOCH TIME: 1760161939.414434
[10/11 11:22:19     65s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:22:19     65s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/11 11:22:19     65s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1479.9M, EPOCH TIME: 1760161939.414488
[10/11 11:22:19     65s] SiteArray: non-trimmed site array dimensions = 5 x 53
[10/11 11:22:19     65s] SiteArray: use 8,192 bytes
[10/11 11:22:19     65s] SiteArray: current memory after site array memory allocation 1479.9M
[10/11 11:22:19     65s] SiteArray: FP blocked sites are writable
[10/11 11:22:19     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:22:19     65s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1479.9M, EPOCH TIME: 1760161939.414770
[10/11 11:22:19     65s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1479.9M, EPOCH TIME: 1760161939.414803
[10/11 11:22:19     65s] SiteArray: number of non floorplan blocked sites for llg default is 265
[10/11 11:22:19     65s] Atter site array init, number of instance map data is 0.
[10/11 11:22:19     65s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1479.9M, EPOCH TIME: 1760161939.415220
[10/11 11:22:19     65s] 
[10/11 11:22:19     65s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:22:19     65s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1479.9M, EPOCH TIME: 1760161939.415364
[10/11 11:22:19     65s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1479.9M, EPOCH TIME: 1760161939.415378
[10/11 11:22:19     65s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1479.9M, EPOCH TIME: 1760161939.415395
[10/11 11:22:19     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1479.9MB).
[10/11 11:22:19     65s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1479.9M, EPOCH TIME: 1760161939.415418
[10/11 11:22:19     65s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.008, REAL:0.008, MEM:1479.9M, EPOCH TIME: 1760161939.415427
[10/11 11:22:19     65s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[10/11 11:22:19     65s] Type 'man IMPSP-5134' for more detail.
[10/11 11:22:19     65s] For 5 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1479.9M, EPOCH TIME: 1760161939.415681
[10/11 11:22:19     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:22:19     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] All LLGs are deleted
[10/11 11:22:19     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:19     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1479.9M, EPOCH TIME: 1760161939.416021
[10/11 11:22:19     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1479.9M, EPOCH TIME: 1760161939.416146
[10/11 11:22:19     65s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1475.9M, EPOCH TIME: 1760161939.416771
[10/11 11:22:19     65s] Inserted 5 well-taps <FILL2> cells (prefix WELLTAP).
[10/11 11:22:20     66s] <CMD> zoomBox 1.31150 2.47500 27.31500 25.75350
[10/11 11:22:20     66s] <CMD> zoomBox 2.63850 4.03400 24.74150 23.82100
[10/11 11:22:21     66s] <CMD> zoomBox -0.21700 0.62950 30.37550 28.01650
[10/11 11:22:21     66s] <CMD> zoomBox -2.03300 -1.53550 33.95850 30.68450
[10/11 11:22:22     66s] <CMD> zoomBox -4.16950 -4.08300 38.17350 33.82300
[10/11 11:22:53     68s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/11 11:22:53     68s] <CMD> setEndCapMode -reset
[10/11 11:22:53     68s] <CMD> setEndCapMode -boundary_tap false
[10/11 11:22:53     68s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/11 11:22:53     68s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[10/11 11:22:53     68s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/11 11:22:53     68s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[10/11 11:22:53     68s] <CMD> setPlaceMode -reset
[10/11 11:22:53     68s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/11 11:22:55     68s] <CMD> setPlaceMode -fp false
[10/11 11:22:55     68s] <CMD> place_design
[10/11 11:22:55     68s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:08.7/0:12:49.0 (0.1), mem = 1479.9M
[10/11 11:22:55     68s] [check_scan_connected]: number of scan connected with missing definition = 1, number of scan = 1, number of sequential = 4, percentage of missing scan cell = 25.00% (1 / 4)
[10/11 11:22:55     68s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 25.00% flops. Placement and timing QoR can be severely impacted in this case!
[10/11 11:22:55     68s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[10/11 11:22:55     68s] #Start colorize_geometry on Sat Oct 11 11:22:55 2025
[10/11 11:22:55     68s] #
[10/11 11:22:55     68s] ### Time Record (colorize_geometry) is installed.
[10/11 11:22:55     68s] ### Time Record (Pre Callback) is installed.
[10/11 11:22:55     68s] ### Time Record (Pre Callback) is uninstalled.
[10/11 11:22:55     68s] ### Time Record (DB Import) is installed.
[10/11 11:22:55     68s] ### info: trigger incremental cell import ( 487 new cells ).
[10/11 11:22:55     68s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[10/11 11:22:55     68s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1221004739 placement=737775647 pin_access=1 inst_pattern=1
[10/11 11:22:55     68s] ### Time Record (DB Import) is uninstalled.
[10/11 11:22:55     68s] ### Time Record (DB Export) is installed.
[10/11 11:22:55     68s] Extracting standard cell pins and blockage ...... 
[10/11 11:22:55     68s] Pin and blockage extraction finished
[10/11 11:22:55     68s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1221004739 placement=737775647 pin_access=1 inst_pattern=1
[10/11 11:22:55     68s] ### Time Record (DB Export) is uninstalled.
[10/11 11:22:55     68s] ### Time Record (Post Callback) is installed.
[10/11 11:22:55     68s] ### Time Record (Post Callback) is uninstalled.
[10/11 11:22:55     68s] #
[10/11 11:22:55     68s] #colorize_geometry statistics:
[10/11 11:22:55     68s] #Cpu time = 00:00:00
[10/11 11:22:55     68s] #Elapsed time = 00:00:00
[10/11 11:22:55     68s] #Increased memory = 22.52 (MB)
[10/11 11:22:55     68s] #Total memory = 1480.90 (MB)
[10/11 11:22:55     68s] #Peak memory = 1481.69 (MB)
[10/11 11:22:55     68s] #Number of warnings = 0
[10/11 11:22:55     68s] #Total number of warnings = 0
[10/11 11:22:55     68s] #Number of fails = 0
[10/11 11:22:55     68s] #Total number of fails = 0
[10/11 11:22:55     68s] #Complete colorize_geometry on Sat Oct 11 11:22:55 2025
[10/11 11:22:55     68s] #
[10/11 11:22:55     68s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/11 11:22:55     68s] ### Time Record (colorize_geometry) is uninstalled.
[10/11 11:22:55     68s] ### 
[10/11 11:22:55     68s] ###   Scalability Statistics
[10/11 11:22:55     68s] ### 
[10/11 11:22:55     68s] ### ------------------------+----------------+----------------+----------------+
[10/11 11:22:55     68s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/11 11:22:55     68s] ### ------------------------+----------------+----------------+----------------+
[10/11 11:22:55     68s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/11 11:22:55     68s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/11 11:22:55     68s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/11 11:22:55     68s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/11 11:22:55     68s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[10/11 11:22:55     68s] ### ------------------------+----------------+----------------+----------------+
[10/11 11:22:55     68s] ### 
[10/11 11:22:55     68s] *** Starting placeDesign default flow ***
[10/11 11:22:55     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1497.9M
[10/11 11:22:55     68s] 
[10/11 11:22:55     68s] Trim Metal Layers:
[10/11 11:22:55     68s] LayerId::1 widthSet size::1
[10/11 11:22:55     68s] LayerId::2 widthSet size::1
[10/11 11:22:55     68s] LayerId::3 widthSet size::1
[10/11 11:22:55     68s] LayerId::4 widthSet size::1
[10/11 11:22:55     68s] LayerId::5 widthSet size::1
[10/11 11:22:55     68s] LayerId::6 widthSet size::1
[10/11 11:22:55     68s] LayerId::7 widthSet size::1
[10/11 11:22:55     68s] LayerId::8 widthSet size::1
[10/11 11:22:55     68s] LayerId::9 widthSet size::1
[10/11 11:22:55     68s] Updating RC grid for preRoute extraction ...
[10/11 11:22:55     68s] eee: pegSigSF::1.070000
[10/11 11:22:55     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1497.9M
[10/11 11:22:55     68s] *** Start deleteBufferTree ***
[10/11 11:22:55     69s] Info: Detect buffers to remove automatically.
[10/11 11:22:55     69s] Analyzing netlist ...
[10/11 11:22:55     69s] Updating netlist
[10/11 11:22:55     69s] 
[10/11 11:22:55     69s] *summary: 0 instances (buffers/inverters) removed
[10/11 11:22:55     69s] *** Finish deleteBufferTree (0:00:00.1) ***
[10/11 11:22:55     69s] **INFO: Enable pre-place timing setting for timing analysis
[10/11 11:22:55     69s] Set Using Default Delay Limit as 101.
[10/11 11:22:55     69s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/11 11:22:55     69s] Set Default Net Delay as 0 ps.
[10/11 11:22:55     69s] Set Default Net Load as 0 pF. 
[10/11 11:22:55     69s] Set Default Input Pin Transition as 1 ps.
[10/11 11:22:55     69s] **INFO: Analyzing IO path groups for slack adjustment
[10/11 11:22:55     69s] Effort level <high> specified for reg2reg_tmp.7264 path_group
[10/11 11:22:55     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:22:55     69s] AAE DB initialization (MEM=1595.52 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/11 11:22:55     69s] #################################################################################
[10/11 11:22:55     69s] # Design Stage: PreRoute
[10/11 11:22:55     69s] # Design Name: counter
[10/11 11:22:55     69s] # Design Mode: 90nm
[10/11 11:22:55     69s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:22:55     69s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:22:55     69s] # Signoff Settings: SI Off 
[10/11 11:22:55     69s] #################################################################################
[10/11 11:22:55     69s] Calculate delays in BcWc mode...
[10/11 11:22:55     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1598.5M, InitMEM = 1597.5M)
[10/11 11:22:55     69s] Start delay calculation (fullDC) (1 T). (MEM=1598.52)
[10/11 11:22:55     69s] 
[10/11 11:22:55     69s] Trim Metal Layers:
[10/11 11:22:55     69s] LayerId::1 widthSet size::1
[10/11 11:22:55     69s] LayerId::2 widthSet size::1
[10/11 11:22:55     69s] LayerId::3 widthSet size::1
[10/11 11:22:55     69s] LayerId::4 widthSet size::1
[10/11 11:22:55     69s] LayerId::5 widthSet size::1
[10/11 11:22:55     69s] LayerId::6 widthSet size::1
[10/11 11:22:55     69s] LayerId::7 widthSet size::1
[10/11 11:22:55     69s] LayerId::8 widthSet size::1
[10/11 11:22:55     69s] LayerId::9 widthSet size::1
[10/11 11:22:55     69s] Updating RC grid for preRoute extraction ...
[10/11 11:22:55     69s] eee: pegSigSF::1.070000
[10/11 11:22:55     69s] Start AAE Lib Loading. (MEM=1611.04)
[10/11 11:22:55     69s] End AAE Lib Loading. (MEM=1649.2 CPU=0:00:00.0 Real=0:00:00.0)
[10/11 11:22:55     69s] End AAE Lib Interpolated Model. (MEM=1649.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:22:55     69s] Total number of fetched objects 23
[10/11 11:22:55     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:22:55     69s] End delay calculation. (MEM=1748.13 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:22:55     69s] End delay calculation (fullDC). (MEM=1748.13 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:22:55     69s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1748.1M) ***
[10/11 11:22:55     69s] **INFO: Disable pre-place timing setting for timing analysis
[10/11 11:22:55     69s] Set Using Default Delay Limit as 1000.
[10/11 11:22:55     69s] Set Default Net Delay as 1000 ps.
[10/11 11:22:55     69s] Set Default Input Pin Transition as 0.1 ps.
[10/11 11:22:55     69s] Set Default Net Load as 0.5 pF. 
[10/11 11:22:55     69s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/11 11:22:55     69s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1730.6M, EPOCH TIME: 1760161975.884249
[10/11 11:22:55     69s] Deleted 0 physical inst  (cell - / prefix -).
[10/11 11:22:55     69s] Did not delete 15 physical insts as they were marked preplaced.
[10/11 11:22:55     69s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1730.6M, EPOCH TIME: 1760161975.884318
[10/11 11:22:55     69s] INFO: #ExclusiveGroups=0
[10/11 11:22:55     69s] INFO: There are no Exclusive Groups.
[10/11 11:22:55     69s] *** Starting "NanoPlace(TM) placement v#6 (mem=1730.6M)" ...
[10/11 11:22:55     69s] Wait...
[10/11 11:22:56     70s] *** Build Buffered Sizing Timing Model
[10/11 11:22:56     70s] (cpu=0:00:00.8 mem=1738.6M) ***
[10/11 11:22:56     70s] *** Build Virtual Sizing Timing Model
[10/11 11:22:56     70s] (cpu=0:00:00.9 mem=1738.6M) ***
[10/11 11:22:56     70s] No user-set net weight.
[10/11 11:22:56     70s] Net fanout histogram:
[10/11 11:22:56     70s] 2		: 10 (43.5%) nets
[10/11 11:22:56     70s] 3		: 1 (4.3%) nets
[10/11 11:22:56     70s] 4     -	14	: 12 (52.2%) nets
[10/11 11:22:56     70s] 15    -	39	: 0 (0.0%) nets
[10/11 11:22:56     70s] 40    -	79	: 0 (0.0%) nets
[10/11 11:22:56     70s] 80    -	159	: 0 (0.0%) nets
[10/11 11:22:56     70s] 160   -	319	: 0 (0.0%) nets
[10/11 11:22:56     70s] 320   -	639	: 0 (0.0%) nets
[10/11 11:22:56     70s] 640   -	1279	: 0 (0.0%) nets
[10/11 11:22:56     70s] 1280  -	2559	: 0 (0.0%) nets
[10/11 11:22:56     70s] 2560  -	5119	: 0 (0.0%) nets
[10/11 11:22:56     70s] 5120+		: 0 (0.0%) nets
[10/11 11:22:56     70s] no activity file in design. spp won't run.
[10/11 11:22:56     70s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/11 11:22:56     70s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/11 11:22:56     70s] Define the scan chains before using this option.
[10/11 11:22:56     70s] Type 'man IMPSP-9042' for more detail.
[10/11 11:22:56     70s] Processing tracks to init pin-track alignment.
[10/11 11:22:56     70s] z: 2, totalTracks: 1
[10/11 11:22:56     70s] z: 4, totalTracks: 1
[10/11 11:22:56     70s] z: 6, totalTracks: 1
[10/11 11:22:56     70s] z: 8, totalTracks: 1
[10/11 11:22:56     70s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:22:56     70s] All LLGs are deleted
[10/11 11:22:56     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:56     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:56     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1738.6M, EPOCH TIME: 1760161976.762070
[10/11 11:22:56     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.762221
[10/11 11:22:56     70s] # Building counter llgBox search-tree.
[10/11 11:22:56     70s] #std cell=35 (15 fixed + 20 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[10/11 11:22:56     70s] #ioInst=0 #net=23 #term=75 #term/net=3.26, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=7
[10/11 11:22:56     70s] stdCell: 35 single + 0 double + 0 multi
[10/11 11:22:56     70s] Total standard cell length = 0.0606 (mm), area = 0.0002 (mm^2)
[10/11 11:22:56     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1738.6M, EPOCH TIME: 1760161976.762400
[10/11 11:22:56     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:56     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:56     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1738.6M, EPOCH TIME: 1760161976.762529
[10/11 11:22:56     70s] Max number of tech site patterns supported in site array is 256.
[10/11 11:22:56     70s] Core basic site is gsclib090site
[10/11 11:22:56     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1738.6M, EPOCH TIME: 1760161976.767462
[10/11 11:22:56     70s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:22:56     70s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/11 11:22:56     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.767516
[10/11 11:22:56     70s] SiteArray: non-trimmed site array dimensions = 5 x 53
[10/11 11:22:56     70s] SiteArray: use 8,192 bytes
[10/11 11:22:56     70s] SiteArray: current memory after site array memory allocation 1738.6M
[10/11 11:22:56     70s] SiteArray: FP blocked sites are writable
[10/11 11:22:56     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:22:56     70s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1738.6M, EPOCH TIME: 1760161976.767787
[10/11 11:22:56     70s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.767819
[10/11 11:22:56     70s] SiteArray: number of non floorplan blocked sites for llg default is 265
[10/11 11:22:56     70s] Atter site array init, number of instance map data is 0.
[10/11 11:22:56     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1738.6M, EPOCH TIME: 1760161976.768221
[10/11 11:22:56     70s] 
[10/11 11:22:56     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:22:56     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1738.6M, EPOCH TIME: 1760161976.768360
[10/11 11:22:56     70s] 
[10/11 11:22:56     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:22:56     70s] Average module density = 0.767.
[10/11 11:22:56     70s] Density for the design = 0.767.
[10/11 11:22:56     70s]        = stdcell_area 184 sites (139 um^2) / alloc_area 240 sites (182 um^2).
[10/11 11:22:56     70s] Pin Density = 0.2830.
[10/11 11:22:56     70s]             = total # of pins 75 / total area 265.
[10/11 11:22:56     70s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1738.6M, EPOCH TIME: 1760161976.768462
[10/11 11:22:56     70s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768485
[10/11 11:22:56     70s] OPERPROF: Starting pre-place ADS at level 1, MEM:1738.6M, EPOCH TIME: 1760161976.768498
[10/11 11:22:56     70s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1738.6M, EPOCH TIME: 1760161976.768547
[10/11 11:22:56     70s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1738.6M, EPOCH TIME: 1760161976.768556
[10/11 11:22:56     70s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768571
[10/11 11:22:56     70s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1738.6M, EPOCH TIME: 1760161976.768581
[10/11 11:22:56     70s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1738.6M, EPOCH TIME: 1760161976.768589
[10/11 11:22:56     70s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768607
[10/11 11:22:56     70s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1738.6M, EPOCH TIME: 1760161976.768615
[10/11 11:22:56     70s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768625
[10/11 11:22:56     70s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768633
[10/11 11:22:56     70s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768642
[10/11 11:22:56     70s] ADSU 0.767 -> 0.767. site 240.000 -> 240.000. GS 20.880
[10/11 11:22:56     70s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1738.6M, EPOCH TIME: 1760161976.768671
[10/11 11:22:56     70s] OPERPROF: Starting spMPad at level 1, MEM:1718.6M, EPOCH TIME: 1760161976.768833
[10/11 11:22:56     70s] OPERPROF:   Starting spContextMPad at level 2, MEM:1718.6M, EPOCH TIME: 1760161976.768847
[10/11 11:22:56     70s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1718.6M, EPOCH TIME: 1760161976.768855
[10/11 11:22:56     70s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1718.6M, EPOCH TIME: 1760161976.768864
[10/11 11:22:56     70s] Initial padding reaches pin density 0.500 for top
[10/11 11:22:56     70s] InitPadU 0.767 -> 0.858 for top
[10/11 11:22:56     70s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1718.6M, EPOCH TIME: 1760161976.768978
[10/11 11:22:56     70s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1718.6M, EPOCH TIME: 1760161976.768994
[10/11 11:22:56     70s] === lastAutoLevel = 4 
[10/11 11:22:56     70s] OPERPROF: Starting spInitNetWt at level 1, MEM:1718.6M, EPOCH TIME: 1760161976.769033
[10/11 11:22:56     70s] no activity file in design. spp won't run.
[10/11 11:22:56     70s] [spp] 0
[10/11 11:22:56     70s] [adp] 0:1:1:3
[10/11 11:22:56     70s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.037, REAL:0.037, MEM:1749.7M, EPOCH TIME: 1760161976.806224
[10/11 11:22:56     70s] Clock gating cells determined by native netlist tracing.
[10/11 11:22:56     70s] no activity file in design. spp won't run.
[10/11 11:22:56     70s] no activity file in design. spp won't run.
[10/11 11:22:56     70s] Effort level <high> specified for reg2reg path_group
[10/11 11:22:56     70s] OPERPROF: Starting npMain at level 1, MEM:1752.7M, EPOCH TIME: 1760161976.848036
[10/11 11:22:57     70s] OPERPROF:   Starting npPlace at level 2, MEM:1761.7M, EPOCH TIME: 1760161977.848873
[10/11 11:22:57     70s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/11 11:22:57     70s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/11 11:22:57     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1761.7M
[10/11 11:22:57     70s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/11 11:22:57     70s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/11 11:22:57     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1761.7M
[10/11 11:22:57     70s] exp_mt_sequential is set from setPlaceMode option to 1
[10/11 11:22:57     70s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/11 11:22:57     70s] place_exp_mt_interval set to default 32
[10/11 11:22:57     70s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/11 11:22:57     70s] Iteration  3: Total net bbox = 5.107e-02 (2.87e-02 2.23e-02)
[10/11 11:22:57     70s]               Est.  stn bbox = 5.284e-02 (2.96e-02 2.32e-02)
[10/11 11:22:57     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1763.1M
[10/11 11:22:57     70s] Total number of setup views is 1.
[10/11 11:22:57     70s] Total number of active setup views is 1.
[10/11 11:22:57     70s] Active setup views:
[10/11 11:22:57     70s]     setup
[10/11 11:22:57     70s] Iteration  4: Total net bbox = 1.120e+02 (6.15e+01 5.05e+01)
[10/11 11:22:57     70s]               Est.  stn bbox = 1.166e+02 (6.41e+01 5.25e+01)
[10/11 11:22:57     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1763.1M
[10/11 11:22:57     70s] Iteration  5: Total net bbox = 1.670e+02 (9.71e+01 6.99e+01)
[10/11 11:22:57     70s]               Est.  stn bbox = 1.727e+02 (1.00e+02 7.22e+01)
[10/11 11:22:57     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1763.1M
[10/11 11:22:57     70s] OPERPROF:   Finished npPlace at level 2, CPU:0.021, REAL:0.019, MEM:1763.1M, EPOCH TIME: 1760161977.867956
[10/11 11:22:57     70s] OPERPROF: Finished npMain at level 1, CPU:0.023, REAL:1.020, MEM:1763.1M, EPOCH TIME: 1760161977.868150
[10/11 11:22:57     70s] [adp] clock
[10/11 11:22:57     70s] [adp] weight, nr nets, wire length
[10/11 11:22:57     70s] [adp]      0        1  34.197500
[10/11 11:22:57     70s] [adp] data
[10/11 11:22:57     70s] [adp] weight, nr nets, wire length
[10/11 11:22:57     70s] [adp]      0       22  309.762500
[10/11 11:22:57     70s] [adp] 0.000000|0.000000|0.000000
[10/11 11:22:57     70s] Iteration  6: Total net bbox = 2.475e+02 (1.41e+02 1.06e+02)
[10/11 11:22:57     70s]               Est.  stn bbox = 2.605e+02 (1.48e+02 1.12e+02)
[10/11 11:22:57     70s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1763.1M
[10/11 11:22:57     70s] *** cost = 2.475e+02 (1.41e+02 1.06e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[10/11 11:22:57     70s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[10/11 11:22:57     70s] Saved padding area to DB
[10/11 11:22:57     70s] All LLGs are deleted
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1763.1M, EPOCH TIME: 1760161977.888115
[10/11 11:22:57     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.888277
[10/11 11:22:57     70s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/11 11:22:57     70s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[10/11 11:22:57     70s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/11 11:22:57     70s] Type 'man IMPSP-9025' for more detail.
[10/11 11:22:57     70s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1763.1M, EPOCH TIME: 1760161977.889169
[10/11 11:22:57     70s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1763.1M, EPOCH TIME: 1760161977.889201
[10/11 11:22:57     70s] Processing tracks to init pin-track alignment.
[10/11 11:22:57     70s] z: 2, totalTracks: 1
[10/11 11:22:57     70s] z: 4, totalTracks: 1
[10/11 11:22:57     70s] z: 6, totalTracks: 1
[10/11 11:22:57     70s] z: 8, totalTracks: 1
[10/11 11:22:57     70s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:22:57     70s] All LLGs are deleted
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1763.1M, EPOCH TIME: 1760161977.890714
[10/11 11:22:57     70s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.890846
[10/11 11:22:57     70s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1763.1M, EPOCH TIME: 1760161977.890871
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1763.1M, EPOCH TIME: 1760161977.890963
[10/11 11:22:57     70s] Max number of tech site patterns supported in site array is 256.
[10/11 11:22:57     70s] Core basic site is gsclib090site
[10/11 11:22:57     70s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1763.1M, EPOCH TIME: 1760161977.896095
[10/11 11:22:57     70s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:22:57     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:22:57     70s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.896145
[10/11 11:22:57     70s] Fast DP-INIT is on for default
[10/11 11:22:57     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:22:57     70s] Atter site array init, number of instance map data is 0.
[10/11 11:22:57     70s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1763.1M, EPOCH TIME: 1760161977.896787
[10/11 11:22:57     70s] 
[10/11 11:22:57     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:22:57     70s] OPERPROF:       Starting CMU at level 4, MEM:1763.1M, EPOCH TIME: 1760161977.896931
[10/11 11:22:57     70s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.897114
[10/11 11:22:57     70s] 
[10/11 11:22:57     70s] Bad Lib Cell Checking (CMU) is done! (0)
[10/11 11:22:57     70s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1763.1M, EPOCH TIME: 1760161977.897150
[10/11 11:22:57     70s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1763.1M, EPOCH TIME: 1760161977.897160
[10/11 11:22:57     70s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.897172
[10/11 11:22:57     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1763.1MB).
[10/11 11:22:57     70s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1763.1M, EPOCH TIME: 1760161977.897205
[10/11 11:22:57     70s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:1763.1M, EPOCH TIME: 1760161977.897217
[10/11 11:22:57     70s] TDRefine: refinePlace mode is spiral
[10/11 11:22:57     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7264.1
[10/11 11:22:57     70s] OPERPROF: Starting RefinePlace at level 1, MEM:1763.1M, EPOCH TIME: 1760161977.897237
[10/11 11:22:57     70s] *** Starting refinePlace (0:01:11 mem=1763.1M) ***
[10/11 11:22:57     70s] Total net bbox length = 2.492e+02 (1.320e+02 1.171e+02) (ext = 7.510e+01)
[10/11 11:22:57     70s] 
[10/11 11:22:57     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:22:57     70s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/11 11:22:57     70s] (I)      Default pattern map key = counter_default.
[10/11 11:22:57     70s] (I)      Default pattern map key = counter_default.
[10/11 11:22:57     70s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1763.1M, EPOCH TIME: 1760161977.898537
[10/11 11:22:57     70s] Starting refinePlace ...
[10/11 11:22:57     70s] (I)      Default pattern map key = counter_default.
[10/11 11:22:57     70s] (I)      Default pattern map key = counter_default.
[10/11 11:22:57     70s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1763.1M, EPOCH TIME: 1760161977.899564
[10/11 11:22:57     70s] DDP initSite1 nrRow 5 nrJob 5
[10/11 11:22:57     70s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1763.1M, EPOCH TIME: 1760161977.899583
[10/11 11:22:57     70s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.899593
[10/11 11:22:57     70s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1763.1M, EPOCH TIME: 1760161977.899602
[10/11 11:22:57     70s] DDP markSite nrRow 5 nrJob 5
[10/11 11:22:57     70s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.899613
[10/11 11:22:57     70s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.899622
[10/11 11:22:57     70s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1763.1M, EPOCH TIME: 1760161977.899649
[10/11 11:22:57     70s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1763.1M, EPOCH TIME: 1760161977.899658
[10/11 11:22:57     70s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.899670
[10/11 11:22:57     70s] ** Cut row section cpu time 0:00:00.0.
[10/11 11:22:57     70s]  ** Cut row section real time 0:00:00.0.
[10/11 11:22:57     70s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1763.1M, EPOCH TIME: 1760161977.899683
[10/11 11:22:57     70s]   Spread Effort: high, standalone mode, useDDP on.
[10/11 11:22:57     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1763.1MB) @(0:01:11 - 0:01:11).
[10/11 11:22:57     70s] Move report: preRPlace moves 20 insts, mean move: 0.80 um, max move: 2.17 um 
[10/11 11:22:57     70s] 	Max move on inst (COUNT_reg[2]): (8.58, 14.48) --> (9.28, 15.95)
[10/11 11:22:57     70s] 	Length: 21 sites, height: 1 rows, site name: gsclib090site, cell type: DFFQX1
[10/11 11:22:57     70s] 	Violation at original loc: Placement Blockage Violation
[10/11 11:22:57     70s] wireLenOptFixPriorityInst 0 inst fixed
[10/11 11:22:57     70s] Placement tweakage begins.
[10/11 11:22:57     70s] wire length = 2.899e+02
[10/11 11:22:57     70s] wire length = 2.741e+02
[10/11 11:22:57     70s] Placement tweakage ends.
[10/11 11:22:57     70s] Move report: tweak moves 6 insts, mean move: 2.51 um, max move: 7.83 um 
[10/11 11:22:57     70s] 	Max move on inst (g307__3680): (13.63, 10.73) --> (21.46, 10.73)
[10/11 11:22:57     70s] 
[10/11 11:22:57     70s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/11 11:22:57     70s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/11 11:22:57     70s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:22:57     70s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:22:57     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1787.1MB) @(0:01:11 - 0:01:11).
[10/11 11:22:57     70s] Move report: Detail placement moves 20 insts, mean move: 1.23 um, max move: 7.36 um 
[10/11 11:22:57     70s] 	Max move on inst (g307__3680): (14.41, 11.04) --> (21.46, 10.73)
[10/11 11:22:57     70s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1787.1MB
[10/11 11:22:57     70s] Statistics of distance of Instance movement in refine placement:
[10/11 11:22:57     70s]   maximum (X+Y) =         7.36 um
[10/11 11:22:57     70s]   inst (g307__3680) with max move: (14.414, 11.04) -> (21.46, 10.73)
[10/11 11:22:57     70s]   mean    (X+Y) =         1.23 um
[10/11 11:22:57     70s] Summary Report:
[10/11 11:22:57     70s] Instances move: 20 (out of 20 movable)
[10/11 11:22:57     70s] Instances flipped: 0
[10/11 11:22:57     70s] Mean displacement: 1.23 um
[10/11 11:22:57     70s] Max displacement: 7.36 um (Instance: g307__3680) (14.414, 11.04) -> (21.46, 10.73)
[10/11 11:22:57     70s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2BX1
[10/11 11:22:57     70s] Total instances moved : 20
[10/11 11:22:57     70s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.084, MEM:1787.1M, EPOCH TIME: 1760161977.982064
[10/11 11:22:57     70s] Total net bbox length = 2.502e+02 (1.220e+02 1.282e+02) (ext = 7.125e+01)
[10/11 11:22:57     70s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1787.1MB
[10/11 11:22:57     70s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1787.1MB) @(0:01:11 - 0:01:11).
[10/11 11:22:57     70s] *** Finished refinePlace (0:01:11 mem=1787.1M) ***
[10/11 11:22:57     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7264.1
[10/11 11:22:57     70s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.085, MEM:1787.1M, EPOCH TIME: 1760161977.982139
[10/11 11:22:57     70s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1787.1M, EPOCH TIME: 1760161977.982150
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] All LLGs are deleted
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1787.1M, EPOCH TIME: 1760161977.982513
[10/11 11:22:57     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1787.1M, EPOCH TIME: 1760161977.982642
[10/11 11:22:57     70s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1787.1M, EPOCH TIME: 1760161977.983333
[10/11 11:22:57     70s] *** End of Placement (cpu=0:00:01.0, real=0:00:02.0, mem=1787.1M) ***
[10/11 11:22:57     70s] Processing tracks to init pin-track alignment.
[10/11 11:22:57     70s] z: 2, totalTracks: 1
[10/11 11:22:57     70s] z: 4, totalTracks: 1
[10/11 11:22:57     70s] z: 6, totalTracks: 1
[10/11 11:22:57     70s] z: 8, totalTracks: 1
[10/11 11:22:57     70s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:22:57     70s] All LLGs are deleted
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.1M, EPOCH TIME: 1760161977.984706
[10/11 11:22:57     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.1M, EPOCH TIME: 1760161977.984838
[10/11 11:22:57     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1787.1M, EPOCH TIME: 1760161977.984858
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1787.1M, EPOCH TIME: 1760161977.984929
[10/11 11:22:57     70s] Max number of tech site patterns supported in site array is 256.
[10/11 11:22:57     70s] Core basic site is gsclib090site
[10/11 11:22:57     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1787.1M, EPOCH TIME: 1760161977.990021
[10/11 11:22:57     70s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:22:57     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:22:57     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1787.1M, EPOCH TIME: 1760161977.990071
[10/11 11:22:57     70s] Fast DP-INIT is on for default
[10/11 11:22:57     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:22:57     70s] Atter site array init, number of instance map data is 0.
[10/11 11:22:57     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1787.1M, EPOCH TIME: 1760161977.990728
[10/11 11:22:57     70s] 
[10/11 11:22:57     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:22:57     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1787.1M, EPOCH TIME: 1760161977.990828
[10/11 11:22:57     70s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1787.1M, EPOCH TIME: 1760161977.990850
[10/11 11:22:57     70s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1787.1M, EPOCH TIME: 1760161977.990867
[10/11 11:22:57     70s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1787.1M, EPOCH TIME: 1760161977.990886
[10/11 11:22:57     70s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[10/11 11:22:57     70s] Density distribution unevenness ratio = 0.000%
[10/11 11:22:57     70s] Density distribution unevenness ratio (U70) = 0.000%
[10/11 11:22:57     70s] Density distribution unevenness ratio (U80) = 0.000%
[10/11 11:22:57     70s] Density distribution unevenness ratio (U90) = 0.000%
[10/11 11:22:57     70s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1787.1M, EPOCH TIME: 1760161977.990914
[10/11 11:22:57     70s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1787.1M, EPOCH TIME: 1760161977.990924
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] All LLGs are deleted
[10/11 11:22:57     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:22:57     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1787.1M, EPOCH TIME: 1760161977.991233
[10/11 11:22:57     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1787.1M, EPOCH TIME: 1760161977.991350
[10/11 11:22:57     70s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1787.1M, EPOCH TIME: 1760161977.991707
[10/11 11:22:57     70s] *** Free Virtual Timing Model ...(mem=1787.1M)
[10/11 11:22:57     70s] Starting IO pin assignment...
[10/11 11:22:57     70s] The design is not routed. Using placement based method for pin assignment.
[10/11 11:22:57     70s] Completed IO pin assignment.
[10/11 11:22:58     70s] **INFO: Enable pre-place timing setting for timing analysis
[10/11 11:22:58     70s] Set Using Default Delay Limit as 101.
[10/11 11:22:58     70s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/11 11:22:58     70s] Set Default Net Delay as 0 ps.
[10/11 11:22:58     70s] Set Default Net Load as 0 pF. 
[10/11 11:22:58     70s] **INFO: Analyzing IO path groups for slack adjustment
[10/11 11:22:58     70s] Effort level <high> specified for reg2reg_tmp.7264 path_group
[10/11 11:22:58     70s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:22:58     70s] #################################################################################
[10/11 11:22:58     70s] # Design Stage: PreRoute
[10/11 11:22:58     70s] # Design Name: counter
[10/11 11:22:58     70s] # Design Mode: 90nm
[10/11 11:22:58     70s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:22:58     70s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:22:58     70s] # Signoff Settings: SI Off 
[10/11 11:22:58     70s] #################################################################################
[10/11 11:22:58     70s] Calculate delays in BcWc mode...
[10/11 11:22:58     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1775.6M, InitMEM = 1775.6M)
[10/11 11:22:58     70s] Start delay calculation (fullDC) (1 T). (MEM=1775.62)
[10/11 11:22:58     70s] End AAE Lib Interpolated Model. (MEM=1787.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:22:58     70s] Total number of fetched objects 23
[10/11 11:22:58     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:22:58     70s] End delay calculation. (MEM=1818.84 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:22:58     70s] End delay calculation (fullDC). (MEM=1818.84 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:22:58     70s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1818.8M) ***
[10/11 11:22:58     70s] **INFO: Disable pre-place timing setting for timing analysis
[10/11 11:22:58     70s] Set Using Default Delay Limit as 1000.
[10/11 11:22:58     70s] Set Default Net Delay as 1000 ps.
[10/11 11:22:58     70s] Set Default Net Load as 0.5 pF. 
[10/11 11:22:58     70s] Info: Disable timing driven in postCTS congRepair.
[10/11 11:22:58     70s] 
[10/11 11:22:58     70s] Starting congRepair ...
[10/11 11:22:58     70s] User Input Parameters:
[10/11 11:22:58     70s] - Congestion Driven    : On
[10/11 11:22:58     70s] - Timing Driven        : Off
[10/11 11:22:58     70s] - Area-Violation Based : On
[10/11 11:22:58     70s] - Start Rollback Level : -5
[10/11 11:22:58     70s] - Legalized            : On
[10/11 11:22:58     70s] - Window Based         : Off
[10/11 11:22:58     70s] - eDen incr mode       : Off
[10/11 11:22:58     70s] - Small incr mode      : Off
[10/11 11:22:58     70s] 
[10/11 11:22:58     70s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1809.3M, EPOCH TIME: 1760161978.104867
[10/11 11:22:58     70s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1809.3M, EPOCH TIME: 1760161978.108405
[10/11 11:22:58     70s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1809.3M, EPOCH TIME: 1760161978.108448
[10/11 11:22:58     70s] Starting Early Global Route congestion estimation: mem = 1809.3M
[10/11 11:22:58     70s] (I)      ==================== Layers =====================
[10/11 11:22:58     70s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:22:58     70s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/11 11:22:58     70s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:22:58     70s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[10/11 11:22:58     70s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[10/11 11:22:58     70s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:22:58     70s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[10/11 11:22:58     70s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[10/11 11:22:58     70s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[10/11 11:22:58     70s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[10/11 11:22:58     70s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[10/11 11:22:58     70s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[10/11 11:22:58     70s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[10/11 11:22:58     70s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[10/11 11:22:58     70s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[10/11 11:22:58     70s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:22:58     70s] (I)      Started Import and model ( Curr Mem: 1809.32 MB )
[10/11 11:22:58     70s] (I)      Default pattern map key = counter_default.
[10/11 11:22:58     70s] (I)      == Non-default Options ==
[10/11 11:22:58     70s] (I)      Maximum routing layer                              : 9
[10/11 11:22:58     70s] (I)      Number of threads                                  : 1
[10/11 11:22:58     70s] (I)      Use non-blocking free Dbs wires                    : false
[10/11 11:22:58     70s] (I)      Method to set GCell size                           : row
[10/11 11:22:58     70s] (I)      Counted 160 PG shapes. We will not process PG shapes layer by layer.
[10/11 11:22:58     70s] (I)      Use row-based GCell size
[10/11 11:22:58     70s] (I)      Use row-based GCell align
[10/11 11:22:58     70s] (I)      layer 0 area = 280000
[10/11 11:22:58     70s] (I)      layer 1 area = 320000
[10/11 11:22:58     70s] (I)      layer 2 area = 320000
[10/11 11:22:58     70s] (I)      layer 3 area = 320000
[10/11 11:22:58     70s] (I)      layer 4 area = 320000
[10/11 11:22:58     70s] (I)      layer 5 area = 320000
[10/11 11:22:58     70s] (I)      layer 6 area = 320000
[10/11 11:22:58     70s] (I)      layer 7 area = 800000
[10/11 11:22:58     70s] (I)      layer 8 area = 800000
[10/11 11:22:58     70s] (I)      GCell unit size   : 5220
[10/11 11:22:58     70s] (I)      GCell multiplier  : 1
[10/11 11:22:58     70s] (I)      GCell row height  : 5220
[10/11 11:22:58     70s] (I)      Actual row height : 5220
[10/11 11:22:58     70s] (I)      GCell align ref   : 16240 16240
[10/11 11:22:58     70s] [NR-eGR] Track table information for default rule: 
[10/11 11:22:58     70s] [NR-eGR] Metal1 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal2 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal3 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal4 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal5 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal6 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal7 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal8 has single uniform track structure
[10/11 11:22:58     70s] [NR-eGR] Metal9 has single uniform track structure
[10/11 11:22:58     70s] (I)      =============== Default via ================
[10/11 11:22:58     70s] (I)      +---+------------------+-------------------+
[10/11 11:22:58     70s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/11 11:22:58     70s] (I)      +---+------------------+-------------------+
[10/11 11:22:58     70s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/11 11:22:58     70s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/11 11:22:58     70s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/11 11:22:58     70s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/11 11:22:58     70s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/11 11:22:58     70s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/11 11:22:58     70s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/11 11:22:58     70s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/11 11:22:58     70s] (I)      +---+------------------+-------------------+
[10/11 11:22:58     70s] [NR-eGR] Read 254 PG shapes
[10/11 11:22:58     70s] [NR-eGR] Read 0 clock shapes
[10/11 11:22:58     70s] [NR-eGR] Read 0 other shapes
[10/11 11:22:58     70s] [NR-eGR] #Routing Blockages  : 0
[10/11 11:22:58     70s] [NR-eGR] #Instance Blockages : 0
[10/11 11:22:58     70s] [NR-eGR] #PG Blockages       : 254
[10/11 11:22:58     70s] [NR-eGR] #Halo Blockages     : 0
[10/11 11:22:58     70s] [NR-eGR] #Boundary Blockages : 0
[10/11 11:22:58     70s] [NR-eGR] #Clock Blockages    : 0
[10/11 11:22:58     70s] [NR-eGR] #Other Blockages    : 0
[10/11 11:22:58     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/11 11:22:58     70s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/11 11:22:58     70s] [NR-eGR] Read 23 nets ( ignored 0 )
[10/11 11:22:58     70s] (I)      early_global_route_priority property id does not exist.
[10/11 11:22:58     70s] (I)      Read Num Blocks=254  Num Prerouted Wires=0  Num CS=0
[10/11 11:22:58     70s] (I)      Layer 1 (V) : #blockages 24 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 2 (H) : #blockages 24 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 3 (V) : #blockages 24 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 7 (V) : #blockages 62 : #preroutes 0
[10/11 11:22:58     70s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[10/11 11:22:58     70s] (I)      Number of ignored nets                =      0
[10/11 11:22:58     70s] (I)      Number of connected nets              =      0
[10/11 11:22:58     70s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/11 11:22:58     70s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/11 11:22:58     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/11 11:22:58     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/11 11:22:58     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/11 11:22:58     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/11 11:22:58     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/11 11:22:58     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/11 11:22:58     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/11 11:22:58     70s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/11 11:22:58     70s] (I)      Ndr track 0 does not exist
[10/11 11:22:58     70s] (I)      ---------------------Grid Graph Info--------------------
[10/11 11:22:58     70s] (I)      Routing area        : (0, 0) - (63220, 58580)
[10/11 11:22:58     70s] (I)      Core area           : (16240, 16240) - (46980, 42340)
[10/11 11:22:58     70s] (I)      Site width          :   580  (dbu)
[10/11 11:22:58     70s] (I)      Row height          :  5220  (dbu)
[10/11 11:22:58     70s] (I)      GCell row height    :  5220  (dbu)
[10/11 11:22:58     70s] (I)      GCell width         :  5220  (dbu)
[10/11 11:22:58     70s] (I)      GCell height        :  5220  (dbu)
[10/11 11:22:58     70s] (I)      Grid                :    12    12     9
[10/11 11:22:58     70s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/11 11:22:58     70s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/11 11:22:58     70s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/11 11:22:58     70s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[10/11 11:22:58     70s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[10/11 11:22:58     70s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/11 11:22:58     70s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/11 11:22:58     70s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[10/11 11:22:58     70s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/11 11:22:58     70s] (I)      Total num of tracks :   101   109   101   109   101   109   101    35    33
[10/11 11:22:58     70s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[10/11 11:22:58     70s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/11 11:22:58     70s] (I)      --------------------------------------------------------
[10/11 11:22:58     70s] 
[10/11 11:22:58     70s] [NR-eGR] ============ Routing rule table ============
[10/11 11:22:58     70s] [NR-eGR] Rule id: 0  Nets: 23
[10/11 11:22:58     70s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/11 11:22:58     70s] (I)                    Layer    2    3    4    5    6    7     8     9 
[10/11 11:22:58     70s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[10/11 11:22:58     70s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[10/11 11:22:58     70s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[10/11 11:22:58     70s] [NR-eGR] ========================================
[10/11 11:22:58     70s] [NR-eGR] 
[10/11 11:22:58     70s] (I)      =============== Blocked Tracks ===============
[10/11 11:22:58     70s] (I)      +-------+---------+----------+---------------+
[10/11 11:22:58     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/11 11:22:58     70s] (I)      +-------+---------+----------+---------------+
[10/11 11:22:58     70s] (I)      |     1 |       0 |        0 |         0.00% |
[10/11 11:22:58     70s] (I)      |     2 |    1308 |      192 |        14.68% |
[10/11 11:22:58     70s] (I)      |     3 |    1212 |       84 |         6.93% |
[10/11 11:22:58     70s] (I)      |     4 |    1308 |      192 |        14.68% |
[10/11 11:22:58     70s] (I)      |     5 |    1212 |       84 |         6.93% |
[10/11 11:22:58     70s] (I)      |     6 |    1308 |      192 |        14.68% |
[10/11 11:22:58     70s] (I)      |     7 |    1212 |       84 |         6.93% |
[10/11 11:22:58     70s] (I)      |     8 |     420 |      315 |        75.00% |
[10/11 11:22:58     70s] (I)      |     9 |     396 |      294 |        74.24% |
[10/11 11:22:58     70s] (I)      +-------+---------+----------+---------------+
[10/11 11:22:58     70s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1809.32 MB )
[10/11 11:22:58     70s] (I)      Reset routing kernel
[10/11 11:22:58     70s] (I)      Started Global Routing ( Curr Mem: 1809.32 MB )
[10/11 11:22:58     70s] (I)      totalPins=75  totalGlobalPin=66 (88.00%)
[10/11 11:22:58     70s] (I)      total 2D Cap : 7365 = (3528 H, 3837 V)
[10/11 11:22:58     70s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [2, 9]
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] (I)      ============  Phase 1a Route ============
[10/11 11:22:58     70s] (I)      Usage: 93 = (46 H, 47 V) = (1.30% H, 1.22% V) = (1.201e+02um H, 1.227e+02um V)
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] (I)      ============  Phase 1b Route ============
[10/11 11:22:58     70s] (I)      Usage: 93 = (46 H, 47 V) = (1.30% H, 1.22% V) = (1.201e+02um H, 1.227e+02um V)
[10/11 11:22:58     70s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.427300e+02um
[10/11 11:22:58     70s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/11 11:22:58     70s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] (I)      ============  Phase 1c Route ============
[10/11 11:22:58     70s] (I)      Usage: 93 = (46 H, 47 V) = (1.30% H, 1.22% V) = (1.201e+02um H, 1.227e+02um V)
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] (I)      ============  Phase 1d Route ============
[10/11 11:22:58     70s] (I)      Usage: 93 = (46 H, 47 V) = (1.30% H, 1.22% V) = (1.201e+02um H, 1.227e+02um V)
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] (I)      ============  Phase 1e Route ============
[10/11 11:22:58     70s] (I)      Usage: 93 = (46 H, 47 V) = (1.30% H, 1.22% V) = (1.201e+02um H, 1.227e+02um V)
[10/11 11:22:58     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.427300e+02um
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] (I)      ============  Phase 1l Route ============
[10/11 11:22:58     70s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/11 11:22:58     70s] (I)      Layer  2:       1136        78         0           0        1188    ( 0.00%) 
[10/11 11:22:58     70s] (I)      Layer  3:       1057        45         0           0        1188    ( 0.00%) 
[10/11 11:22:58     70s] (I)      Layer  4:       1136         3         0           0        1188    ( 0.00%) 
[10/11 11:22:58     70s] (I)      Layer  5:       1057         0         0           0        1188    ( 0.00%) 
[10/11 11:22:58     70s] (I)      Layer  6:       1136         0         0           0        1188    ( 0.00%) 
[10/11 11:22:58     70s] (I)      Layer  7:       1057         0         0           0        1188    ( 0.00%) 
[10/11 11:22:58     70s] (I)      Layer  8:         70         0         0         240         156    (60.61%) 
[10/11 11:22:58     70s] (I)      Layer  9:         87         0         0         186         210    (46.97%) 
[10/11 11:22:58     70s] (I)      Total:          6736       126         0         426        7494    ( 5.38%) 
[10/11 11:22:58     70s] (I)      
[10/11 11:22:58     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/11 11:22:58     70s] [NR-eGR]                        OverCon            
[10/11 11:22:58     70s] [NR-eGR]                         #Gcell     %Gcell
[10/11 11:22:58     70s] [NR-eGR]        Layer             (1-0)    OverCon
[10/11 11:22:58     70s] [NR-eGR] ----------------------------------------------
[10/11 11:22:58     70s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR] ----------------------------------------------
[10/11 11:22:58     70s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[10/11 11:22:58     70s] [NR-eGR] 
[10/11 11:22:58     70s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1817.32 MB )
[10/11 11:22:58     70s] (I)      total 2D Cap : 7377 = (3540 H, 3837 V)
[10/11 11:22:58     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/11 11:22:58     70s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1817.3M
[10/11 11:22:58     70s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.009, REAL:0.009, MEM:1817.3M, EPOCH TIME: 1760161978.117856
[10/11 11:22:58     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:1817.3M, EPOCH TIME: 1760161978.117870
[10/11 11:22:58     70s] [hotspot] +------------+---------------+---------------+
[10/11 11:22:58     70s] [hotspot] |            |   max hotspot | total hotspot |
[10/11 11:22:58     70s] [hotspot] +------------+---------------+---------------+
[10/11 11:22:58     70s] [hotspot] | normalized |          0.00 |          0.00 |
[10/11 11:22:58     70s] [hotspot] +------------+---------------+---------------+
[10/11 11:22:58     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/11 11:22:58     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/11 11:22:58     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1817.3M, EPOCH TIME: 1760161978.117988
[10/11 11:22:58     70s] Skipped repairing congestion.
[10/11 11:22:58     70s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1817.3M, EPOCH TIME: 1760161978.118006
[10/11 11:22:58     70s] Starting Early Global Route wiring: mem = 1817.3M
[10/11 11:22:58     70s] (I)      ============= Track Assignment ============
[10/11 11:22:58     70s] (I)      Started Track Assignment (1T) ( Curr Mem: 1817.32 MB )
[10/11 11:22:58     70s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[10/11 11:22:58     70s] (I)      Run Multi-thread track assignment
[10/11 11:22:58     70s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.32 MB )
[10/11 11:22:58     70s] (I)      Started Export ( Curr Mem: 1817.32 MB )
[10/11 11:22:58     70s] [NR-eGR]                 Length (um)  Vias 
[10/11 11:22:58     70s] [NR-eGR] ----------------------------------
[10/11 11:22:58     70s] [NR-eGR]  Metal1  (1H)             0    68 
[10/11 11:22:58     70s] [NR-eGR]  Metal2  (2V)           129   100 
[10/11 11:22:58     70s] [NR-eGR]  Metal3  (3H)           128     4 
[10/11 11:22:58     70s] [NR-eGR]  Metal4  (4V)            10     0 
[10/11 11:22:58     70s] [NR-eGR]  Metal5  (5H)             0     0 
[10/11 11:22:58     70s] [NR-eGR]  Metal6  (6V)             0     0 
[10/11 11:22:58     70s] [NR-eGR]  Metal7  (7H)             0     0 
[10/11 11:22:58     70s] [NR-eGR]  Metal8  (8V)             0     0 
[10/11 11:22:58     70s] [NR-eGR]  Metal9  (9H)             0     0 
[10/11 11:22:58     70s] [NR-eGR] ----------------------------------
[10/11 11:22:58     70s] [NR-eGR]          Total          267   172 
[10/11 11:22:58     70s] [NR-eGR] --------------------------------------------------------------------------
[10/11 11:22:58     70s] [NR-eGR] Total half perimeter of net bounding box: 250um
[10/11 11:22:58     70s] [NR-eGR] Total length: 267um, number of vias: 172
[10/11 11:22:58     70s] [NR-eGR] --------------------------------------------------------------------------
[10/11 11:22:58     70s] [NR-eGR] Total eGR-routed clock nets wire length: 26um, number of vias: 13
[10/11 11:22:58     70s] [NR-eGR] --------------------------------------------------------------------------
[10/11 11:22:58     70s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.32 MB )
[10/11 11:22:58     70s] Early Global Route wiring runtime: 0.00 seconds, mem = 1817.3M
[10/11 11:22:58     70s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.001, REAL:0.001, MEM:1817.3M, EPOCH TIME: 1760161978.119056
[10/11 11:22:58     70s] Tdgp not successfully inited but do clear! skip clearing
[10/11 11:22:58     70s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:22:58     70s] *** Finishing placeDesign default flow ***
[10/11 11:22:58     70s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 25.00% flops. Placement and timing QoR can be severely impacted in this case!
[10/11 11:22:58     70s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[10/11 11:22:58     70s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1751.3M **
[10/11 11:22:58     70s] Tdgp not successfully inited but do clear! skip clearing
[10/11 11:22:58     70s] 
[10/11 11:22:58     70s] *** Summary of all messages that are not suppressed in this session:
[10/11 11:22:58     70s] Severity  ID               Count  Summary                                  
[10/11 11:22:58     70s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/11 11:22:58     70s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/11 11:22:58     70s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/11 11:22:58     70s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[10/11 11:22:58     70s] *** Message Summary: 4 warning(s), 2 error(s)
[10/11 11:22:58     70s] 
[10/11 11:22:58     70s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.0/0:00:03.0 (0.6), totSession cpu/real = 0:01:10.7/0:12:52.0 (0.1), mem = 1751.3M
[10/11 11:22:58     70s] 
[10/11 11:22:58     70s] =============================================================================================
[10/11 11:22:58     70s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[10/11 11:22:58     70s] =============================================================================================
[10/11 11:22:58     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:22:58     70s] ---------------------------------------------------------------------------------------------
[10/11 11:22:58     70s] [ TimingUpdate           ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[10/11 11:22:58     70s] [ FullDelayCalc          ]      3   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.7
[10/11 11:22:58     70s] [ MISC                   ]          0:00:02.9  (  95.9 % )     0:00:02.9 /  0:00:01.9    0.6
[10/11 11:22:58     70s] ---------------------------------------------------------------------------------------------
[10/11 11:22:58     70s]  placeDesign #1 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.0    0.6
[10/11 11:22:58     70s] ---------------------------------------------------------------------------------------------
[10/11 11:22:58     70s] 
[10/11 11:24:24     77s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/11 11:24:24     77s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
[10/11 11:24:24     77s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:17.1/0:14:17.9 (0.1), mem = 1726.8M
[10/11 11:24:24     77s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/11 11:24:24     77s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/11 11:24:24     77s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1713.8M, EPOCH TIME: 1760162064.073998
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1713.8M, EPOCH TIME: 1760162064.074041
[10/11 11:24:24     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1713.8M, EPOCH TIME: 1760162064.074056
[10/11 11:24:24     77s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1713.8M, EPOCH TIME: 1760162064.074092
[10/11 11:24:24     77s] Start to check current routing status for nets...
[10/11 11:24:24     77s] All nets are already routed correctly.
[10/11 11:24:24     77s] End to check current routing status for nets (mem=1713.8M)
[10/11 11:24:24     77s] Extraction called for design 'counter' of instances=35 and nets=25 using extraction engine 'preRoute' .
[10/11 11:24:24     77s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/11 11:24:24     77s] Type 'man IMPEXT-3530' for more detail.
[10/11 11:24:24     77s] PreRoute RC Extraction called for design counter.
[10/11 11:24:24     77s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/11 11:24:24     77s] Type 'man IMPEXT-6197' for more detail.
[10/11 11:24:24     77s] RCMode: PreRoute
[10/11 11:24:24     77s] Capacitance Scaling Factor   : 1.00000
[10/11 11:24:24     77s] Resistance Scaling Factor    : 1.00000
[10/11 11:24:24     77s] Clock Cap Scaling Factor    : 1.00000
[10/11 11:24:24     77s] Clock Res Scaling Factor     : 1.00000
[10/11 11:24:24     77s] Shrink Factor                : 1.00000
[10/11 11:24:24     77s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/11 11:24:24     77s] 
[10/11 11:24:24     77s] Trim Metal Layers:
[10/11 11:24:24     77s] LayerId::1 widthSet size::1
[10/11 11:24:24     77s] LayerId::2 widthSet size::1
[10/11 11:24:24     77s] LayerId::3 widthSet size::1
[10/11 11:24:24     77s] LayerId::4 widthSet size::1
[10/11 11:24:24     77s] LayerId::5 widthSet size::1
[10/11 11:24:24     77s] LayerId::6 widthSet size::1
[10/11 11:24:24     77s] LayerId::7 widthSet size::1
[10/11 11:24:24     77s] LayerId::8 widthSet size::1
[10/11 11:24:24     77s] LayerId::9 widthSet size::1
[10/11 11:24:24     77s] Updating RC grid for preRoute extraction ...
[10/11 11:24:24     77s] eee: pegSigSF::1.070000
[10/11 11:24:24     77s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1713.797M)
[10/11 11:24:24     77s] Effort level <high> specified for reg2reg path_group
[10/11 11:24:24     77s] All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1727.6M, EPOCH TIME: 1760162064.093696
[10/11 11:24:24     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1727.6M, EPOCH TIME: 1760162064.093866
[10/11 11:24:24     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1727.6M, EPOCH TIME: 1760162064.093916
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1727.6M, EPOCH TIME: 1760162064.094117
[10/11 11:24:24     77s] Max number of tech site patterns supported in site array is 256.
[10/11 11:24:24     77s] Core basic site is gsclib090site
[10/11 11:24:24     77s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1727.6M, EPOCH TIME: 1760162064.099453
[10/11 11:24:24     77s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:24:24     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:24:24     77s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1727.6M, EPOCH TIME: 1760162064.099512
[10/11 11:24:24     77s] Fast DP-INIT is on for default
[10/11 11:24:24     77s] Atter site array init, number of instance map data is 0.
[10/11 11:24:24     77s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1727.6M, EPOCH TIME: 1760162064.100184
[10/11 11:24:24     77s] 
[10/11 11:24:24     77s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:24:24     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1727.6M, EPOCH TIME: 1760162064.100295
[10/11 11:24:24     77s] All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1727.6M, EPOCH TIME: 1760162064.100618
[10/11 11:24:24     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1727.6M, EPOCH TIME: 1760162064.100744
[10/11 11:24:24     77s] Starting delay calculation for Hold views
[10/11 11:24:24     77s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:24:24     77s] AAE DB initialization (MEM=1735.15 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/11 11:24:24     77s] #################################################################################
[10/11 11:24:24     77s] # Design Stage: PreRoute
[10/11 11:24:24     77s] # Design Name: counter
[10/11 11:24:24     77s] # Design Mode: 90nm
[10/11 11:24:24     77s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:24:24     77s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:24:24     77s] # Signoff Settings: SI Off 
[10/11 11:24:24     77s] #################################################################################
[10/11 11:24:24     77s] Calculate delays in BcWc mode...
[10/11 11:24:24     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 1735.1M, InitMEM = 1735.1M)
[10/11 11:24:24     77s] Start delay calculation (fullDC) (1 T). (MEM=1735.15)
[10/11 11:24:24     77s] *** Calculating scaling factor for fast_timing libraries using the default operating condition of each library.
[10/11 11:24:24     77s] Start AAE Lib Loading. (MEM=1746.66)
[10/11 11:24:24     77s] End AAE Lib Loading. (MEM=1765.74 CPU=0:00:00.0 Real=0:00:00.0)
[10/11 11:24:24     77s] End AAE Lib Interpolated Model. (MEM=1765.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:24:24     77s] Total number of fetched objects 23
[10/11 11:24:24     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:24:24     77s] End delay calculation. (MEM=1822.98 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:24:24     77s] End delay calculation (fullDC). (MEM=1822.98 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:24:24     77s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1823.0M) ***
[10/11 11:24:24     77s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:17 mem=1815.0M)
[10/11 11:24:24     77s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.146  | -0.061  | -0.146  |
|           TNS (ns):| -0.341  | -0.085  | -0.341  |
|    Violating Paths:|    3    |    3    |    3    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/11 11:24:24     77s] All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.0M, EPOCH TIME: 1760162064.198777
[10/11 11:24:24     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1778.0M, EPOCH TIME: 1760162064.198937
[10/11 11:24:24     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1778.0M, EPOCH TIME: 1760162064.198964
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1778.0M, EPOCH TIME: 1760162064.199062
[10/11 11:24:24     77s] Max number of tech site patterns supported in site array is 256.
[10/11 11:24:24     77s] Core basic site is gsclib090site
[10/11 11:24:24     77s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1778.0M, EPOCH TIME: 1760162064.204233
[10/11 11:24:24     77s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:24:24     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:24:24     77s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1778.0M, EPOCH TIME: 1760162064.204286
[10/11 11:24:24     77s] Fast DP-INIT is on for default
[10/11 11:24:24     77s] Atter site array init, number of instance map data is 0.
[10/11 11:24:24     77s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1778.0M, EPOCH TIME: 1760162064.204936
[10/11 11:24:24     77s] 
[10/11 11:24:24     77s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:24:24     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1778.0M, EPOCH TIME: 1760162064.205095
[10/11 11:24:24     77s] All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.0M, EPOCH TIME: 1760162064.205421
[10/11 11:24:24     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1778.0M, EPOCH TIME: 1760162064.205541
[10/11 11:24:24     77s] Density: 76.667%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.0M, EPOCH TIME: 1760162064.207160
[10/11 11:24:24     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1778.0M, EPOCH TIME: 1760162064.207283
[10/11 11:24:24     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1778.0M, EPOCH TIME: 1760162064.207304
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1778.0M, EPOCH TIME: 1760162064.207360
[10/11 11:24:24     77s] Max number of tech site patterns supported in site array is 256.
[10/11 11:24:24     77s] Core basic site is gsclib090site
[10/11 11:24:24     77s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1778.0M, EPOCH TIME: 1760162064.212154
[10/11 11:24:24     77s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:24:24     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:24:24     77s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1778.0M, EPOCH TIME: 1760162064.212200
[10/11 11:24:24     77s] Fast DP-INIT is on for default
[10/11 11:24:24     77s] Atter site array init, number of instance map data is 0.
[10/11 11:24:24     77s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1778.0M, EPOCH TIME: 1760162064.212841
[10/11 11:24:24     77s] 
[10/11 11:24:24     77s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:24:24     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1778.0M, EPOCH TIME: 1760162064.212919
[10/11 11:24:24     77s] All LLGs are deleted
[10/11 11:24:24     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:24:24     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:24:24     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.0M, EPOCH TIME: 1760162064.213224
[10/11 11:24:24     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1778.0M, EPOCH TIME: 1760162064.213345
[10/11 11:24:24     77s] Reported timing to dir timingReports
[10/11 11:24:24     77s] Total CPU time: 0.21 sec
[10/11 11:24:24     77s] Total Real time: 0.0 sec
[10/11 11:24:24     77s] Total Memory Usage: 1753.460938 Mbytes
[10/11 11:24:24     77s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:17.3/0:14:18.1 (0.1), mem = 1753.5M
[10/11 11:24:24     77s] 
[10/11 11:24:24     77s] =============================================================================================
[10/11 11:24:24     77s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[10/11 11:24:24     77s] =============================================================================================
[10/11 11:24:24     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:24:24     77s] ---------------------------------------------------------------------------------------------
[10/11 11:24:24     77s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:24:24     77s] [ OptSummaryReport       ]      1   0:00:00.0  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:24:24     77s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:24:24     77s] [ TimingUpdate           ]      1   0:00:00.0  (  18.4 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:24:24     77s] [ FullDelayCalc          ]      1   0:00:00.0  (  19.9 % )     0:00:00.0 /  0:00:00.0    1.2
[10/11 11:24:24     77s] [ TimingReport           ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:24:24     77s] [ GenerateReports        ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:24:24     77s] [ MISC                   ]          0:00:00.1  (  41.5 % )     0:00:00.1 /  0:00:00.1    0.8
[10/11 11:24:24     77s] ---------------------------------------------------------------------------------------------
[10/11 11:24:24     77s]  timeDesign #1 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:24:24     77s] ---------------------------------------------------------------------------------------------
[10/11 11:24:24     77s] 
[10/11 11:40:33    147s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/11 11:40:33    147s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
[10/11 11:40:33    147s] #optDebug: fT-S <1 1 0 0 0>
[10/11 11:40:33    147s] *** timeDesign #2 [begin] : totSession cpu/real = 0:02:27.2/0:30:27.6 (0.1), mem = 1757.6M
[10/11 11:40:33    147s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1753.6M, EPOCH TIME: 1760163033.754751
[10/11 11:40:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] All LLGs are deleted
[10/11 11:40:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1753.6M, EPOCH TIME: 1760163033.754780
[10/11 11:40:33    147s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1753.6M, EPOCH TIME: 1760163033.754794
[10/11 11:40:33    147s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1753.6M, EPOCH TIME: 1760163033.754816
[10/11 11:40:33    147s] Start to check current routing status for nets...
[10/11 11:40:33    147s] All nets are already routed correctly.
[10/11 11:40:33    147s] End to check current routing status for nets (mem=1753.6M)
[10/11 11:40:33    147s] Effort level <high> specified for reg2reg path_group
[10/11 11:40:33    147s] All LLGs are deleted
[10/11 11:40:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1769.9M, EPOCH TIME: 1760163033.772439
[10/11 11:40:33    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1769.9M, EPOCH TIME: 1760163033.772621
[10/11 11:40:33    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.9M, EPOCH TIME: 1760163033.772648
[10/11 11:40:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1769.9M, EPOCH TIME: 1760163033.772846
[10/11 11:40:33    147s] Max number of tech site patterns supported in site array is 256.
[10/11 11:40:33    147s] Core basic site is gsclib090site
[10/11 11:40:33    147s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1769.9M, EPOCH TIME: 1760163033.778050
[10/11 11:40:33    147s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:40:33    147s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:40:33    147s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1769.9M, EPOCH TIME: 1760163033.778111
[10/11 11:40:33    147s] Fast DP-INIT is on for default
[10/11 11:40:33    147s] Atter site array init, number of instance map data is 0.
[10/11 11:40:33    147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1769.9M, EPOCH TIME: 1760163033.778771
[10/11 11:40:33    147s] 
[10/11 11:40:33    147s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:40:33    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1769.9M, EPOCH TIME: 1760163033.778892
[10/11 11:40:33    147s] All LLGs are deleted
[10/11 11:40:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:40:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:33    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1769.9M, EPOCH TIME: 1760163033.779215
[10/11 11:40:33    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1769.9M, EPOCH TIME: 1760163033.779338
[10/11 11:40:33    147s] Starting delay calculation for Setup views
[10/11 11:40:33    147s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:40:33    147s] #################################################################################
[10/11 11:40:33    147s] # Design Stage: PreRoute
[10/11 11:40:33    147s] # Design Name: counter
[10/11 11:40:33    147s] # Design Mode: 90nm
[10/11 11:40:33    147s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:40:33    147s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:40:33    147s] # Signoff Settings: SI Off 
[10/11 11:40:33    147s] #################################################################################
[10/11 11:40:33    147s] Calculate delays in BcWc mode...
[10/11 11:40:33    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 1767.9M, InitMEM = 1767.9M)
[10/11 11:40:33    147s] Start delay calculation (fullDC) (1 T). (MEM=1767.88)
[10/11 11:40:33    147s] *** Calculating scaling factor for slow_timing libraries using the default operating condition of each library.
[10/11 11:40:33    147s] End AAE Lib Interpolated Model. (MEM=1779.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:40:33    147s] Total number of fetched objects 23
[10/11 11:40:33    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:40:33    147s] End delay calculation. (MEM=1827.09 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:40:33    147s] End delay calculation (fullDC). (MEM=1827.09 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:40:33    147s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1827.1M) ***
[10/11 11:40:33    147s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:27 mem=1827.1M)
[10/11 11:40:34    147s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.900  |  8.900  |  9.482  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/11 11:40:34    147s] All LLGs are deleted
[10/11 11:40:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1797.5M, EPOCH TIME: 1760163034.419040
[10/11 11:40:34    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1797.5M, EPOCH TIME: 1760163034.419221
[10/11 11:40:34    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1797.5M, EPOCH TIME: 1760163034.419249
[10/11 11:40:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1797.5M, EPOCH TIME: 1760163034.419351
[10/11 11:40:34    147s] Max number of tech site patterns supported in site array is 256.
[10/11 11:40:34    147s] Core basic site is gsclib090site
[10/11 11:40:34    147s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1797.5M, EPOCH TIME: 1760163034.424780
[10/11 11:40:34    147s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:40:34    147s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:40:34    147s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1797.5M, EPOCH TIME: 1760163034.424838
[10/11 11:40:34    147s] Fast DP-INIT is on for default
[10/11 11:40:34    147s] Atter site array init, number of instance map data is 0.
[10/11 11:40:34    147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1797.5M, EPOCH TIME: 1760163034.425572
[10/11 11:40:34    147s] 
[10/11 11:40:34    147s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:40:34    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1797.5M, EPOCH TIME: 1760163034.425687
[10/11 11:40:34    147s] All LLGs are deleted
[10/11 11:40:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:40:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1797.5M, EPOCH TIME: 1760163034.426021
[10/11 11:40:34    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1797.5M, EPOCH TIME: 1760163034.426158
[10/11 11:40:34    147s] Density: 76.667%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[10/11 11:40:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1797.5M, EPOCH TIME: 1760163034.427962
[10/11 11:40:34    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1797.5M, EPOCH TIME: 1760163034.428142
[10/11 11:40:34    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1797.5M, EPOCH TIME: 1760163034.428169
[10/11 11:40:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1797.5M, EPOCH TIME: 1760163034.428237
[10/11 11:40:34    147s] Max number of tech site patterns supported in site array is 256.
[10/11 11:40:34    147s] Core basic site is gsclib090site
[10/11 11:40:34    147s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1797.5M, EPOCH TIME: 1760163034.433365
[10/11 11:40:34    147s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:40:34    147s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:40:34    147s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1797.5M, EPOCH TIME: 1760163034.433415
[10/11 11:40:34    147s] Fast DP-INIT is on for default
[10/11 11:40:34    147s] Atter site array init, number of instance map data is 0.
[10/11 11:40:34    147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1797.5M, EPOCH TIME: 1760163034.434101
[10/11 11:40:34    147s] 
[10/11 11:40:34    147s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:40:34    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1797.5M, EPOCH TIME: 1760163034.434192
[10/11 11:40:34    147s] All LLGs are deleted
[10/11 11:40:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:40:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:40:34    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1797.5M, EPOCH TIME: 1760163034.434504
[10/11 11:40:34    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1797.5M, EPOCH TIME: 1760163034.434633
[10/11 11:40:34    147s] Reported timing to dir timingReports
[10/11 11:40:34    147s] Total CPU time: 0.14 sec
[10/11 11:40:34    147s] Total Real time: 1.0 sec
[10/11 11:40:34    147s] Total Memory Usage: 1797.503906 Mbytes
[10/11 11:40:34    147s] Info: pop threads available for lower-level modules during optimization.
[10/11 11:40:34    147s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.2), totSession cpu/real = 0:02:27.3/0:30:28.3 (0.1), mem = 1797.5M
[10/11 11:40:34    147s] 
[10/11 11:40:34    147s] =============================================================================================
[10/11 11:40:34    147s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[10/11 11:40:34    147s] =============================================================================================
[10/11 11:40:34    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:40:34    147s] ---------------------------------------------------------------------------------------------
[10/11 11:40:34    147s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:40:34    147s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.0 % )     0:00:00.7 /  0:00:00.1    0.2
[10/11 11:40:34    147s] [ DrvReport              ]      1   0:00:00.6  (  82.5 % )     0:00:00.6 /  0:00:00.0    0.0
[10/11 11:40:34    147s] [ TimingUpdate           ]      1   0:00:00.0  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:40:34    147s] [ FullDelayCalc          ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/11 11:40:34    147s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:40:34    147s] [ GenerateReports        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:40:34    147s] [ MISC                   ]          0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:40:34    147s] ---------------------------------------------------------------------------------------------
[10/11 11:40:34    147s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.2
[10/11 11:40:34    147s] ---------------------------------------------------------------------------------------------
[10/11 11:40:34    147s] 
[10/11 11:42:17    154s] <CMD> getCTSMode -engine -quiet
[10/11 11:42:23    155s] <CMD> create_ccopt_clock_tree_spec
[10/11 11:42:23    155s] Creating clock tree spec for modes (timing configs): constraint_sdc
[10/11 11:42:23    155s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/11 11:42:23    155s] 
[10/11 11:42:23    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:42:23    155s] Summary for sequential cells identification: 
[10/11 11:42:23    155s]   Identified SBFF number: 112
[10/11 11:42:23    155s]   Identified MBFF number: 0
[10/11 11:42:23    155s]   Identified SB Latch number: 0
[10/11 11:42:23    155s]   Identified MB Latch number: 0
[10/11 11:42:23    155s]   Not identified SBFF number: 8
[10/11 11:42:23    155s]   Not identified MBFF number: 0
[10/11 11:42:23    155s]   Not identified SB Latch number: 0
[10/11 11:42:23    155s]   Not identified MB Latch number: 0
[10/11 11:42:23    155s]   Number of sequential cells which are not FFs: 32
[10/11 11:42:23    155s]  Visiting view : setup
[10/11 11:42:23    155s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:42:23    155s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:42:23    155s]  Visiting view : hold
[10/11 11:42:23    155s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:42:23    155s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:42:23    155s] TLC MultiMap info (StdDelay):
[10/11 11:42:23    155s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:42:23    155s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:42:23    155s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:42:23    155s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:42:23    155s]  Setting StdDelay to: 35.9ps
[10/11 11:42:23    155s] 
[10/11 11:42:23    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:42:23    155s] Reset timing graph...
[10/11 11:42:23    155s] Ignoring AAE DB Resetting ...
[10/11 11:42:23    155s] Reset timing graph done.
[10/11 11:42:23    155s] Ignoring AAE DB Resetting ...
[10/11 11:42:23    155s] Analyzing clock structure...
[10/11 11:42:23    155s] Analyzing clock structure done.
[10/11 11:42:23    155s] Reset timing graph...
[10/11 11:42:23    155s] Ignoring AAE DB Resetting ...
[10/11 11:42:23    155s] Reset timing graph done.
[10/11 11:42:23    155s] Extracting original clock gating for clk...
[10/11 11:42:23    155s]   clock_tree clk contains 4 sinks and 0 clock gates.
[10/11 11:42:23    155s] Extracting original clock gating for clk done.
[10/11 11:42:23    155s] The skew group clk/constraint_sdc was created. It contains 4 sinks and 1 sources.
[10/11 11:42:23    155s] Checking clock tree convergence...
[10/11 11:42:23    155s] Checking clock tree convergence done.
[10/11 11:42:23    155s] <CMD> ctd_win -side none -id ctd_window
[10/11 11:42:23    155s] Clock tree timing engine global stage delay update for slow:setup.late...
[10/11 11:42:23    155s] Turning off fast DC mode.
[10/11 11:42:23    155s] End AAE Lib Interpolated Model. (MEM=1793.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:42:23    155s] Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/11 11:43:15    160s] <CMD> selectObject IO_Pin clk
[10/11 11:43:15    160s] <CMD> zoomSelected
[10/11 11:43:17    160s] <CMD> deselectObject IO_Pin clk
[10/11 11:43:17    160s] <CMD> selectInst {COUNT_reg[2]}
[10/11 11:43:17    160s] <CMD> zoomSelected
[10/11 11:43:19    160s] <CMD> deselectInst {COUNT_reg[2]}
[10/11 11:43:19    160s] <CMD> selectInst {COUNT_reg[3]}
[10/11 11:43:19    160s] <CMD> zoomSelected
[10/11 11:43:20    160s] <CMD> deselectInst {COUNT_reg[3]}
[10/11 11:43:20    160s] <CMD> selectInst {COUNT_reg[1]}
[10/11 11:43:20    160s] <CMD> zoomSelected
[10/11 11:43:22    161s] <CMD> deselectInst {COUNT_reg[1]}
[10/11 11:43:22    161s] <CMD> selectInst {COUNT_reg[0]}
[10/11 11:43:22    161s] <CMD> zoomSelected
[10/11 11:43:23    161s] <CMD> zoomBox -16.09350 -8.04350 32.35050 35.32400
[10/11 11:43:24    161s] <CMD> zoomBox -29.75350 -10.17300 37.29750 49.85200
[10/11 11:43:27    161s] <CMD> zoomBox -38.40250 -11.45900 40.48150 59.15900
[10/11 11:43:27    161s] <CMD> zoomBox -16.15450 -8.15150 32.29050 35.21700
[10/11 11:43:28    161s] <CMD> zoomBox -10.84350 -7.36200 30.33500 29.50150
[10/11 11:43:29    161s] <CMD> deselectInst {COUNT_reg[0]}
[10/11 11:43:29    161s] <CMD> selectObject IO_Pin clk
[10/11 11:43:29    161s] <CMD> zoomSelected
[10/11 11:43:30    161s] <CMD> zoomBox 13.36850 -0.70450 14.71400 0.50000
[10/11 11:43:30    162s] <CMD> zoomBox 13.23400 -0.78350 14.81700 0.63350
[10/11 11:43:31    162s] <CMD> zoomBox 13.07600 -0.87700 14.93850 0.79050
[10/11 11:43:31    162s] <CMD> zoomBox 12.11150 -1.44400 15.67950 1.75000
[10/11 11:43:32    162s] <CMD> zoomBox 10.84300 -2.19000 16.65400 3.01200
[10/11 11:44:30    166s] <CMD> deselectObject IO_Pin clk
[10/11 11:44:30    166s] <CMD> selectInst {COUNT_reg[2]}
[10/11 11:44:30    166s] <CMD> zoomSelected
[10/11 11:44:34    167s] <CMD> deselectInst {COUNT_reg[2]}
[10/11 11:44:34    167s] <CMD> selectInst {COUNT_reg[0]}
[10/11 11:44:34    167s] <CMD> zoomSelected
[10/11 11:44:35    167s] <CMD> deselectInst {COUNT_reg[0]}
[10/11 11:44:35    167s] <CMD> selectInst {COUNT_reg[1]}
[10/11 11:44:35    167s] <CMD> zoomSelected
[10/11 11:44:36    167s] <CMD> deselectInst {COUNT_reg[1]}
[10/11 11:44:36    167s] <CMD> selectObject IO_Pin clk
[10/11 11:44:36    167s] <CMD> zoomSelected
[10/11 11:44:37    167s] <CMD> zoomBox 12.85050 -1.10500 15.04150 0.85650
[10/11 11:44:38    167s] <CMD> zoomBox 12.34650 -1.46000 15.37900 1.25450
[10/11 11:44:38    167s] <CMD> zoomBox 11.66050 -1.93000 15.85750 1.82700
[10/11 11:44:38    167s] <CMD> zoomBox 9.41750 -3.39150 17.45750 3.80600
[10/11 11:44:53    169s] <CMD> deselectObject IO_Pin clk
[10/11 11:44:53    169s] <CMD> selectInst {COUNT_reg[2]}
[10/11 11:44:53    169s] <CMD> zoomSelected
[10/11 11:45:19    170s] <CMD> getCTSMode -engine -quiet
[10/11 11:45:29    171s] <CMD> deselectInst {COUNT_reg[2]}
[10/11 11:45:29    171s] <CMD> selectInst {COUNT_reg[0]}
[10/11 11:45:29    171s] <CMD> zoomSelected
[10/11 11:45:30    172s] <CMD> deselectInst {COUNT_reg[0]}
[10/11 11:45:30    172s] <CMD> selectInst {COUNT_reg[1]}
[10/11 11:45:30    172s] <CMD> zoomSelected
[10/11 11:45:44    173s] <CMD> deselectInst {COUNT_reg[1]}
[10/11 11:45:44    173s] <CMD> selectObject IO_Pin clk
[10/11 11:45:44    173s] <CMD> zoomSelected
[10/11 11:45:45    173s] <CMD> deselectObject IO_Pin clk
[10/11 11:45:45    173s] <CMD> selectObject Net clk
[10/11 11:45:45    173s] <CMD> zoomSelected
[10/11 11:45:47    173s] <CMD> deselectObject Net clk
[10/11 11:45:50    174s] <CMD> zoomBox -13.56250 -9.65450 34.85250 33.68750
[10/11 11:45:51    174s] <CMD> zoomBox -19.33250 -12.00900 37.62700 38.98200
[10/11 11:49:07    188s] <CMD> selectObject IO_Pin clk
[10/11 11:49:07    188s] <CMD> zoomSelected
[10/11 11:49:10    188s] <CMD> deselectObject IO_Pin clk
[10/11 11:49:10    188s] <CMD> selectObject Net clk
[10/11 11:49:10    188s] <CMD> zoomSelected
[10/11 11:49:10    189s] <CMD> zoomBox -17.95200 -9.39600 39.00750 41.59500
[10/11 11:53:41    208s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/11 11:53:41    208s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
[10/11 11:53:41    208s] *** timeDesign #3 [begin] : totSession cpu/real = 0:03:28.9/0:43:35.3 (0.1), mem = 2038.1M
[10/11 11:53:41    208s] 
[10/11 11:53:41    208s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:53:41    208s] 
[10/11 11:53:41    208s] TimeStamp Deleting Cell Server End ...
[10/11 11:53:41    208s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1982.5M, EPOCH TIME: 1760163821.457763
[10/11 11:53:41    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] All LLGs are deleted
[10/11 11:53:41    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1982.5M, EPOCH TIME: 1760163821.457792
[10/11 11:53:41    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1982.5M, EPOCH TIME: 1760163821.457806
[10/11 11:53:41    208s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1982.5M, EPOCH TIME: 1760163821.457830
[10/11 11:53:41    208s] Start to check current routing status for nets...
[10/11 11:53:41    208s] All nets are already routed correctly.
[10/11 11:53:41    208s] End to check current routing status for nets (mem=1982.5M)
[10/11 11:53:41    208s] Effort level <high> specified for reg2reg path_group
[10/11 11:53:41    208s] All LLGs are deleted
[10/11 11:53:41    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1994.3M, EPOCH TIME: 1760163821.485095
[10/11 11:53:41    208s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1994.3M, EPOCH TIME: 1760163821.485250
[10/11 11:53:41    208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1994.3M, EPOCH TIME: 1760163821.485276
[10/11 11:53:41    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1994.3M, EPOCH TIME: 1760163821.485441
[10/11 11:53:41    208s] Max number of tech site patterns supported in site array is 256.
[10/11 11:53:41    208s] Core basic site is gsclib090site
[10/11 11:53:41    208s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1994.3M, EPOCH TIME: 1760163821.490559
[10/11 11:53:41    208s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:53:41    208s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:53:41    208s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1994.3M, EPOCH TIME: 1760163821.490614
[10/11 11:53:41    208s] Fast DP-INIT is on for default
[10/11 11:53:41    208s] Atter site array init, number of instance map data is 0.
[10/11 11:53:41    208s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1994.3M, EPOCH TIME: 1760163821.491277
[10/11 11:53:41    208s] 
[10/11 11:53:41    208s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:53:41    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1994.3M, EPOCH TIME: 1760163821.491463
[10/11 11:53:41    208s] All LLGs are deleted
[10/11 11:53:41    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:53:41    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    208s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1994.3M, EPOCH TIME: 1760163821.491791
[10/11 11:53:41    208s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1994.3M, EPOCH TIME: 1760163821.491915
[10/11 11:53:41    208s] Starting delay calculation for Hold views
[10/11 11:53:41    209s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:53:41    209s] #################################################################################
[10/11 11:53:41    209s] # Design Stage: PreRoute
[10/11 11:53:41    209s] # Design Name: counter
[10/11 11:53:41    209s] # Design Mode: 90nm
[10/11 11:53:41    209s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:53:41    209s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:53:41    209s] # Signoff Settings: SI Off 
[10/11 11:53:41    209s] #################################################################################
[10/11 11:53:41    209s] Calculate delays in BcWc mode...
[10/11 11:53:41    209s] Topological Sorting (REAL = 0:00:00.0, MEM = 1992.3M, InitMEM = 1992.3M)
[10/11 11:53:41    209s] Start delay calculation (fullDC) (1 T). (MEM=1992.34)
[10/11 11:53:41    209s] *** Calculating scaling factor for fast_timing libraries using the default operating condition of each library.
[10/11 11:53:41    209s] End AAE Lib Interpolated Model. (MEM=2003.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:53:41    209s] Total number of fetched objects 23
[10/11 11:53:41    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:53:41    209s] End delay calculation. (MEM=2051.55 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:53:41    209s] End delay calculation (fullDC). (MEM=2051.55 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:53:41    209s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2051.6M) ***
[10/11 11:53:41    209s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:29 mem=2051.6M)
[10/11 11:53:41    209s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.146  | -0.061  | -0.146  |
|           TNS (ns):| -0.341  | -0.085  | -0.341  |
|    Violating Paths:|    3    |    3    |    3    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/11 11:53:41    209s] All LLGs are deleted
[10/11 11:53:41    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.6M, EPOCH TIME: 1760163821.553298
[10/11 11:53:41    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1760163821.553446
[10/11 11:53:41    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2007.6M, EPOCH TIME: 1760163821.553472
[10/11 11:53:41    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2007.6M, EPOCH TIME: 1760163821.553560
[10/11 11:53:41    209s] Max number of tech site patterns supported in site array is 256.
[10/11 11:53:41    209s] Core basic site is gsclib090site
[10/11 11:53:41    209s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2007.6M, EPOCH TIME: 1760163821.558796
[10/11 11:53:41    209s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:53:41    209s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:53:41    209s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1760163821.558849
[10/11 11:53:41    209s] Fast DP-INIT is on for default
[10/11 11:53:41    209s] Atter site array init, number of instance map data is 0.
[10/11 11:53:41    209s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2007.6M, EPOCH TIME: 1760163821.559545
[10/11 11:53:41    209s] 
[10/11 11:53:41    209s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:53:41    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2007.6M, EPOCH TIME: 1760163821.559656
[10/11 11:53:41    209s] All LLGs are deleted
[10/11 11:53:41    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:53:41    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.6M, EPOCH TIME: 1760163821.559981
[10/11 11:53:41    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1760163821.560117
[10/11 11:53:41    209s] Density: 76.667%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[10/11 11:53:41    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.6M, EPOCH TIME: 1760163821.561780
[10/11 11:53:41    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1760163821.561901
[10/11 11:53:41    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2007.6M, EPOCH TIME: 1760163821.561922
[10/11 11:53:41    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2007.6M, EPOCH TIME: 1760163821.561982
[10/11 11:53:41    209s] Max number of tech site patterns supported in site array is 256.
[10/11 11:53:41    209s] Core basic site is gsclib090site
[10/11 11:53:41    209s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2007.6M, EPOCH TIME: 1760163821.566958
[10/11 11:53:41    209s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:53:41    209s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:53:41    209s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1760163821.567034
[10/11 11:53:41    209s] Fast DP-INIT is on for default
[10/11 11:53:41    209s] Atter site array init, number of instance map data is 0.
[10/11 11:53:41    209s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2007.6M, EPOCH TIME: 1760163821.567694
[10/11 11:53:41    209s] 
[10/11 11:53:41    209s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:53:41    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2007.6M, EPOCH TIME: 1760163821.567785
[10/11 11:53:41    209s] All LLGs are deleted
[10/11 11:53:41    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:53:41    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:53:41    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.6M, EPOCH TIME: 1760163821.568106
[10/11 11:53:41    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1760163821.568229
[10/11 11:53:41    209s] Reported timing to dir timingReports
[10/11 11:53:41    209s] Total CPU time: 0.16 sec
[10/11 11:53:41    209s] Total Real time: 0.0 sec
[10/11 11:53:41    209s] Total Memory Usage: 1987.035156 Mbytes
[10/11 11:53:41    209s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:29.1/0:43:35.5 (0.1), mem = 1987.0M
[10/11 11:53:41    209s] 
[10/11 11:53:41    209s] =============================================================================================
[10/11 11:53:41    209s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[10/11 11:53:41    209s] =============================================================================================
[10/11 11:53:41    209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:53:41    209s] ---------------------------------------------------------------------------------------------
[10/11 11:53:41    209s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:53:41    209s] [ OptSummaryReport       ]      1   0:00:00.0  (  17.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/11 11:53:41    209s] [ TimingUpdate           ]      1   0:00:00.0  (  19.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:53:41    209s] [ FullDelayCalc          ]      1   0:00:00.0  (  10.5 % )     0:00:00.0 /  0:00:00.0    0.6
[10/11 11:53:41    209s] [ TimingReport           ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:53:41    209s] [ GenerateReports        ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:53:41    209s] [ MISC                   ]          0:00:00.1  (  46.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:53:41    209s] ---------------------------------------------------------------------------------------------
[10/11 11:53:41    209s]  timeDesign #3 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:53:41    209s] ---------------------------------------------------------------------------------------------
[10/11 11:53:41    209s] 
[10/11 11:53:47    209s] <CMD> getAnalysisMode -checkType -quiet
[10/11 11:54:30    212s] <CMD> getAnalysisMode -checkType -quiet
[10/11 11:54:38    213s] <CMD> get_time_unit
[10/11 11:54:38    213s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[10/11 11:54:38    213s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:54:38    213s] #################################################################################
[10/11 11:54:38    213s] # Design Stage: PreRoute
[10/11 11:54:38    213s] # Design Name: counter
[10/11 11:54:38    213s] # Design Mode: 90nm
[10/11 11:54:38    213s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:54:38    213s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:54:38    213s] # Signoff Settings: SI Off 
[10/11 11:54:38    213s] #################################################################################
[10/11 11:54:38    213s] Calculate delays in BcWc mode...
[10/11 11:54:38    213s] Topological Sorting (REAL = 0:00:00.0, MEM = 1992.1M, InitMEM = 1992.1M)
[10/11 11:54:38    213s] Start delay calculation (fullDC) (1 T). (MEM=1992.14)
[10/11 11:54:38    213s] *** Calculating scaling factor for slow_timing libraries using the default operating condition of each library.
[10/11 11:54:38    213s] End AAE Lib Interpolated Model. (MEM=2003.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:54:38    213s] Total number of fetched objects 23
[10/11 11:54:38    213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:54:38    213s] End delay calculation. (MEM=2052.36 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:54:38    213s] End delay calculation (fullDC). (MEM=2052.36 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:54:38    213s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2052.4M) ***
[10/11 11:54:38    213s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[10/11 11:54:38    213s] Parsing file top.mtarpt...
[10/11 11:57:12    225s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[10/11 11:57:12    225s] <CMD> optDesign -postCTS
[10/11 11:57:12    225s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1904.3M, totSessionCpu=0:03:45 **
[10/11 11:57:12    225s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:45.1/0:47:06.6 (0.1), mem = 2007.4M
[10/11 11:57:12    225s] Info: 1 threads available for lower-level modules during optimization.
[10/11 11:57:12    225s] GigaOpt running with 1 threads.
[10/11 11:57:12    225s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:45.1/0:47:06.6 (0.1), mem = 2007.4M
[10/11 11:57:12    225s] **INFO: User settings:
[10/11 11:57:12    225s] setExtractRCMode -engine                            preRoute
[10/11 11:57:12    225s] setUsefulSkewMode -maxAllowedDelay                  1
[10/11 11:57:12    225s] setUsefulSkewMode -noBoundary                       false
[10/11 11:57:12    225s] setDelayCalMode -enable_high_fanout                 true
[10/11 11:57:12    225s] setDelayCalMode -engine                             aae
[10/11 11:57:12    225s] setDelayCalMode -ignoreNetLoad                      false
[10/11 11:57:12    225s] setDelayCalMode -socv_accuracy_mode                 low
[10/11 11:57:12    225s] setOptMode -fixCap                                  true
[10/11 11:57:12    225s] setOptMode -fixFanoutLoad                           false
[10/11 11:57:12    225s] setOptMode -fixTran                                 true
[10/11 11:57:12    225s] setPlaceMode -place_design_floorplan_mode           false
[10/11 11:57:12    225s] setPlaceMode -place_detail_check_route              false
[10/11 11:57:12    225s] setPlaceMode -place_detail_preserve_routing         true
[10/11 11:57:12    225s] setPlaceMode -place_detail_remove_affected_routing  false
[10/11 11:57:12    225s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/11 11:57:12    225s] setPlaceMode -place_global_clock_gate_aware         true
[10/11 11:57:12    225s] setPlaceMode -place_global_cong_effort              auto
[10/11 11:57:12    225s] setPlaceMode -place_global_ignore_scan              true
[10/11 11:57:12    225s] setPlaceMode -place_global_ignore_spare             false
[10/11 11:57:12    225s] setPlaceMode -place_global_module_aware_spare       false
[10/11 11:57:12    225s] setPlaceMode -place_global_place_io_pins            true
[10/11 11:57:12    225s] setPlaceMode -place_global_reorder_scan             true
[10/11 11:57:12    225s] setPlaceMode -powerDriven                           false
[10/11 11:57:12    225s] setPlaceMode -timingDriven                          true
[10/11 11:57:12    225s] setAnalysisMode -analysisType                       bcwc
[10/11 11:57:12    225s] setAnalysisMode -checkType                          setup
[10/11 11:57:12    225s] setAnalysisMode -clkSrcPath                         true
[10/11 11:57:12    225s] setAnalysisMode -clockPropagation                   sdcControl
[10/11 11:57:12    225s] setAnalysisMode -skew                               true
[10/11 11:57:12    225s] setAnalysisMode -virtualIPO                         false
[10/11 11:57:12    225s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/11 11:57:12    225s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/11 11:57:12    225s] 
[10/11 11:57:12    225s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/11 11:57:12    225s] 
[10/11 11:57:12    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:12    225s] Summary for sequential cells identification: 
[10/11 11:57:12    225s]   Identified SBFF number: 112
[10/11 11:57:12    225s]   Identified MBFF number: 0
[10/11 11:57:12    225s]   Identified SB Latch number: 0
[10/11 11:57:12    225s]   Identified MB Latch number: 0
[10/11 11:57:12    225s]   Not identified SBFF number: 8
[10/11 11:57:12    225s]   Not identified MBFF number: 0
[10/11 11:57:12    225s]   Not identified SB Latch number: 0
[10/11 11:57:12    225s]   Not identified MB Latch number: 0
[10/11 11:57:12    225s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:12    225s]  Visiting view : setup
[10/11 11:57:12    225s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:12    225s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:12    225s]  Visiting view : hold
[10/11 11:57:12    225s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:12    225s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:12    225s] TLC MultiMap info (StdDelay):
[10/11 11:57:12    225s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:12    225s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:12    225s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:12    225s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:12    225s]  Setting StdDelay to: 35.9ps
[10/11 11:57:12    225s] 
[10/11 11:57:12    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:12    225s] Need call spDPlaceInit before registerPrioInstLoc.
[10/11 11:57:12    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2011.4M, EPOCH TIME: 1760164032.762064
[10/11 11:57:12    225s] Processing tracks to init pin-track alignment.
[10/11 11:57:12    225s] z: 2, totalTracks: 1
[10/11 11:57:12    225s] z: 4, totalTracks: 1
[10/11 11:57:12    225s] z: 6, totalTracks: 1
[10/11 11:57:12    225s] z: 8, totalTracks: 1
[10/11 11:57:12    225s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:12    225s] All LLGs are deleted
[10/11 11:57:12    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2011.4M, EPOCH TIME: 1760164032.763496
[10/11 11:57:12    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1760164032.763635
[10/11 11:57:12    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2011.4M, EPOCH TIME: 1760164032.763661
[10/11 11:57:12    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2011.4M, EPOCH TIME: 1760164032.763803
[10/11 11:57:12    225s] Max number of tech site patterns supported in site array is 256.
[10/11 11:57:12    225s] Core basic site is gsclib090site
[10/11 11:57:12    225s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2011.4M, EPOCH TIME: 1760164032.768856
[10/11 11:57:12    225s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:57:12    225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:57:12    225s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1760164032.768934
[10/11 11:57:12    225s] Fast DP-INIT is on for default
[10/11 11:57:12    225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:57:12    225s] Atter site array init, number of instance map data is 0.
[10/11 11:57:12    225s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2011.4M, EPOCH TIME: 1760164032.769623
[10/11 11:57:12    225s] 
[10/11 11:57:12    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:12    225s] OPERPROF:     Starting CMU at level 3, MEM:2011.4M, EPOCH TIME: 1760164032.769792
[10/11 11:57:12    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1760164032.769945
[10/11 11:57:12    225s] 
[10/11 11:57:12    225s] Bad Lib Cell Checking (CMU) is done! (0)
[10/11 11:57:12    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2011.4M, EPOCH TIME: 1760164032.769979
[10/11 11:57:12    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2011.4M, EPOCH TIME: 1760164032.769992
[10/11 11:57:12    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1760164032.770009
[10/11 11:57:12    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2011.4MB).
[10/11 11:57:12    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2011.4M, EPOCH TIME: 1760164032.770049
[10/11 11:57:12    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2011.4M, EPOCH TIME: 1760164032.770088
[10/11 11:57:12    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:12    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:12    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2007.4M, EPOCH TIME: 1760164032.770899
[10/11 11:57:12    225s] 
[10/11 11:57:12    225s] Creating Lib Analyzer ...
[10/11 11:57:12    225s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:12    225s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:12    225s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:12    225s] 
[10/11 11:57:13    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2029.4M
[10/11 11:57:13    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2029.4M
[10/11 11:57:13    225s] Creating Lib Analyzer, finished. 
[10/11 11:57:13    225s] Effort level <high> specified for reg2reg path_group
[10/11 11:57:13    225s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1913.5M, totSessionCpu=0:03:45 **
[10/11 11:57:13    225s] *** optDesign -postCTS ***
[10/11 11:57:13    225s] DRC Margin: user margin 0.0; extra margin 0.2
[10/11 11:57:13    225s] Hold Target Slack: user slack 0
[10/11 11:57:13    225s] Setup Target Slack: user slack 0; extra slack 0.0
[10/11 11:57:13    225s] setUsefulSkewMode -ecoRoute false
[10/11 11:57:13    225s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/11 11:57:13    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2031.4M, EPOCH TIME: 1760164033.212117
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:13    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2031.4M, EPOCH TIME: 1760164033.217831
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:13    225s] Deleting Lib Analyzer.
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:13    225s] Multi-VT timing optimization disabled based on library information.
[10/11 11:57:13    225s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:13    225s] Summary for sequential cells identification: 
[10/11 11:57:13    225s]   Identified SBFF number: 112
[10/11 11:57:13    225s]   Identified MBFF number: 0
[10/11 11:57:13    225s]   Identified SB Latch number: 0
[10/11 11:57:13    225s]   Identified MB Latch number: 0
[10/11 11:57:13    225s]   Not identified SBFF number: 8
[10/11 11:57:13    225s]   Not identified MBFF number: 0
[10/11 11:57:13    225s]   Not identified SB Latch number: 0
[10/11 11:57:13    225s]   Not identified MB Latch number: 0
[10/11 11:57:13    225s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:13    225s]  Visiting view : setup
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:13    225s]  Visiting view : hold
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:13    225s] TLC MultiMap info (StdDelay):
[10/11 11:57:13    225s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:13    225s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:13    225s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:13    225s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:13    225s]  Setting StdDelay to: 35.9ps
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:13    225s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2031.4M, EPOCH TIME: 1760164033.246203
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] All LLGs are deleted
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2031.4M, EPOCH TIME: 1760164033.246250
[10/11 11:57:13    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2031.4M, EPOCH TIME: 1760164033.246267
[10/11 11:57:13    225s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2023.4M, EPOCH TIME: 1760164033.246499
[10/11 11:57:13    225s] Start to check current routing status for nets...
[10/11 11:57:13    225s] All nets are already routed correctly.
[10/11 11:57:13    225s] End to check current routing status for nets (mem=2023.4M)
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] Creating Lib Analyzer ...
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:13    225s] Summary for sequential cells identification: 
[10/11 11:57:13    225s]   Identified SBFF number: 112
[10/11 11:57:13    225s]   Identified MBFF number: 0
[10/11 11:57:13    225s]   Identified SB Latch number: 0
[10/11 11:57:13    225s]   Identified MB Latch number: 0
[10/11 11:57:13    225s]   Not identified SBFF number: 8
[10/11 11:57:13    225s]   Not identified MBFF number: 0
[10/11 11:57:13    225s]   Not identified SB Latch number: 0
[10/11 11:57:13    225s]   Not identified MB Latch number: 0
[10/11 11:57:13    225s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:13    225s]  Visiting view : setup
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:13    225s]  Visiting view : hold
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:13    225s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:13    225s] TLC MultiMap info (StdDelay):
[10/11 11:57:13    225s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:13    225s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:13    225s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:13    225s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:13    225s]  Setting StdDelay to: 35.9ps
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:13    225s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:13    225s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:13    225s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:46 mem=2031.4M
[10/11 11:57:13    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:46 mem=2031.4M
[10/11 11:57:13    225s] Creating Lib Analyzer, finished. 
[10/11 11:57:13    225s] ### Creating TopoMgr, started
[10/11 11:57:13    225s] ### Creating TopoMgr, finished
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] Footprint cell information for fastestBufInv on Top Layers
[10/11 11:57:13    225s] *info: There are 16 candidate Buffer cells
[10/11 11:57:13    225s] *info: There are 19 candidate Inverter cells
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s] #optDebug: Start CG creation (mem=2060.0M)
[10/11 11:57:13    225s]  ...initializing CG  maxDriveDist 306.771000 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.677000 
[10/11 11:57:13    225s] (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgPrt (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgEgp (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgPbk (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgNrb(cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgObs (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgCon (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s]  ...processing cgPdm (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2158.9M)
[10/11 11:57:13    225s] Compute RC Scale Done ...
[10/11 11:57:13    225s] All LLGs are deleted
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.4M, EPOCH TIME: 1760164033.622841
[10/11 11:57:13    225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1760164033.622999
[10/11 11:57:13    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2149.4M, EPOCH TIME: 1760164033.623040
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2149.4M, EPOCH TIME: 1760164033.623144
[10/11 11:57:13    225s] Max number of tech site patterns supported in site array is 256.
[10/11 11:57:13    225s] Core basic site is gsclib090site
[10/11 11:57:13    225s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2149.4M, EPOCH TIME: 1760164033.628306
[10/11 11:57:13    225s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:57:13    225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:57:13    225s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1760164033.628371
[10/11 11:57:13    225s] Fast DP-INIT is on for default
[10/11 11:57:13    225s] Atter site array init, number of instance map data is 0.
[10/11 11:57:13    225s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2149.4M, EPOCH TIME: 1760164033.629030
[10/11 11:57:13    225s] 
[10/11 11:57:13    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:13    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2149.4M, EPOCH TIME: 1760164033.629222
[10/11 11:57:13    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:13    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    225s] Starting delay calculation for Setup views
[10/11 11:57:13    225s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:13    225s] #################################################################################
[10/11 11:57:13    225s] # Design Stage: PreRoute
[10/11 11:57:13    225s] # Design Name: counter
[10/11 11:57:13    225s] # Design Mode: 90nm
[10/11 11:57:13    225s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:13    225s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:13    225s] # Signoff Settings: SI Off 
[10/11 11:57:13    225s] #################################################################################
[10/11 11:57:13    225s] Calculate delays in BcWc mode...
[10/11 11:57:13    225s] Topological Sorting (REAL = 0:00:00.0, MEM = 2137.9M, InitMEM = 2137.9M)
[10/11 11:57:13    225s] Start delay calculation (fullDC) (1 T). (MEM=2137.89)
[10/11 11:57:13    225s] End AAE Lib Interpolated Model. (MEM=2149.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    225s] Total number of fetched objects 23
[10/11 11:57:13    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:13    225s] End delay calculation. (MEM=2152.49 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:13    225s] End delay calculation (fullDC). (MEM=2152.49 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:13    225s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2152.5M) ***
[10/11 11:57:13    226s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:46 mem=2152.5M)
[10/11 11:57:13    226s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.900  |  8.900  |  9.482  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.8M, EPOCH TIME: 1760164033.732411
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:13    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2167.8M, EPOCH TIME: 1760164033.738397
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] Density: 76.667%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2001.2M, totSessionCpu=0:03:46 **
[10/11 11:57:13    226s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:03:46.0/0:47:07.6 (0.1), mem = 2118.8M
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] =============================================================================================
[10/11 11:57:13    226s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[10/11 11:57:13    226s] =============================================================================================
[10/11 11:57:13    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:13    226s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ CellServerInit         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[10/11 11:57:13    226s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  69.7 % )     0:00:00.7 /  0:00:00.6    0.9
[10/11 11:57:13    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:13    226s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ TimingUpdate           ]      2   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:13    226s] [ FullDelayCalc          ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:13    226s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ MISC                   ]          0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] ** INFO : this run is activating low effort ccoptDesign flow
[10/11 11:57:13    226s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:13    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2118.8M
[10/11 11:57:13    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.8M, EPOCH TIME: 1760164033.741626
[10/11 11:57:13    226s] Processing tracks to init pin-track alignment.
[10/11 11:57:13    226s] z: 2, totalTracks: 1
[10/11 11:57:13    226s] z: 4, totalTracks: 1
[10/11 11:57:13    226s] z: 6, totalTracks: 1
[10/11 11:57:13    226s] z: 8, totalTracks: 1
[10/11 11:57:13    226s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:13    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.8M, EPOCH TIME: 1760164033.742899
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:13    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2118.8M, EPOCH TIME: 1760164033.748576
[10/11 11:57:13    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.8M, EPOCH TIME: 1760164033.748598
[10/11 11:57:13    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.8M, EPOCH TIME: 1760164033.748618
[10/11 11:57:13    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.8MB).
[10/11 11:57:13    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2118.8M, EPOCH TIME: 1760164033.748646
[10/11 11:57:13    226s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:13    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2118.8M
[10/11 11:57:13    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2118.8M, EPOCH TIME: 1760164033.748702
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2118.8M, EPOCH TIME: 1760164033.749414
[10/11 11:57:13    226s] TotalInstCnt at PhyDesignMc Destruction: 20
[10/11 11:57:13    226s] OPTC: m1 20.0 20.0
[10/11 11:57:13    226s] #optDebug: fT-E <X 2 0 0 1>
[10/11 11:57:13    226s] -congRepairInPostCTS false                 # bool, default=false, private
[10/11 11:57:13    226s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 71.8
[10/11 11:57:13    226s] Begin: GigaOpt Route Type Constraints Refinement
[10/11 11:57:13    226s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:46.0/0:47:07.6 (0.1), mem = 2118.8M
[10/11 11:57:13    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.1
[10/11 11:57:13    226s] ### Creating RouteCongInterface, started
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] #optDebug: {0, 1.000}
[10/11 11:57:13    226s] ### Creating RouteCongInterface, finished
[10/11 11:57:13    226s] Updated routing constraints on 0 nets.
[10/11 11:57:13    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.1
[10/11 11:57:13    226s] Bottom Preferred Layer:
[10/11 11:57:13    226s]     None
[10/11 11:57:13    226s] Via Pillar Rule:
[10/11 11:57:13    226s]     None
[10/11 11:57:13    226s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:46.0/0:47:07.6 (0.1), mem = 2118.8M
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] =============================================================================================
[10/11 11:57:13    226s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[10/11 11:57:13    226s] =============================================================================================
[10/11 11:57:13    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] End: GigaOpt Route Type Constraints Refinement
[10/11 11:57:13    226s] *** Starting optimizing excluded clock nets MEM= 2118.8M) ***
[10/11 11:57:13    226s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2118.8M) ***
[10/11 11:57:13    226s] *** Starting optimizing excluded clock nets MEM= 2118.8M) ***
[10/11 11:57:13    226s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2118.8M) ***
[10/11 11:57:13    226s] Info: Done creating the CCOpt slew target map.
[10/11 11:57:13    226s] Begin: GigaOpt high fanout net optimization
[10/11 11:57:13    226s] GigaOpt HFN: use maxLocalDensity 1.2
[10/11 11:57:13    226s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/11 11:57:13    226s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:46.0/0:47:07.6 (0.1), mem = 2118.8M
[10/11 11:57:13    226s] Info: 1 clock net  excluded from IPO operation.
[10/11 11:57:13    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.2
[10/11 11:57:13    226s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:13    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2118.8M
[10/11 11:57:13    226s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/11 11:57:13    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.8M, EPOCH TIME: 1760164033.762096
[10/11 11:57:13    226s] Processing tracks to init pin-track alignment.
[10/11 11:57:13    226s] z: 2, totalTracks: 1
[10/11 11:57:13    226s] z: 4, totalTracks: 1
[10/11 11:57:13    226s] z: 6, totalTracks: 1
[10/11 11:57:13    226s] z: 8, totalTracks: 1
[10/11 11:57:13    226s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:13    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.8M, EPOCH TIME: 1760164033.763313
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:13    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2118.8M, EPOCH TIME: 1760164033.768813
[10/11 11:57:13    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.8M, EPOCH TIME: 1760164033.768835
[10/11 11:57:13    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.8M, EPOCH TIME: 1760164033.768849
[10/11 11:57:13    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.8MB).
[10/11 11:57:13    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2118.8M, EPOCH TIME: 1760164033.768873
[10/11 11:57:13    226s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:13    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2118.8M
[10/11 11:57:13    226s] ### Creating RouteCongInterface, started
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] #optDebug: {0, 1.000}
[10/11 11:57:13    226s] ### Creating RouteCongInterface, finished
[10/11 11:57:13    226s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2118.8M
[10/11 11:57:13    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2118.8M
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:13    226s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/11 11:57:13    226s] Total-nets :: 23, Stn-nets :: 0, ratio :: 0 %, Total-len 267.18, Stn-len 0
[10/11 11:57:13    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.9M, EPOCH TIME: 1760164033.870758
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2116.9M, EPOCH TIME: 1760164033.871744
[10/11 11:57:13    226s] TotalInstCnt at PhyDesignMc Destruction: 20
[10/11 11:57:13    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.2
[10/11 11:57:13    226s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:46.1/0:47:07.7 (0.1), mem = 2116.9M
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] =============================================================================================
[10/11 11:57:13    226s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[10/11 11:57:13    226s] =============================================================================================
[10/11 11:57:13    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:13    226s] [ MISC                   ]          0:00:00.1  (  93.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:13    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/11 11:57:13    226s] End: GigaOpt high fanout net optimization
[10/11 11:57:13    226s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/11 11:57:13    226s] Deleting Lib Analyzer.
[10/11 11:57:13    226s] Begin: GigaOpt Global Optimization
[10/11 11:57:13    226s] *info: use new DP (enabled)
[10/11 11:57:13    226s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/11 11:57:13    226s] Info: 1 clock net  excluded from IPO operation.
[10/11 11:57:13    226s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:46.2/0:47:07.8 (0.1), mem = 2132.9M
[10/11 11:57:13    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.3
[10/11 11:57:13    226s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:13    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2132.9M
[10/11 11:57:13    226s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/11 11:57:13    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2132.9M, EPOCH TIME: 1760164033.893567
[10/11 11:57:13    226s] Processing tracks to init pin-track alignment.
[10/11 11:57:13    226s] z: 2, totalTracks: 1
[10/11 11:57:13    226s] z: 4, totalTracks: 1
[10/11 11:57:13    226s] z: 6, totalTracks: 1
[10/11 11:57:13    226s] z: 8, totalTracks: 1
[10/11 11:57:13    226s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:13    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2132.9M, EPOCH TIME: 1760164033.894921
[10/11 11:57:13    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:13    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2132.9M, EPOCH TIME: 1760164033.900663
[10/11 11:57:13    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2132.9M, EPOCH TIME: 1760164033.900684
[10/11 11:57:13    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2132.9M, EPOCH TIME: 1760164033.900697
[10/11 11:57:13    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.9MB).
[10/11 11:57:13    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2132.9M, EPOCH TIME: 1760164033.900722
[10/11 11:57:13    226s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:13    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2132.9M
[10/11 11:57:13    226s] ### Creating RouteCongInterface, started
[10/11 11:57:13    226s] 
[10/11 11:57:13    226s] Creating Lib Analyzer ...
[10/11 11:57:13    226s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:13    226s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:13    226s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:13    226s] 
[10/11 11:57:14    226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:46 mem=2132.9M
[10/11 11:57:14    226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:46 mem=2132.9M
[10/11 11:57:14    226s] Creating Lib Analyzer, finished. 
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] #optDebug: {0, 1.000}
[10/11 11:57:14    226s] ### Creating RouteCongInterface, finished
[10/11 11:57:14    226s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2132.9M
[10/11 11:57:14    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2132.9M
[10/11 11:57:14    226s] *info: 1 clock net excluded
[10/11 11:57:14    226s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2191.1M, EPOCH TIME: 1760164034.339823
[10/11 11:57:14    226s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2191.1M, EPOCH TIME: 1760164034.339865
[10/11 11:57:14    226s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/11 11:57:14    226s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[10/11 11:57:14    226s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[10/11 11:57:14    226s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[10/11 11:57:14    226s] |   0.000|   0.000|   76.67%|   0:00:00.0| 2191.1M|     setup|       NA| NA              |
[10/11 11:57:14    226s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2191.1M) ***
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2191.1M) ***
[10/11 11:57:14    226s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/11 11:57:14    226s] Total-nets :: 23, Stn-nets :: 0, ratio :: 0 %, Total-len 267.18, Stn-len 0
[10/11 11:57:14    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2172.1M, EPOCH TIME: 1760164034.396522
[10/11 11:57:14    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35).
[10/11 11:57:14    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2132.1M, EPOCH TIME: 1760164034.397675
[10/11 11:57:14    226s] TotalInstCnt at PhyDesignMc Destruction: 20
[10/11 11:57:14    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.3
[10/11 11:57:14    226s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:46.7/0:47:08.3 (0.1), mem = 2132.1M
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] =============================================================================================
[10/11 11:57:14    226s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[10/11 11:57:14    226s] =============================================================================================
[10/11 11:57:14    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:14    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:14    226s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    226s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  62.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/11 11:57:14    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    226s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[10/11 11:57:14    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    226s] [ TransformInit          ]      1   0:00:00.1  (  20.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:14    226s] [ MISC                   ]          0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:57:14    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:14    226s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/11 11:57:14    226s] ---------------------------------------------------------------------------------------------
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] End: GigaOpt Global Optimization
[10/11 11:57:14    226s] *** Timing Is met
[10/11 11:57:14    226s] *** Check timing (0:00:00.0)
[10/11 11:57:14    226s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/11 11:57:14    226s] Deleting Lib Analyzer.
[10/11 11:57:14    226s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[10/11 11:57:14    226s] Info: 1 clock net  excluded from IPO operation.
[10/11 11:57:14    226s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2132.1M
[10/11 11:57:14    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2132.1M
[10/11 11:57:14    226s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/11 11:57:14    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2132.1M, EPOCH TIME: 1760164034.403096
[10/11 11:57:14    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2132.1M, EPOCH TIME: 1760164034.408889
[10/11 11:57:14    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:14    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] Active setup views:
[10/11 11:57:14    226s]  setup
[10/11 11:57:14    226s]   Dominating endpoints: 0
[10/11 11:57:14    226s]   Dominating TNS: -0.000
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] **INFO: Flow update: Design timing is met.
[10/11 11:57:14    226s] **INFO: Flow update: Design timing is met.
[10/11 11:57:14    226s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/11 11:57:14    226s] Info: 1 clock net  excluded from IPO operation.
[10/11 11:57:14    226s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2130.2M
[10/11 11:57:14    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2130.2M
[10/11 11:57:14    226s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:14    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:47 mem=2187.5M
[10/11 11:57:14    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2187.5M, EPOCH TIME: 1760164034.435800
[10/11 11:57:14    226s] Processing tracks to init pin-track alignment.
[10/11 11:57:14    226s] z: 2, totalTracks: 1
[10/11 11:57:14    226s] z: 4, totalTracks: 1
[10/11 11:57:14    226s] z: 6, totalTracks: 1
[10/11 11:57:14    226s] z: 8, totalTracks: 1
[10/11 11:57:14    226s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:14    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2187.5M, EPOCH TIME: 1760164034.437203
[10/11 11:57:14    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:14    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2187.5M, EPOCH TIME: 1760164034.442806
[10/11 11:57:14    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2187.5M, EPOCH TIME: 1760164034.442827
[10/11 11:57:14    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2187.5M, EPOCH TIME: 1760164034.442846
[10/11 11:57:14    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2187.5MB).
[10/11 11:57:14    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2187.5M, EPOCH TIME: 1760164034.442872
[10/11 11:57:14    226s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:14    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=2187.5M
[10/11 11:57:14    226s] Begin: Area Reclaim Optimization
[10/11 11:57:14    226s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:46.7/0:47:08.3 (0.1), mem = 2187.5M
[10/11 11:57:14    226s] 
[10/11 11:57:14    226s] Creating Lib Analyzer ...
[10/11 11:57:14    226s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:14    226s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:14    226s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:14    226s] 
[10/11 11:57:14    227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=2191.5M
[10/11 11:57:14    227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=2191.5M
[10/11 11:57:14    227s] Creating Lib Analyzer, finished. 
[10/11 11:57:14    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.4
[10/11 11:57:14    227s] ### Creating RouteCongInterface, started
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] #optDebug: {0, 1.000}
[10/11 11:57:14    227s] ### Creating RouteCongInterface, finished
[10/11 11:57:14    227s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2191.5M
[10/11 11:57:14    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2191.5M
[10/11 11:57:14    227s] Usable buffer cells for single buffer setup transform:
[10/11 11:57:14    227s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[10/11 11:57:14    227s] Number of usable buffer cells above: 16
[10/11 11:57:14    227s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2191.5M, EPOCH TIME: 1760164034.836239
[10/11 11:57:14    227s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2191.5M, EPOCH TIME: 1760164034.836274
[10/11 11:57:14    227s] Reclaim Optimization WNS Slack 0.072  TNS Slack 0.000 Density 76.67
[10/11 11:57:14    227s] +---------+---------+--------+--------+------------+--------+
[10/11 11:57:14    227s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/11 11:57:14    227s] +---------+---------+--------+--------+------------+--------+
[10/11 11:57:14    227s] |   76.67%|        -|   0.072|   0.000|   0:00:00.0| 2191.5M|
[10/11 11:57:14    227s] |   76.67%|        0|   0.072|   0.000|   0:00:00.0| 2192.5M|
[10/11 11:57:14    227s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[10/11 11:57:14    227s] |   76.67%|        0|   0.072|   0.000|   0:00:00.0| 2192.5M|
[10/11 11:57:14    227s] |   76.67%|        0|   0.072|   0.000|   0:00:00.0| 2192.5M|
[10/11 11:57:14    227s] |   76.67%|        0|   0.072|   0.000|   0:00:00.0| 2192.5M|
[10/11 11:57:14    227s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[10/11 11:57:14    227s] #optDebug: RTR_SNLTF <10.0000 2.6100> <26.1000> 
[10/11 11:57:14    227s] |   76.67%|        0|   0.072|   0.000|   0:00:00.0| 2192.5M|
[10/11 11:57:14    227s] +---------+---------+--------+--------+------------+--------+
[10/11 11:57:14    227s] Reclaim Optimization End WNS Slack 0.072  TNS Slack 0.000 Density 76.67
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/11 11:57:14    227s] --------------------------------------------------------------
[10/11 11:57:14    227s] |                                   | Total     | Sequential |
[10/11 11:57:14    227s] --------------------------------------------------------------
[10/11 11:57:14    227s] | Num insts resized                 |       0  |       0    |
[10/11 11:57:14    227s] | Num insts undone                  |       0  |       0    |
[10/11 11:57:14    227s] | Num insts Downsized               |       0  |       0    |
[10/11 11:57:14    227s] | Num insts Samesized               |       0  |       0    |
[10/11 11:57:14    227s] | Num insts Upsized                 |       0  |       0    |
[10/11 11:57:14    227s] | Num multiple commits+uncommits    |       0  |       -    |
[10/11 11:57:14    227s] --------------------------------------------------------------
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/11 11:57:14    227s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[10/11 11:57:14    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2192.5M, EPOCH TIME: 1760164034.841324
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2192.5M, EPOCH TIME: 1760164034.842324
[10/11 11:57:14    227s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2192.5M, EPOCH TIME: 1760164034.842676
[10/11 11:57:14    227s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2192.5M, EPOCH TIME: 1760164034.842705
[10/11 11:57:14    227s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2192.5M, EPOCH TIME: 1760164034.843949
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    227s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2192.5M, EPOCH TIME: 1760164034.849814
[10/11 11:57:14    227s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2192.5M, EPOCH TIME: 1760164034.849839
[10/11 11:57:14    227s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2192.5M, EPOCH TIME: 1760164034.849853
[10/11 11:57:14    227s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2192.5M, EPOCH TIME: 1760164034.849867
[10/11 11:57:14    227s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2192.5M, EPOCH TIME: 1760164034.849894
[10/11 11:57:14    227s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2192.5M, EPOCH TIME: 1760164034.849913
[10/11 11:57:14    227s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:2192.5M, EPOCH TIME: 1760164034.849922
[10/11 11:57:14    227s] TDRefine: refinePlace mode is spiral
[10/11 11:57:14    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7264.2
[10/11 11:57:14    227s] OPERPROF: Starting RefinePlace at level 1, MEM:2192.5M, EPOCH TIME: 1760164034.849944
[10/11 11:57:14    227s] *** Starting refinePlace (0:03:47 mem=2192.5M) ***
[10/11 11:57:14    227s] Total net bbox length = 2.499e+02 (1.220e+02 1.279e+02) (ext = 7.352e+01)
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/11 11:57:14    227s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/11 11:57:14    227s] Type 'man IMPSP-5140' for more detail.
[10/11 11:57:14    227s] **WARN: (IMPSP-315):	Found 35 instances insts with no PG Term connections.
[10/11 11:57:14    227s] Type 'man IMPSP-315' for more detail.
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2192.5M, EPOCH TIME: 1760164034.851211
[10/11 11:57:14    227s] Starting refinePlace ...
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] One DDP V2 for no tweak run.
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/11 11:57:14    227s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/11 11:57:14    227s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:57:14    227s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:57:14    227s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2192.5MB) @(0:03:47 - 0:03:47).
[10/11 11:57:14    227s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/11 11:57:14    227s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2192.5MB
[10/11 11:57:14    227s] Statistics of distance of Instance movement in refine placement:
[10/11 11:57:14    227s]   maximum (X+Y) =         0.00 um
[10/11 11:57:14    227s]   mean    (X+Y) =         0.00 um
[10/11 11:57:14    227s] Summary Report:
[10/11 11:57:14    227s] Instances move: 0 (out of 20 movable)
[10/11 11:57:14    227s] Instances flipped: 0
[10/11 11:57:14    227s] Mean displacement: 0.00 um
[10/11 11:57:14    227s] Max displacement: 0.00 um 
[10/11 11:57:14    227s] Total instances moved : 0
[10/11 11:57:14    227s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:2192.5M, EPOCH TIME: 1760164034.852550
[10/11 11:57:14    227s] Total net bbox length = 2.499e+02 (1.220e+02 1.279e+02) (ext = 7.352e+01)
[10/11 11:57:14    227s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2192.5MB
[10/11 11:57:14    227s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2192.5MB) @(0:03:47 - 0:03:47).
[10/11 11:57:14    227s] *** Finished refinePlace (0:03:47 mem=2192.5M) ***
[10/11 11:57:14    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7264.2
[10/11 11:57:14    227s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:2192.5M, EPOCH TIME: 1760164034.852630
[10/11 11:57:14    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2192.5M, EPOCH TIME: 1760164034.852681
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2192.5M, EPOCH TIME: 1760164034.853443
[10/11 11:57:14    227s] *** maximum move = 0.00 um ***
[10/11 11:57:14    227s] *** Finished re-routing un-routed nets (2192.5M) ***
[10/11 11:57:14    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2192.5M, EPOCH TIME: 1760164034.853855
[10/11 11:57:14    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2192.5M, EPOCH TIME: 1760164034.854972
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2192.5M, EPOCH TIME: 1760164034.860467
[10/11 11:57:14    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2192.5M, EPOCH TIME: 1760164034.860488
[10/11 11:57:14    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2192.5M, EPOCH TIME: 1760164034.860502
[10/11 11:57:14    227s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2192.5M, EPOCH TIME: 1760164034.860514
[10/11 11:57:14    227s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2192.5M, EPOCH TIME: 1760164034.860537
[10/11 11:57:14    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2192.5M, EPOCH TIME: 1760164034.860556
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2192.5M) ***
[10/11 11:57:14    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.4
[10/11 11:57:14    227s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:03:47.1/0:47:08.7 (0.1), mem = 2192.5M
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] =============================================================================================
[10/11 11:57:14    227s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[10/11 11:57:14    227s] =============================================================================================
[10/11 11:57:14    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:14    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:14    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  74.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/11 11:57:14    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ OptEval                ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ OptCommit              ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ RefinePlace            ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:14    227s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:14    227s] [ MISC                   ]          0:00:00.1  (  20.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:57:14    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:14    227s]  AreaOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/11 11:57:14    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.4M, EPOCH TIME: 1760164034.861327
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.862106
[10/11 11:57:14    227s] TotalInstCnt at PhyDesignMc Destruction: 20
[10/11 11:57:14    227s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2135.39M, totSessionCpu=0:03:47).
[10/11 11:57:14    227s] postCtsLateCongRepair #1 0
[10/11 11:57:14    227s] postCtsLateCongRepair #1 0
[10/11 11:57:14    227s] postCtsLateCongRepair #1 0
[10/11 11:57:14    227s] postCtsLateCongRepair #1 0
[10/11 11:57:14    227s] Starting local wire reclaim
[10/11 11:57:14    227s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2135.4M, EPOCH TIME: 1760164034.877966
[10/11 11:57:14    227s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2135.4M, EPOCH TIME: 1760164034.878030
[10/11 11:57:14    227s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2135.4M, EPOCH TIME: 1760164034.878051
[10/11 11:57:14    227s] Processing tracks to init pin-track alignment.
[10/11 11:57:14    227s] z: 2, totalTracks: 1
[10/11 11:57:14    227s] z: 4, totalTracks: 1
[10/11 11:57:14    227s] z: 6, totalTracks: 1
[10/11 11:57:14    227s] z: 8, totalTracks: 1
[10/11 11:57:14    227s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:14    227s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2135.4M, EPOCH TIME: 1760164034.879218
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:14    227s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2135.4M, EPOCH TIME: 1760164034.884836
[10/11 11:57:14    227s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2135.4M, EPOCH TIME: 1760164034.884857
[10/11 11:57:14    227s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1760164034.884870
[10/11 11:57:14    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2135.4MB).
[10/11 11:57:14    227s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2135.4M, EPOCH TIME: 1760164034.884895
[10/11 11:57:14    227s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2135.4M, EPOCH TIME: 1760164034.884905
[10/11 11:57:14    227s] TDRefine: refinePlace mode is spiral
[10/11 11:57:14    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7264.3
[10/11 11:57:14    227s] OPERPROF:   Starting RefinePlace at level 2, MEM:2135.4M, EPOCH TIME: 1760164034.884922
[10/11 11:57:14    227s] *** Starting refinePlace (0:03:47 mem=2135.4M) ***
[10/11 11:57:14    227s] Total net bbox length = 2.499e+02 (1.220e+02 1.279e+02) (ext = 7.352e+01)
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:14    227s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/11 11:57:14    227s] Type 'man IMPSP-5140' for more detail.
[10/11 11:57:14    227s] **WARN: (IMPSP-315):	Found 35 instances insts with no PG Term connections.
[10/11 11:57:14    227s] Type 'man IMPSP-315' for more detail.
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2135.4M, EPOCH TIME: 1760164034.886124
[10/11 11:57:14    227s] Starting refinePlace ...
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] One DDP V2 for no tweak run.
[10/11 11:57:14    227s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2135.4M, EPOCH TIME: 1760164034.886555
[10/11 11:57:14    227s] OPERPROF:         Starting spMPad at level 5, MEM:2135.4M, EPOCH TIME: 1760164034.886625
[10/11 11:57:14    227s] OPERPROF:           Starting spContextMPad at level 6, MEM:2135.4M, EPOCH TIME: 1760164034.886638
[10/11 11:57:14    227s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1760164034.886647
[10/11 11:57:14    227s] MP Top (20): mp=1.050. U=0.767.
[10/11 11:57:14    227s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1760164034.886671
[10/11 11:57:14    227s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2135.4M, EPOCH TIME: 1760164034.886684
[10/11 11:57:14    227s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2135.4M, EPOCH TIME: 1760164034.886693
[10/11 11:57:14    227s] OPERPROF:             Starting InitSKP at level 7, MEM:2135.4M, EPOCH TIME: 1760164034.886784
[10/11 11:57:14    227s] no activity file in design. spp won't run.
[10/11 11:57:14    227s] no activity file in design. spp won't run.
[10/11 11:57:14    227s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[10/11 11:57:14    227s] OPERPROF:             Finished InitSKP at level 7, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.887890
[10/11 11:57:14    227s] Timing cost in AAE based: 0.8788690727596986
[10/11 11:57:14    227s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.888025
[10/11 11:57:14    227s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.888039
[10/11 11:57:14    227s] SKP cleared!
[10/11 11:57:14    227s] AAE Timing clean up.
[10/11 11:57:14    227s] Tweakage: fix icg 1, fix clk 0.
[10/11 11:57:14    227s] Tweakage: density cost 1, scale 0.4.
[10/11 11:57:14    227s] Tweakage: activity cost 0, scale 1.0.
[10/11 11:57:14    227s] Tweakage: timing cost on, scale 1.0.
[10/11 11:57:14    227s] OPERPROF:         Starting CoreOperation at level 5, MEM:2135.4M, EPOCH TIME: 1760164034.888133
[10/11 11:57:14    227s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2135.4M, EPOCH TIME: 1760164034.888159
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 1 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 1 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage swap 0 pairs.
[10/11 11:57:14    227s] Tweakage move 0 insts.
[10/11 11:57:14    227s] Tweakage move 0 insts.
[10/11 11:57:14    227s] Tweakage move 0 insts.
[10/11 11:57:14    227s] Tweakage move 3 insts.
[10/11 11:57:14    227s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.888834
[10/11 11:57:14    227s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.888852
[10/11 11:57:14    227s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.002, REAL:0.002, MEM:2135.4M, EPOCH TIME: 1760164034.888867
[10/11 11:57:14    227s] Move report: Congestion aware Tweak moves 3 insts, mean move: 1.45 um, max move: 3.19 um 
[10/11 11:57:14    227s] 	Max move on inst (g301__5107): (13.92, 13.34) --> (10.73, 13.34)
[10/11 11:57:14    227s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2135.4mb) @(0:03:47 - 0:03:47).
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/11 11:57:14    227s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/11 11:57:14    227s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:57:14    227s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:57:14    227s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2135.4MB) @(0:03:47 - 0:03:47).
[10/11 11:57:14    227s] Move report: Detail placement moves 3 insts, mean move: 1.45 um, max move: 3.19 um 
[10/11 11:57:14    227s] 	Max move on inst (g301__5107): (13.92, 13.34) --> (10.73, 13.34)
[10/11 11:57:14    227s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2135.4MB
[10/11 11:57:14    227s] Statistics of distance of Instance movement in refine placement:
[10/11 11:57:14    227s]   maximum (X+Y) =         3.19 um
[10/11 11:57:14    227s]   inst (g301__5107) with max move: (13.92, 13.34) -> (10.73, 13.34)
[10/11 11:57:14    227s]   mean    (X+Y) =         1.45 um
[10/11 11:57:14    227s] Summary Report:
[10/11 11:57:14    227s] Instances move: 3 (out of 20 movable)
[10/11 11:57:14    227s] Instances flipped: 0
[10/11 11:57:14    227s] Mean displacement: 1.45 um
[10/11 11:57:14    227s] Max displacement: 3.19 um (Instance: g301__5107) (13.92, 13.34) -> (10.73, 13.34)
[10/11 11:57:14    227s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AO22X1
[10/11 11:57:14    227s] Total instances moved : 3
[10/11 11:57:14    227s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.004, REAL:0.003, MEM:2135.4M, EPOCH TIME: 1760164034.889613
[10/11 11:57:14    227s] Total net bbox length = 2.511e+02 (1.232e+02 1.279e+02) (ext = 7.178e+01)
[10/11 11:57:14    227s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2135.4MB
[10/11 11:57:14    227s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2135.4MB) @(0:03:47 - 0:03:47).
[10/11 11:57:14    227s] *** Finished refinePlace (0:03:47 mem=2135.4M) ***
[10/11 11:57:14    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7264.3
[10/11 11:57:14    227s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.005, REAL:0.005, MEM:2135.4M, EPOCH TIME: 1760164034.889687
[10/11 11:57:14    227s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2135.4M, EPOCH TIME: 1760164034.889698
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1760164034.890457
[10/11 11:57:14    227s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.013, REAL:0.013, MEM:2135.4M, EPOCH TIME: 1760164034.890478
[10/11 11:57:14    227s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:14    227s] #################################################################################
[10/11 11:57:14    227s] # Design Stage: PreRoute
[10/11 11:57:14    227s] # Design Name: counter
[10/11 11:57:14    227s] # Design Mode: 90nm
[10/11 11:57:14    227s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:14    227s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:14    227s] # Signoff Settings: SI Off 
[10/11 11:57:14    227s] #################################################################################
[10/11 11:57:14    227s] Calculate delays in BcWc mode...
[10/11 11:57:14    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 2123.9M, InitMEM = 2123.9M)
[10/11 11:57:14    227s] Start delay calculation (fullDC) (1 T). (MEM=2123.88)
[10/11 11:57:14    227s] End AAE Lib Interpolated Model. (MEM=2135.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:14    227s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[10/11 11:57:14    227s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:57:14    227s] Total number of fetched objects 23
[10/11 11:57:14    227s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:14    227s] End delay calculation. (MEM=2143.82 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:14    227s] End delay calculation (fullDC). (MEM=2143.82 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:14    227s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2143.8M) ***
[10/11 11:57:14    227s] eGR doReRoute: optGuide
[10/11 11:57:14    227s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2143.8M, EPOCH TIME: 1760164034.970882
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] All LLGs are deleted
[10/11 11:57:14    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:14    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2143.8M, EPOCH TIME: 1760164034.970920
[10/11 11:57:14    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2143.8M, EPOCH TIME: 1760164034.970938
[10/11 11:57:14    227s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2098.8M, EPOCH TIME: 1760164034.971073
[10/11 11:57:14    227s] {MMLU 0 0 23}
[10/11 11:57:14    227s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2098.8M
[10/11 11:57:14    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2098.8M
[10/11 11:57:14    227s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2098.82 MB )
[10/11 11:57:14    227s] (I)      ==================== Layers =====================
[10/11 11:57:14    227s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:14    227s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/11 11:57:14    227s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:14    227s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[10/11 11:57:14    227s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[10/11 11:57:14    227s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:14    227s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[10/11 11:57:14    227s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[10/11 11:57:14    227s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[10/11 11:57:14    227s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[10/11 11:57:14    227s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[10/11 11:57:14    227s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[10/11 11:57:14    227s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[10/11 11:57:14    227s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[10/11 11:57:14    227s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[10/11 11:57:14    227s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:14    227s] (I)      Started Import and model ( Curr Mem: 2098.82 MB )
[10/11 11:57:14    227s] (I)      Default pattern map key = counter_default.
[10/11 11:57:14    227s] (I)      == Non-default Options ==
[10/11 11:57:14    227s] (I)      Maximum routing layer                              : 9
[10/11 11:57:14    227s] (I)      Number of threads                                  : 1
[10/11 11:57:14    227s] (I)      Method to set GCell size                           : row
[10/11 11:57:14    227s] (I)      Counted 160 PG shapes. We will not process PG shapes layer by layer.
[10/11 11:57:14    227s] (I)      Use row-based GCell size
[10/11 11:57:14    227s] (I)      Use row-based GCell align
[10/11 11:57:14    227s] (I)      layer 0 area = 280000
[10/11 11:57:14    227s] (I)      layer 1 area = 320000
[10/11 11:57:14    227s] (I)      layer 2 area = 320000
[10/11 11:57:14    227s] (I)      layer 3 area = 320000
[10/11 11:57:14    227s] (I)      layer 4 area = 320000
[10/11 11:57:14    227s] (I)      layer 5 area = 320000
[10/11 11:57:14    227s] (I)      layer 6 area = 320000
[10/11 11:57:14    227s] (I)      layer 7 area = 800000
[10/11 11:57:14    227s] (I)      layer 8 area = 800000
[10/11 11:57:14    227s] (I)      GCell unit size   : 5220
[10/11 11:57:14    227s] (I)      GCell multiplier  : 1
[10/11 11:57:14    227s] (I)      GCell row height  : 5220
[10/11 11:57:14    227s] (I)      Actual row height : 5220
[10/11 11:57:14    227s] (I)      GCell align ref   : 16240 16240
[10/11 11:57:14    227s] [NR-eGR] Track table information for default rule: 
[10/11 11:57:14    227s] [NR-eGR] Metal1 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal2 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal3 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal4 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal5 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal6 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal7 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal8 has single uniform track structure
[10/11 11:57:14    227s] [NR-eGR] Metal9 has single uniform track structure
[10/11 11:57:14    227s] (I)      =============== Default via ================
[10/11 11:57:14    227s] (I)      +---+------------------+-------------------+
[10/11 11:57:14    227s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/11 11:57:14    227s] (I)      +---+------------------+-------------------+
[10/11 11:57:14    227s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/11 11:57:14    227s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/11 11:57:14    227s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/11 11:57:14    227s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/11 11:57:14    227s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/11 11:57:14    227s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/11 11:57:14    227s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/11 11:57:14    227s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/11 11:57:14    227s] (I)      +---+------------------+-------------------+
[10/11 11:57:14    227s] [NR-eGR] Read 254 PG shapes
[10/11 11:57:14    227s] [NR-eGR] Read 0 clock shapes
[10/11 11:57:14    227s] [NR-eGR] Read 0 other shapes
[10/11 11:57:14    227s] [NR-eGR] #Routing Blockages  : 0
[10/11 11:57:14    227s] [NR-eGR] #Instance Blockages : 0
[10/11 11:57:14    227s] [NR-eGR] #PG Blockages       : 254
[10/11 11:57:14    227s] [NR-eGR] #Halo Blockages     : 0
[10/11 11:57:14    227s] [NR-eGR] #Boundary Blockages : 0
[10/11 11:57:14    227s] [NR-eGR] #Clock Blockages    : 0
[10/11 11:57:14    227s] [NR-eGR] #Other Blockages    : 0
[10/11 11:57:14    227s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/11 11:57:14    227s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/11 11:57:14    227s] [NR-eGR] Read 23 nets ( ignored 0 )
[10/11 11:57:14    227s] (I)      early_global_route_priority property id does not exist.
[10/11 11:57:14    227s] (I)      Read Num Blocks=254  Num Prerouted Wires=0  Num CS=0
[10/11 11:57:14    227s] (I)      Layer 1 (V) : #blockages 24 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 2 (H) : #blockages 24 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 3 (V) : #blockages 24 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 7 (V) : #blockages 62 : #preroutes 0
[10/11 11:57:14    227s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[10/11 11:57:14    227s] (I)      Number of ignored nets                =      0
[10/11 11:57:14    227s] (I)      Number of connected nets              =      0
[10/11 11:57:14    227s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/11 11:57:14    227s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/11 11:57:14    227s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/11 11:57:14    227s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/11 11:57:14    227s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/11 11:57:14    227s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/11 11:57:14    227s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/11 11:57:14    227s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/11 11:57:14    227s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/11 11:57:14    227s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/11 11:57:14    227s] (I)      Ndr track 0 does not exist
[10/11 11:57:14    227s] (I)      ---------------------Grid Graph Info--------------------
[10/11 11:57:14    227s] (I)      Routing area        : (0, 0) - (63220, 58580)
[10/11 11:57:14    227s] (I)      Core area           : (16240, 16240) - (46980, 42340)
[10/11 11:57:14    227s] (I)      Site width          :   580  (dbu)
[10/11 11:57:14    227s] (I)      Row height          :  5220  (dbu)
[10/11 11:57:14    227s] (I)      GCell row height    :  5220  (dbu)
[10/11 11:57:14    227s] (I)      GCell width         :  5220  (dbu)
[10/11 11:57:14    227s] (I)      GCell height        :  5220  (dbu)
[10/11 11:57:14    227s] (I)      Grid                :    12    12     9
[10/11 11:57:14    227s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/11 11:57:14    227s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/11 11:57:14    227s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/11 11:57:14    227s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[10/11 11:57:14    227s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[10/11 11:57:14    227s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/11 11:57:14    227s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/11 11:57:14    227s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[10/11 11:57:14    227s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/11 11:57:14    227s] (I)      Total num of tracks :   101   109   101   109   101   109   101    35    33
[10/11 11:57:14    227s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[10/11 11:57:14    227s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/11 11:57:14    227s] (I)      --------------------------------------------------------
[10/11 11:57:14    227s] 
[10/11 11:57:14    227s] [NR-eGR] ============ Routing rule table ============
[10/11 11:57:14    227s] [NR-eGR] Rule id: 0  Nets: 23
[10/11 11:57:14    227s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/11 11:57:14    227s] (I)                    Layer    2    3    4    5    6    7     8     9 
[10/11 11:57:14    227s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[10/11 11:57:14    227s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[10/11 11:57:14    227s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[10/11 11:57:14    227s] [NR-eGR] ========================================
[10/11 11:57:14    227s] [NR-eGR] 
[10/11 11:57:14    227s] (I)      =============== Blocked Tracks ===============
[10/11 11:57:14    227s] (I)      +-------+---------+----------+---------------+
[10/11 11:57:14    227s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/11 11:57:14    227s] (I)      +-------+---------+----------+---------------+
[10/11 11:57:14    227s] (I)      |     1 |       0 |        0 |         0.00% |
[10/11 11:57:14    227s] (I)      |     2 |    1308 |      192 |        14.68% |
[10/11 11:57:14    227s] (I)      |     3 |    1212 |       84 |         6.93% |
[10/11 11:57:14    227s] (I)      |     4 |    1308 |      192 |        14.68% |
[10/11 11:57:14    227s] (I)      |     5 |    1212 |       84 |         6.93% |
[10/11 11:57:14    227s] (I)      |     6 |    1308 |      192 |        14.68% |
[10/11 11:57:14    227s] (I)      |     7 |    1212 |       84 |         6.93% |
[10/11 11:57:14    227s] (I)      |     8 |     420 |      315 |        75.00% |
[10/11 11:57:14    227s] (I)      |     9 |     396 |      294 |        74.24% |
[10/11 11:57:14    227s] (I)      +-------+---------+----------+---------------+
[10/11 11:57:14    227s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2098.82 MB )
[10/11 11:57:14    227s] (I)      Reset routing kernel
[10/11 11:57:14    227s] (I)      Started Global Routing ( Curr Mem: 2098.82 MB )
[10/11 11:57:14    227s] (I)      totalPins=75  totalGlobalPin=67 (89.33%)
[10/11 11:57:14    227s] (I)      total 2D Cap : 7365 = (3528 H, 3837 V)
[10/11 11:57:14    227s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [2, 9]
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] (I)      ============  Phase 1a Route ============
[10/11 11:57:14    227s] (I)      Usage: 94 = (46 H, 48 V) = (1.30% H, 1.25% V) = (1.201e+02um H, 1.253e+02um V)
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] (I)      ============  Phase 1b Route ============
[10/11 11:57:14    227s] (I)      Usage: 94 = (46 H, 48 V) = (1.30% H, 1.25% V) = (1.201e+02um H, 1.253e+02um V)
[10/11 11:57:14    227s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.453400e+02um
[10/11 11:57:14    227s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/11 11:57:14    227s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] (I)      ============  Phase 1c Route ============
[10/11 11:57:14    227s] (I)      Usage: 94 = (46 H, 48 V) = (1.30% H, 1.25% V) = (1.201e+02um H, 1.253e+02um V)
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] (I)      ============  Phase 1d Route ============
[10/11 11:57:14    227s] (I)      Usage: 94 = (46 H, 48 V) = (1.30% H, 1.25% V) = (1.201e+02um H, 1.253e+02um V)
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] (I)      ============  Phase 1e Route ============
[10/11 11:57:14    227s] (I)      Usage: 94 = (46 H, 48 V) = (1.30% H, 1.25% V) = (1.201e+02um H, 1.253e+02um V)
[10/11 11:57:14    227s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.453400e+02um
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] (I)      ============  Phase 1l Route ============
[10/11 11:57:14    227s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/11 11:57:14    227s] (I)      Layer  2:       1136        81         0           0        1188    ( 0.00%) 
[10/11 11:57:14    227s] (I)      Layer  3:       1057        46         0           0        1188    ( 0.00%) 
[10/11 11:57:14    227s] (I)      Layer  4:       1136         0         0           0        1188    ( 0.00%) 
[10/11 11:57:14    227s] (I)      Layer  5:       1057         0         0           0        1188    ( 0.00%) 
[10/11 11:57:14    227s] (I)      Layer  6:       1136         0         0           0        1188    ( 0.00%) 
[10/11 11:57:14    227s] (I)      Layer  7:       1057         0         0           0        1188    ( 0.00%) 
[10/11 11:57:14    227s] (I)      Layer  8:         70         0         0         240         156    (60.61%) 
[10/11 11:57:14    227s] (I)      Layer  9:         87         0         0         186         210    (46.97%) 
[10/11 11:57:14    227s] (I)      Total:          6736       127         0         426        7494    ( 5.38%) 
[10/11 11:57:14    227s] (I)      
[10/11 11:57:14    227s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/11 11:57:14    227s] [NR-eGR]                        OverCon            
[10/11 11:57:14    227s] [NR-eGR]                         #Gcell     %Gcell
[10/11 11:57:14    227s] [NR-eGR]        Layer             (1-0)    OverCon
[10/11 11:57:14    227s] [NR-eGR] ----------------------------------------------
[10/11 11:57:14    227s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR] ----------------------------------------------
[10/11 11:57:14    227s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[10/11 11:57:14    227s] [NR-eGR] 
[10/11 11:57:14    227s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2106.82 MB )
[10/11 11:57:14    227s] (I)      total 2D Cap : 7377 = (3540 H, 3837 V)
[10/11 11:57:14    227s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/11 11:57:14    227s] (I)      ============= Track Assignment ============
[10/11 11:57:14    227s] (I)      Started Track Assignment (1T) ( Curr Mem: 2106.82 MB )
[10/11 11:57:14    227s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[10/11 11:57:14    227s] (I)      Run Multi-thread track assignment
[10/11 11:57:14    227s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2106.82 MB )
[10/11 11:57:14    227s] (I)      Started Export ( Curr Mem: 2106.82 MB )
[10/11 11:57:14    227s] [NR-eGR]                 Length (um)  Vias 
[10/11 11:57:14    227s] [NR-eGR] ----------------------------------
[10/11 11:57:14    227s] [NR-eGR]  Metal1  (1H)             0    68 
[10/11 11:57:14    227s] [NR-eGR]  Metal2  (2V)           143    99 
[10/11 11:57:14    227s] [NR-eGR]  Metal3  (3H)           128     3 
[10/11 11:57:14    227s] [NR-eGR]  Metal4  (4V)             0     0 
[10/11 11:57:14    227s] [NR-eGR]  Metal5  (5H)             0     0 
[10/11 11:57:14    227s] [NR-eGR]  Metal6  (6V)             0     0 
[10/11 11:57:14    227s] [NR-eGR]  Metal7  (7H)             0     0 
[10/11 11:57:14    227s] [NR-eGR]  Metal8  (8V)             0     0 
[10/11 11:57:14    227s] [NR-eGR]  Metal9  (9H)             0     0 
[10/11 11:57:14    227s] [NR-eGR] ----------------------------------
[10/11 11:57:14    227s] [NR-eGR]          Total          271   170 
[10/11 11:57:14    227s] [NR-eGR] --------------------------------------------------------------------------
[10/11 11:57:14    227s] [NR-eGR] Total half perimeter of net bounding box: 251um
[10/11 11:57:14    227s] [NR-eGR] Total length: 271um, number of vias: 170
[10/11 11:57:14    227s] [NR-eGR] --------------------------------------------------------------------------
[10/11 11:57:14    227s] [NR-eGR] Total eGR-routed clock nets wire length: 26um, number of vias: 13
[10/11 11:57:14    227s] [NR-eGR] --------------------------------------------------------------------------
[10/11 11:57:14    227s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2097.31 MB )
[10/11 11:57:14    227s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2097.31 MB )
[10/11 11:57:14    227s] (I)      ====================================== Runtime Summary ======================================
[10/11 11:57:14    227s] (I)       Step                                        %        Start       Finish      Real       CPU 
[10/11 11:57:14    227s] (I)      ---------------------------------------------------------------------------------------------
[10/11 11:57:14    227s] (I)       Early Global Route kernel             100.00%  2056.86 sec  2056.89 sec  0.03 sec  0.03 sec 
[10/11 11:57:14    227s] (I)       +-Import and model                      7.73%  2056.86 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | +-Create place DB                     0.47%  2056.86 sec  2056.86 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | +-Import place data                 0.38%  2056.86 sec  2056.86 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read instances and placement    0.13%  2056.86 sec  2056.86 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read nets                       0.08%  2056.86 sec  2056.86 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | +-Create route DB                     4.19%  2056.86 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | +-Import route data (1T)            3.74%  2056.86 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read blockages ( Layer 2-9 )    0.81%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read routing blockages        0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read instance blockages       0.04%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read PG blockages             0.10%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read clock blockages          0.02%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read other blockages          0.02%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read halo blockages           0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Read boundary cut boxes       0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read blackboxes                 0.02%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read prerouted                  0.07%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read unlegalized nets           0.01%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Read nets                       0.05%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Set up via pillars              0.01%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Initialize 3D grid graph        0.02%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Model blockage capacity         0.37%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | | +-Initialize 3D capacity        0.26%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | +-Read aux data                       0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | +-Others data preparation             0.05%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | +-Create route kernel                 2.60%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       +-Global Routing                       24.61%  2056.87 sec  2056.87 sec  0.01 sec  0.01 sec 
[10/11 11:57:14    227s] (I)       | +-Initialization                      0.04%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | +-Net group 1                        23.53%  2056.87 sec  2056.87 sec  0.01 sec  0.01 sec 
[10/11 11:57:14    227s] (I)       | | +-Generate topology                 0.08%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | +-Phase 1a                          1.46%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Pattern routing (1T)            1.24%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | | +-Add via demand to 2D            0.03%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | +-Phase 1b                          0.07%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:14    227s] (I)       | | +-Phase 1c                          0.02%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | | +-Phase 1d                          0.02%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | | +-Phase 1e                          0.14%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | | | +-Route legalization              0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | | +-Phase 1l                         20.94%  2056.87 sec  2056.87 sec  0.01 sec  0.01 sec 
[10/11 11:57:15    227s] (I)       | | | +-Layer assignment (1T)          20.83%  2056.87 sec  2056.87 sec  0.01 sec  0.01 sec 
[10/11 11:57:15    227s] (I)       | +-Clean cong LA                       0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       +-Export 3D cong map                    0.21%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Export 2D cong map                  0.06%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       +-Extract Global 3D Wires               0.01%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       +-Track Assignment (1T)                 1.59%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Initialization                      0.04%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Track Assignment Kernel             1.19%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Free Memory                         0.00%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       +-Export                               59.33%  2056.87 sec  2056.89 sec  0.02 sec  0.02 sec 
[10/11 11:57:15    227s] (I)       | +-Export DB wires                     0.33%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | | +-Export all nets                   0.13%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | | +-Set wire vias                     0.03%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Report wirelength                   1.74%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Update net boxes                    0.08%  2056.87 sec  2056.87 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)       | +-Update timing                      56.83%  2056.87 sec  2056.89 sec  0.02 sec  0.02 sec 
[10/11 11:57:15    227s] (I)       +-Postprocess design                    0.25%  2056.89 sec  2056.89 sec  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)      ==================== Summary by functions =====================
[10/11 11:57:15    227s] (I)       Lv  Step                                %      Real       CPU 
[10/11 11:57:15    227s] (I)      ---------------------------------------------------------------
[10/11 11:57:15    227s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[10/11 11:57:15    227s] (I)        1  Export                         59.33%  0.02 sec  0.02 sec 
[10/11 11:57:15    227s] (I)        1  Global Routing                 24.61%  0.01 sec  0.01 sec 
[10/11 11:57:15    227s] (I)        1  Import and model                7.73%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        1  Track Assignment (1T)           1.59%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        1  Postprocess design              0.25%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        1  Export 3D cong map              0.21%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Update timing                  56.83%  0.02 sec  0.02 sec 
[10/11 11:57:15    227s] (I)        2  Net group 1                    23.53%  0.01 sec  0.01 sec 
[10/11 11:57:15    227s] (I)        2  Create route DB                 4.19%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Create route kernel             2.60%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Report wirelength               1.74%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Track Assignment Kernel         1.19%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Create place DB                 0.47%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Export DB wires                 0.33%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Update net boxes                0.08%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Initialization                  0.08%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Export 2D cong map              0.06%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Phase 1l                       20.94%  0.01 sec  0.01 sec 
[10/11 11:57:15    227s] (I)        3  Import route data (1T)          3.74%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Phase 1a                        1.46%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Import place data               0.38%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Phase 1e                        0.14%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Export all nets                 0.13%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Generate topology               0.08%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Set wire vias                   0.03%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Layer assignment (1T)          20.83%  0.01 sec  0.01 sec 
[10/11 11:57:15    227s] (I)        4  Pattern routing (1T)            1.24%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Read blockages ( Layer 2-9 )    0.81%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Model blockage capacity         0.37%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Read instances and placement    0.13%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Read nets                       0.13%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Read prerouted                  0.07%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Add via demand to 2D            0.03%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Initialize 3D capacity          0.26%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read instance blockages         0.04%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read halo blockages             0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[10/11 11:57:15    227s] Extraction called for design 'counter' of instances=35 and nets=25 using extraction engine 'preRoute' .
[10/11 11:57:15    227s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/11 11:57:15    227s] Type 'man IMPEXT-3530' for more detail.
[10/11 11:57:15    227s] PreRoute RC Extraction called for design counter.
[10/11 11:57:15    227s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/11 11:57:15    227s] Type 'man IMPEXT-6197' for more detail.
[10/11 11:57:15    227s] RCMode: PreRoute
[10/11 11:57:15    227s] Capacitance Scaling Factor   : 1.00000
[10/11 11:57:15    227s] Resistance Scaling Factor    : 1.00000
[10/11 11:57:15    227s] Clock Cap Scaling Factor    : 1.00000
[10/11 11:57:15    227s] Clock Res Scaling Factor     : 1.00000
[10/11 11:57:15    227s] Shrink Factor                : 1.00000
[10/11 11:57:15    227s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Trim Metal Layers:
[10/11 11:57:15    227s] LayerId::1 widthSet size::1
[10/11 11:57:15    227s] LayerId::2 widthSet size::1
[10/11 11:57:15    227s] LayerId::3 widthSet size::1
[10/11 11:57:15    227s] LayerId::4 widthSet size::1
[10/11 11:57:15    227s] LayerId::5 widthSet size::1
[10/11 11:57:15    227s] LayerId::6 widthSet size::1
[10/11 11:57:15    227s] LayerId::7 widthSet size::1
[10/11 11:57:15    227s] LayerId::8 widthSet size::1
[10/11 11:57:15    227s] LayerId::9 widthSet size::1
[10/11 11:57:15    227s] Updating RC grid for preRoute extraction ...
[10/11 11:57:15    227s] eee: pegSigSF::1.070000
[10/11 11:57:15    227s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2097.309M)
[10/11 11:57:15    227s] Compute RC Scale Done ...
[10/11 11:57:15    227s] OPERPROF: Starting HotSpotCal at level 1, MEM:2116.4M, EPOCH TIME: 1760164035.003527
[10/11 11:57:15    227s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:15    227s] [hotspot] |            |   max hotspot | total hotspot |
[10/11 11:57:15    227s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:15    227s] [hotspot] | normalized |          0.00 |          0.00 |
[10/11 11:57:15    227s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:15    227s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/11 11:57:15    227s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/11 11:57:15    227s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2116.4M, EPOCH TIME: 1760164035.003632
[10/11 11:57:15    227s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[10/11 11:57:15    227s] Begin: GigaOpt Route Type Constraints Refinement
[10/11 11:57:15    227s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:47.3/0:47:08.9 (0.1), mem = 2116.4M
[10/11 11:57:15    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.5
[10/11 11:57:15    227s] ### Creating RouteCongInterface, started
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] #optDebug: {0, 1.000}
[10/11 11:57:15    227s] ### Creating RouteCongInterface, finished
[10/11 11:57:15    227s] Updated routing constraints on 0 nets.
[10/11 11:57:15    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.5
[10/11 11:57:15    227s] Bottom Preferred Layer:
[10/11 11:57:15    227s]     None
[10/11 11:57:15    227s] Via Pillar Rule:
[10/11 11:57:15    227s]     None
[10/11 11:57:15    227s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:47.3/0:47:08.9 (0.1), mem = 2116.4M
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] =============================================================================================
[10/11 11:57:15    227s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[10/11 11:57:15    227s] =============================================================================================
[10/11 11:57:15    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] End: GigaOpt Route Type Constraints Refinement
[10/11 11:57:15    227s] skip EGR on cluster skew clock nets.
[10/11 11:57:15    227s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:15    227s] #################################################################################
[10/11 11:57:15    227s] # Design Stage: PreRoute
[10/11 11:57:15    227s] # Design Name: counter
[10/11 11:57:15    227s] # Design Mode: 90nm
[10/11 11:57:15    227s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:15    227s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:15    227s] # Signoff Settings: SI Off 
[10/11 11:57:15    227s] #################################################################################
[10/11 11:57:15    227s] Calculate delays in BcWc mode...
[10/11 11:57:15    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 2114.4M, InitMEM = 2114.4M)
[10/11 11:57:15    227s] Start delay calculation (fullDC) (1 T). (MEM=2114.39)
[10/11 11:57:15    227s] End AAE Lib Interpolated Model. (MEM=2125.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:15    227s] Total number of fetched objects 23
[10/11 11:57:15    227s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:15    227s] End delay calculation. (MEM=2156.06 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:15    227s] End delay calculation (fullDC). (MEM=2156.06 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:15    227s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2156.1M) ***
[10/11 11:57:15    227s] Begin: GigaOpt postEco DRV Optimization
[10/11 11:57:15    227s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[10/11 11:57:15    227s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:47.3/0:47:08.9 (0.1), mem = 2156.1M
[10/11 11:57:15    227s] Info: 1 clock net  excluded from IPO operation.
[10/11 11:57:15    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.6
[10/11 11:57:15    227s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:15    227s] ### Creating PhyDesignMc. totSessionCpu=0:03:47 mem=2156.1M
[10/11 11:57:15    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.1M, EPOCH TIME: 1760164035.065384
[10/11 11:57:15    227s] Processing tracks to init pin-track alignment.
[10/11 11:57:15    227s] z: 2, totalTracks: 1
[10/11 11:57:15    227s] z: 4, totalTracks: 1
[10/11 11:57:15    227s] z: 6, totalTracks: 1
[10/11 11:57:15    227s] z: 8, totalTracks: 1
[10/11 11:57:15    227s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:15    227s] All LLGs are deleted
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2156.1M, EPOCH TIME: 1760164035.067034
[10/11 11:57:15    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1760164035.067193
[10/11 11:57:15    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.1M, EPOCH TIME: 1760164035.067221
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2156.1M, EPOCH TIME: 1760164035.067311
[10/11 11:57:15    227s] Max number of tech site patterns supported in site array is 256.
[10/11 11:57:15    227s] Core basic site is gsclib090site
[10/11 11:57:15    227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2156.1M, EPOCH TIME: 1760164035.072501
[10/11 11:57:15    227s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:57:15    227s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:57:15    227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1760164035.072555
[10/11 11:57:15    227s] Fast DP-INIT is on for default
[10/11 11:57:15    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:57:15    227s] Atter site array init, number of instance map data is 0.
[10/11 11:57:15    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2156.1M, EPOCH TIME: 1760164035.073219
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:15    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2156.1M, EPOCH TIME: 1760164035.073330
[10/11 11:57:15    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.1M, EPOCH TIME: 1760164035.073345
[10/11 11:57:15    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1760164035.073358
[10/11 11:57:15    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2156.1MB).
[10/11 11:57:15    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2156.1M, EPOCH TIME: 1760164035.073382
[10/11 11:57:15    227s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:15    227s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=2156.1M
[10/11 11:57:15    227s] ### Creating RouteCongInterface, started
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] #optDebug: {0, 1.000}
[10/11 11:57:15    227s] ### Creating RouteCongInterface, finished
[10/11 11:57:15    227s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2156.1M
[10/11 11:57:15    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2156.1M
[10/11 11:57:15    227s] [GPS-DRV] Optimizer parameters ============================= 
[10/11 11:57:15    227s] [GPS-DRV] maxDensity (design): 0.95
[10/11 11:57:15    227s] [GPS-DRV] maxLocalDensity: 0.98
[10/11 11:57:15    227s] [GPS-DRV] All active and enabled setup views
[10/11 11:57:15    227s] [GPS-DRV]     setup
[10/11 11:57:15    227s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/11 11:57:15    227s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/11 11:57:15    227s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/11 11:57:15    227s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[10/11 11:57:15    227s] [GPS-DRV] timing-driven DRV settings
[10/11 11:57:15    227s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[10/11 11:57:15    227s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2190.4M, EPOCH TIME: 1760164035.157295
[10/11 11:57:15    227s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2190.4M, EPOCH TIME: 1760164035.157327
[10/11 11:57:15    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/11 11:57:15    227s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/11 11:57:15    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/11 11:57:15    227s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/11 11:57:15    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/11 11:57:15    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/11 11:57:15    227s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.90|     0.00|       0|       0|       0| 76.67%|          |         |
[10/11 11:57:15    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/11 11:57:15    227s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.90|     0.00|       0|       0|       0| 76.67%| 0:00:00.0|  2206.4M|
[10/11 11:57:15    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2206.4M) ***
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Total-nets :: 23, Stn-nets :: 0, ratio :: 0 %, Total-len 270.66, Stn-len 0
[10/11 11:57:15    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2187.3M, EPOCH TIME: 1760164035.159024
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2131.3M, EPOCH TIME: 1760164035.159945
[10/11 11:57:15    227s] TotalInstCnt at PhyDesignMc Destruction: 20
[10/11 11:57:15    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.6
[10/11 11:57:15    227s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:03:47.4/0:47:09.0 (0.1), mem = 2131.3M
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] =============================================================================================
[10/11 11:57:15    227s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[10/11 11:57:15    227s] =============================================================================================
[10/11 11:57:15    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ MISC                   ]          0:00:00.1  (  90.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] End: GigaOpt postEco DRV Optimization
[10/11 11:57:15    227s] **INFO: Flow update: Design timing is met.
[10/11 11:57:15    227s] **INFO: Skipping refine place as no non-legal commits were detected
[10/11 11:57:15    227s] **INFO: Flow update: Design timing is met.
[10/11 11:57:15    227s] **INFO: Flow update: Design timing is met.
[10/11 11:57:15    227s] **INFO: Flow update: Design timing is met.
[10/11 11:57:15    227s] #optDebug: fT-D <X 1 0 0 0>
[10/11 11:57:15    227s] Register exp ratio and priority group on 0 nets on 23 nets : 
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Active setup views:
[10/11 11:57:15    227s]  setup
[10/11 11:57:15    227s]   Dominating endpoints: 0
[10/11 11:57:15    227s]   Dominating TNS: -0.000
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Extraction called for design 'counter' of instances=35 and nets=25 using extraction engine 'preRoute' .
[10/11 11:57:15    227s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/11 11:57:15    227s] Type 'man IMPEXT-3530' for more detail.
[10/11 11:57:15    227s] PreRoute RC Extraction called for design counter.
[10/11 11:57:15    227s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/11 11:57:15    227s] Type 'man IMPEXT-6197' for more detail.
[10/11 11:57:15    227s] RCMode: PreRoute
[10/11 11:57:15    227s] Capacitance Scaling Factor   : 1.00000
[10/11 11:57:15    227s] Resistance Scaling Factor    : 1.00000
[10/11 11:57:15    227s] Clock Cap Scaling Factor    : 1.00000
[10/11 11:57:15    227s] Clock Res Scaling Factor     : 1.00000
[10/11 11:57:15    227s] Shrink Factor                : 1.00000
[10/11 11:57:15    227s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Trim Metal Layers:
[10/11 11:57:15    227s] LayerId::1 widthSet size::1
[10/11 11:57:15    227s] LayerId::2 widthSet size::1
[10/11 11:57:15    227s] LayerId::3 widthSet size::1
[10/11 11:57:15    227s] LayerId::4 widthSet size::1
[10/11 11:57:15    227s] LayerId::5 widthSet size::1
[10/11 11:57:15    227s] LayerId::6 widthSet size::1
[10/11 11:57:15    227s] LayerId::7 widthSet size::1
[10/11 11:57:15    227s] LayerId::8 widthSet size::1
[10/11 11:57:15    227s] LayerId::9 widthSet size::1
[10/11 11:57:15    227s] Updating RC grid for preRoute extraction ...
[10/11 11:57:15    227s] eee: pegSigSF::1.070000
[10/11 11:57:15    227s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2159.961M)
[10/11 11:57:15    227s] Starting delay calculation for Setup views
[10/11 11:57:15    227s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:15    227s] #################################################################################
[10/11 11:57:15    227s] # Design Stage: PreRoute
[10/11 11:57:15    227s] # Design Name: counter
[10/11 11:57:15    227s] # Design Mode: 90nm
[10/11 11:57:15    227s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:15    227s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:15    227s] # Signoff Settings: SI Off 
[10/11 11:57:15    227s] #################################################################################
[10/11 11:57:15    227s] Calculate delays in BcWc mode...
[10/11 11:57:15    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 2158.0M, InitMEM = 2158.0M)
[10/11 11:57:15    227s] Start delay calculation (fullDC) (1 T). (MEM=2157.96)
[10/11 11:57:15    227s] End AAE Lib Interpolated Model. (MEM=2169.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:15    227s] Total number of fetched objects 23
[10/11 11:57:15    227s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:15    227s] End delay calculation. (MEM=2157.29 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:15    227s] End delay calculation (fullDC). (MEM=2157.29 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:15    227s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2157.3M) ***
[10/11 11:57:15    227s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:48 mem=2157.3M)
[10/11 11:57:15    227s] Reported timing to dir ./timingReports
[10/11 11:57:15    227s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2013.8M, totSessionCpu=0:03:48 **
[10/11 11:57:15    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2102.3M, EPOCH TIME: 1760164035.318738
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:15    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2102.3M, EPOCH TIME: 1760164035.324515
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.900  |  8.900  |  9.482  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.7M, EPOCH TIME: 1760164035.912280
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:15    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2117.7M, EPOCH TIME: 1760164035.918392
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] Density: 76.667%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.7M, EPOCH TIME: 1760164035.920506
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:15    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2117.7M, EPOCH TIME: 1760164035.926214
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2014.9M, totSessionCpu=0:03:48 **
[10/11 11:57:15    227s] *** Finished optDesign ***
[10/11 11:57:15    227s] Deleting Lib Analyzer.
[10/11 11:57:15    227s] Info: Destroy the CCOpt slew target map.
[10/11 11:57:15    227s] clean pInstBBox. size 0
[10/11 11:57:15    227s] All LLGs are deleted
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2117.7M, EPOCH TIME: 1760164035.958309
[10/11 11:57:15    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2117.7M, EPOCH TIME: 1760164035.958356
[10/11 11:57:15    227s] Info: pop threads available for lower-level modules during optimization.
[10/11 11:57:15    227s] *** optDesign #1 [finish] : cpu/real = 0:00:02.6/0:00:03.2 (0.8), totSession cpu/real = 0:03:47.7/0:47:09.8 (0.1), mem = 2117.7M
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] =============================================================================================
[10/11 11:57:15    227s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[10/11 11:57:15    227s] =============================================================================================
[10/11 11:57:15    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s] [ InitOpt                ]      1   0:00:00.9  (  26.8 % )     0:00:01.0 /  0:00:00.9    0.9
[10/11 11:57:15    227s] [ GlobalOpt              ]      1   0:00:00.5  (  15.7 % )     0:00:00.5 /  0:00:00.5    1.0
[10/11 11:57:15    227s] [ DrvOpt                 ]      2   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:57:15    227s] [ AreaOpt                ]      1   0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.4    1.0
[10/11 11:57:15    227s] [ ViewPruning            ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ OptSummaryReport       ]      2   0:00:00.1  (   2.8 % )     0:00:00.7 /  0:00:00.2    0.2
[10/11 11:57:15    227s] [ DrvReport              ]      2   0:00:00.6  (  17.9 % )     0:00:00.6 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:15    227s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:15    227s] [ ExtractRC              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ TimingUpdate           ]     25   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:57:15    227s] [ FullDelayCalc          ]      4   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:15    227s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:15    227s] [ MISC                   ]          0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s]  optDesign #1 TOTAL                 0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:02.6    0.8
[10/11 11:57:15    227s] ---------------------------------------------------------------------------------------------
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:15    227s] <CMD> optDesign -postCTS -hold
[10/11 11:57:15    227s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1925.1M, totSessionCpu=0:03:48 **
[10/11 11:57:15    227s] *** optDesign #2 [begin] : totSession cpu/real = 0:03:47.7/0:47:09.8 (0.1), mem = 2036.7M
[10/11 11:57:15    227s] Info: 1 threads available for lower-level modules during optimization.
[10/11 11:57:15    227s] GigaOpt running with 1 threads.
[10/11 11:57:15    227s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:47.7/0:47:09.8 (0.1), mem = 2036.7M
[10/11 11:57:15    227s] **INFO: User settings:
[10/11 11:57:15    227s] setExtractRCMode -engine                            preRoute
[10/11 11:57:15    227s] setUsefulSkewMode -ecoRoute                         false
[10/11 11:57:15    227s] setUsefulSkewMode -maxAllowedDelay                  1
[10/11 11:57:15    227s] setUsefulSkewMode -noBoundary                       false
[10/11 11:57:15    227s] setDelayCalMode -enable_high_fanout                 true
[10/11 11:57:15    227s] setDelayCalMode -engine                             aae
[10/11 11:57:15    227s] setDelayCalMode -ignoreNetLoad                      false
[10/11 11:57:15    227s] setDelayCalMode -socv_accuracy_mode                 low
[10/11 11:57:15    227s] setOptMode -activeHoldViews                         { hold }
[10/11 11:57:15    227s] setOptMode -activeSetupViews                        { setup }
[10/11 11:57:15    227s] setOptMode -autoSetupViews                          { setup}
[10/11 11:57:15    227s] setOptMode -autoTDGRSetupViews                      { setup}
[10/11 11:57:15    227s] setOptMode -drcMargin                               0
[10/11 11:57:15    227s] setOptMode -fixCap                                  true
[10/11 11:57:15    227s] setOptMode -fixDrc                                  true
[10/11 11:57:15    227s] setOptMode -fixFanoutLoad                           false
[10/11 11:57:15    227s] setOptMode -fixTran                                 true
[10/11 11:57:15    227s] setOptMode -setupTargetSlack                        0
[10/11 11:57:15    227s] setPlaceMode -place_design_floorplan_mode           false
[10/11 11:57:15    227s] setPlaceMode -place_detail_check_route              false
[10/11 11:57:15    227s] setPlaceMode -place_detail_preserve_routing         true
[10/11 11:57:15    227s] setPlaceMode -place_detail_remove_affected_routing  false
[10/11 11:57:15    227s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/11 11:57:15    227s] setPlaceMode -place_global_clock_gate_aware         true
[10/11 11:57:15    227s] setPlaceMode -place_global_cong_effort              auto
[10/11 11:57:15    227s] setPlaceMode -place_global_ignore_scan              true
[10/11 11:57:15    227s] setPlaceMode -place_global_ignore_spare             false
[10/11 11:57:15    227s] setPlaceMode -place_global_module_aware_spare       false
[10/11 11:57:15    227s] setPlaceMode -place_global_place_io_pins            true
[10/11 11:57:15    227s] setPlaceMode -place_global_reorder_scan             true
[10/11 11:57:15    227s] setPlaceMode -powerDriven                           false
[10/11 11:57:15    227s] setPlaceMode -timingDriven                          true
[10/11 11:57:15    227s] setAnalysisMode -analysisType                       bcwc
[10/11 11:57:15    227s] setAnalysisMode -checkType                          setup
[10/11 11:57:15    227s] setAnalysisMode -clkSrcPath                         true
[10/11 11:57:15    227s] setAnalysisMode -clockPropagation                   sdcControl
[10/11 11:57:15    227s] setAnalysisMode -skew                               true
[10/11 11:57:15    227s] setAnalysisMode -virtualIPO                         false
[10/11 11:57:15    227s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/11 11:57:15    227s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/11 11:57:15    227s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:15    227s] Summary for sequential cells identification: 
[10/11 11:57:15    227s]   Identified SBFF number: 112
[10/11 11:57:15    227s]   Identified MBFF number: 0
[10/11 11:57:15    227s]   Identified SB Latch number: 0
[10/11 11:57:15    227s]   Identified MB Latch number: 0
[10/11 11:57:15    227s]   Not identified SBFF number: 8
[10/11 11:57:15    227s]   Not identified MBFF number: 0
[10/11 11:57:15    227s]   Not identified SB Latch number: 0
[10/11 11:57:15    227s]   Not identified MB Latch number: 0
[10/11 11:57:15    227s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:15    227s]  Visiting view : setup
[10/11 11:57:15    227s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:15    227s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:15    227s]  Visiting view : hold
[10/11 11:57:15    227s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:15    227s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:15    227s] TLC MultiMap info (StdDelay):
[10/11 11:57:15    227s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:15    227s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:15    227s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:15    227s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:15    227s]  Setting StdDelay to: 35.9ps
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:15    227s] Need call spDPlaceInit before registerPrioInstLoc.
[10/11 11:57:15    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2040.7M, EPOCH TIME: 1760164035.982545
[10/11 11:57:15    227s] Processing tracks to init pin-track alignment.
[10/11 11:57:15    227s] z: 2, totalTracks: 1
[10/11 11:57:15    227s] z: 4, totalTracks: 1
[10/11 11:57:15    227s] z: 6, totalTracks: 1
[10/11 11:57:15    227s] z: 8, totalTracks: 1
[10/11 11:57:15    227s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:15    227s] All LLGs are deleted
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2040.7M, EPOCH TIME: 1760164035.984089
[10/11 11:57:15    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2040.7M, EPOCH TIME: 1760164035.984239
[10/11 11:57:15    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2040.7M, EPOCH TIME: 1760164035.984264
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2040.7M, EPOCH TIME: 1760164035.984351
[10/11 11:57:15    227s] Max number of tech site patterns supported in site array is 256.
[10/11 11:57:15    227s] Core basic site is gsclib090site
[10/11 11:57:15    227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2040.7M, EPOCH TIME: 1760164035.989433
[10/11 11:57:15    227s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:57:15    227s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:57:15    227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2040.7M, EPOCH TIME: 1760164035.989487
[10/11 11:57:15    227s] Fast DP-INIT is on for default
[10/11 11:57:15    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:57:15    227s] Atter site array init, number of instance map data is 0.
[10/11 11:57:15    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2040.7M, EPOCH TIME: 1760164035.990156
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:15    227s] OPERPROF:     Starting CMU at level 3, MEM:2040.7M, EPOCH TIME: 1760164035.990281
[10/11 11:57:15    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2040.7M, EPOCH TIME: 1760164035.990436
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Bad Lib Cell Checking (CMU) is done! (0)
[10/11 11:57:15    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2040.7M, EPOCH TIME: 1760164035.990470
[10/11 11:57:15    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2040.7M, EPOCH TIME: 1760164035.990481
[10/11 11:57:15    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2040.7M, EPOCH TIME: 1760164035.990498
[10/11 11:57:15    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2040.7MB).
[10/11 11:57:15    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2040.7M, EPOCH TIME: 1760164035.990531
[10/11 11:57:15    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2040.7M, EPOCH TIME: 1760164035.990570
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:15    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2036.7M, EPOCH TIME: 1760164035.991399
[10/11 11:57:15    227s] 
[10/11 11:57:15    227s] Creating Lib Analyzer ...
[10/11 11:57:16    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:16    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:16    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:16    227s] 
[10/11 11:57:16    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=2058.7M
[10/11 11:57:16    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=2058.7M
[10/11 11:57:16    228s] Creating Lib Analyzer, finished. 
[10/11 11:57:16    228s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1930.7M, totSessionCpu=0:03:48 **
[10/11 11:57:16    228s] *** optDesign -postCTS ***
[10/11 11:57:16    228s] DRC Margin: user margin 0.0
[10/11 11:57:16    228s] Hold Target Slack: user slack 0
[10/11 11:57:16    228s] Setup Target Slack: user slack 0;
[10/11 11:57:16    228s] setUsefulSkewMode -ecoRoute false
[10/11 11:57:16    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2058.7M, EPOCH TIME: 1760164036.306433
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:16    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2058.7M, EPOCH TIME: 1760164036.311866
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:16    228s] Deleting Lib Analyzer.
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:16    228s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:16    228s] Summary for sequential cells identification: 
[10/11 11:57:16    228s]   Identified SBFF number: 112
[10/11 11:57:16    228s]   Identified MBFF number: 0
[10/11 11:57:16    228s]   Identified SB Latch number: 0
[10/11 11:57:16    228s]   Identified MB Latch number: 0
[10/11 11:57:16    228s]   Not identified SBFF number: 8
[10/11 11:57:16    228s]   Not identified MBFF number: 0
[10/11 11:57:16    228s]   Not identified SB Latch number: 0
[10/11 11:57:16    228s]   Not identified MB Latch number: 0
[10/11 11:57:16    228s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:16    228s]  Visiting view : setup
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:16    228s]  Visiting view : hold
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:16    228s] TLC MultiMap info (StdDelay):
[10/11 11:57:16    228s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:16    228s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:16    228s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:16    228s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:16    228s]  Setting StdDelay to: 35.9ps
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:16    228s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2058.7M, EPOCH TIME: 1760164036.320694
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] All LLGs are deleted
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.7M, EPOCH TIME: 1760164036.320731
[10/11 11:57:16    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2058.7M, EPOCH TIME: 1760164036.320747
[10/11 11:57:16    228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2052.7M, EPOCH TIME: 1760164036.320972
[10/11 11:57:16    228s] Start to check current routing status for nets...
[10/11 11:57:16    228s] All nets are already routed correctly.
[10/11 11:57:16    228s] End to check current routing status for nets (mem=2052.7M)
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] Creating Lib Analyzer ...
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:16    228s] Summary for sequential cells identification: 
[10/11 11:57:16    228s]   Identified SBFF number: 112
[10/11 11:57:16    228s]   Identified MBFF number: 0
[10/11 11:57:16    228s]   Identified SB Latch number: 0
[10/11 11:57:16    228s]   Identified MB Latch number: 0
[10/11 11:57:16    228s]   Not identified SBFF number: 8
[10/11 11:57:16    228s]   Not identified MBFF number: 0
[10/11 11:57:16    228s]   Not identified SB Latch number: 0
[10/11 11:57:16    228s]   Not identified MB Latch number: 0
[10/11 11:57:16    228s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:16    228s]  Visiting view : setup
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:16    228s]  Visiting view : hold
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:16    228s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:16    228s] TLC MultiMap info (StdDelay):
[10/11 11:57:16    228s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:16    228s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:16    228s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:16    228s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:16    228s]  Setting StdDelay to: 35.9ps
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:16    228s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:16    228s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:16    228s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=2060.8M
[10/11 11:57:16    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=2060.8M
[10/11 11:57:16    228s] Creating Lib Analyzer, finished. 
[10/11 11:57:16    228s] #optDebug: Start CG creation (mem=2089.4M)
[10/11 11:57:16    228s]  ...initializing CG  maxDriveDist 306.771000 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.677000 
[10/11 11:57:16    228s] (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgPrt (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgEgp (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgPbk (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgNrb(cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgObs (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgCon (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s]  ...processing cgPdm (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2242.5M)
[10/11 11:57:16    228s] Compute RC Scale Done ...
[10/11 11:57:16    228s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:48.4/0:47:10.6 (0.1), mem = 2233.0M
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] =============================================================================================
[10/11 11:57:16    228s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[10/11 11:57:16    228s] =============================================================================================
[10/11 11:57:16    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:16    228s] ---------------------------------------------------------------------------------------------
[10/11 11:57:16    228s] [ CellServerInit         ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.6
[10/11 11:57:16    228s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  85.5 % )     0:00:00.6 /  0:00:00.6    1.0
[10/11 11:57:16    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:16    228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/11 11:57:16    228s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:16    228s] [ MISC                   ]          0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:16    228s] ---------------------------------------------------------------------------------------------
[10/11 11:57:16    228s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/11 11:57:16    228s] ---------------------------------------------------------------------------------------------
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:16    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=2233.0M
[10/11 11:57:16    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2233.0M, EPOCH TIME: 1760164036.687196
[10/11 11:57:16    228s] Processing tracks to init pin-track alignment.
[10/11 11:57:16    228s] z: 2, totalTracks: 1
[10/11 11:57:16    228s] z: 4, totalTracks: 1
[10/11 11:57:16    228s] z: 6, totalTracks: 1
[10/11 11:57:16    228s] z: 8, totalTracks: 1
[10/11 11:57:16    228s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:16    228s] All LLGs are deleted
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2233.0M, EPOCH TIME: 1760164036.688814
[10/11 11:57:16    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2233.0M, EPOCH TIME: 1760164036.688971
[10/11 11:57:16    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2233.0M, EPOCH TIME: 1760164036.689001
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2233.0M, EPOCH TIME: 1760164036.689092
[10/11 11:57:16    228s] Max number of tech site patterns supported in site array is 256.
[10/11 11:57:16    228s] Core basic site is gsclib090site
[10/11 11:57:16    228s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2233.0M, EPOCH TIME: 1760164036.694099
[10/11 11:57:16    228s] After signature check, allow fast init is true, keep pre-filter is true.
[10/11 11:57:16    228s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/11 11:57:16    228s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2233.0M, EPOCH TIME: 1760164036.694155
[10/11 11:57:16    228s] Fast DP-INIT is on for default
[10/11 11:57:16    228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/11 11:57:16    228s] Atter site array init, number of instance map data is 0.
[10/11 11:57:16    228s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2233.0M, EPOCH TIME: 1760164036.694770
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:16    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2233.0M, EPOCH TIME: 1760164036.694945
[10/11 11:57:16    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2233.0M, EPOCH TIME: 1760164036.694959
[10/11 11:57:16    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2233.0M, EPOCH TIME: 1760164036.694978
[10/11 11:57:16    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2233.0MB).
[10/11 11:57:16    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2233.0M, EPOCH TIME: 1760164036.695026
[10/11 11:57:16    228s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:16    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=2233.0M
[10/11 11:57:16    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2233.0M, EPOCH TIME: 1760164036.695075
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:16    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2137.0M, EPOCH TIME: 1760164036.695901
[10/11 11:57:16    228s] TotalInstCnt at PhyDesignMc Destruction: 20
[10/11 11:57:16    228s] GigaOpt Hold Optimizer is used
[10/11 11:57:16    228s] Deleting Lib Analyzer.
[10/11 11:57:16    228s] End AAE Lib Interpolated Model. (MEM=2136.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:16    228s] 
[10/11 11:57:16    228s] Creating Lib Analyzer ...
[10/11 11:57:16    228s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:16    228s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:16    228s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:16    228s] 
[10/11 11:57:17    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=2137.0M
[10/11 11:57:17    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=2137.0M
[10/11 11:57:17    228s] Creating Lib Analyzer, finished. 
[10/11 11:57:17    228s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:49 mem=2137.0M ***
[10/11 11:57:17    228s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.7/0:47:10.9 (0.1), mem = 2137.0M
[10/11 11:57:17    228s] Effort level <high> specified for reg2reg path_group
[10/11 11:57:17    228s] Saving timing graph ...
[10/11 11:57:17    228s] Done save timing graph
[10/11 11:57:17    228s] 
[10/11 11:57:17    228s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:17    228s] Deleting Lib Analyzer.
[10/11 11:57:17    228s] 
[10/11 11:57:17    228s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:17    228s] Starting delay calculation for Hold views
[10/11 11:57:17    228s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:17    228s] #################################################################################
[10/11 11:57:17    228s] # Design Stage: PreRoute
[10/11 11:57:17    228s] # Design Name: counter
[10/11 11:57:17    228s] # Design Mode: 90nm
[10/11 11:57:17    228s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:17    228s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:17    228s] # Signoff Settings: SI Off 
[10/11 11:57:17    228s] #################################################################################
[10/11 11:57:17    228s] Calculate delays in BcWc mode...
[10/11 11:57:17    228s] Topological Sorting (REAL = 0:00:00.0, MEM = 2158.0M, InitMEM = 2158.0M)
[10/11 11:57:17    228s] Start delay calculation (fullDC) (1 T). (MEM=2157.96)
[10/11 11:57:17    228s] *** Calculating scaling factor for fast_timing libraries using the default operating condition of each library.
[10/11 11:57:17    228s] End AAE Lib Interpolated Model. (MEM=2169.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:17    228s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    228s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    228s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    228s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    228s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    228s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    228s] Total number of fetched objects 23
[10/11 11:57:17    228s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:17    228s] End delay calculation. (MEM=2157.29 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:17    228s] End delay calculation (fullDC). (MEM=2157.29 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:17    228s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2157.3M) ***
[10/11 11:57:17    228s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:49 mem=2157.3M)
[10/11 11:57:17    228s] 
[10/11 11:57:17    228s] Active hold views:
[10/11 11:57:17    228s]  hold
[10/11 11:57:17    228s]   Dominating endpoints: 0
[10/11 11:57:17    228s]   Dominating TNS: -0.000
[10/11 11:57:17    228s] 
[10/11 11:57:17    228s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:49 mem=2188.6M ***
[10/11 11:57:17    228s] Done building hold timer [74 node(s), 105 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:49 mem=2188.6M ***
[10/11 11:57:17    228s] Restoring timing graph ...
[10/11 11:57:17    229s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/11 11:57:17    229s] Done restore timing graph
[10/11 11:57:17    229s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:49 mem=2188.6M ***
[10/11 11:57:17    229s] *info: category slack lower bound [L 0.0] default
[10/11 11:57:17    229s] *info: category slack lower bound [H 0.0] reg2reg 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]          WNS    reg2regWNS
[10/11 11:57:17    229s]     8.900 ns      8.900 ns
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:17    229s] Summary for sequential cells identification: 
[10/11 11:57:17    229s]   Identified SBFF number: 112
[10/11 11:57:17    229s]   Identified MBFF number: 0
[10/11 11:57:17    229s]   Identified SB Latch number: 0
[10/11 11:57:17    229s]   Identified MB Latch number: 0
[10/11 11:57:17    229s]   Not identified SBFF number: 8
[10/11 11:57:17    229s]   Not identified MBFF number: 0
[10/11 11:57:17    229s]   Not identified SB Latch number: 0
[10/11 11:57:17    229s]   Not identified MB Latch number: 0
[10/11 11:57:17    229s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:17    229s]  Visiting view : setup
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]  Visiting view : hold
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:17    229s] TLC MultiMap info (StdDelay):
[10/11 11:57:17    229s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:17    229s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:17    229s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:17    229s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:17    229s]  Setting StdDelay to: 35.9ps
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Creating Lib Analyzer ...
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:17    229s] Summary for sequential cells identification: 
[10/11 11:57:17    229s]   Identified SBFF number: 112
[10/11 11:57:17    229s]   Identified MBFF number: 0
[10/11 11:57:17    229s]   Identified SB Latch number: 0
[10/11 11:57:17    229s]   Identified MB Latch number: 0
[10/11 11:57:17    229s]   Not identified SBFF number: 8
[10/11 11:57:17    229s]   Not identified MBFF number: 0
[10/11 11:57:17    229s]   Not identified SB Latch number: 0
[10/11 11:57:17    229s]   Not identified MB Latch number: 0
[10/11 11:57:17    229s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:17    229s]  Visiting view : setup
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]  Visiting view : hold
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:17    229s] TLC MultiMap info (StdDelay):
[10/11 11:57:17    229s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:17    229s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:17    229s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:17    229s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:17    229s]  Setting StdDelay to: 35.9ps
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:17    229s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/11 11:57:17    229s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/11 11:57:17    229s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=2185.6M
[10/11 11:57:17    229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=2185.6M
[10/11 11:57:17    229s] Creating Lib Analyzer, finished. 
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *Info: minBufDelay = 99.6 ps, libStdDelay = 35.9 ps, minBufSize = 18165600 (6.0)
[10/11 11:57:17    229s] *Info: worst delay setup view: setup
[10/11 11:57:17    229s] Footprint list for hold buffering (delay unit: ps)
[10/11 11:57:17    229s] =================================================================
[10/11 11:57:17    229s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[10/11 11:57:17    229s] ------------------------------------------------------------------
[10/11 11:57:17    229s] *Info:       30.4       3.59     31.82    6.0  26.49 CLKBUFX2 (A,Y)
[10/11 11:57:17    229s] *Info:       30.4       3.59     31.82    6.0  26.49 BUFX2 (A,Y)
[10/11 11:57:17    229s] *Info:       28.2       3.60     23.09    8.0  17.49 CLKBUFX3 (A,Y)
[10/11 11:57:17    229s] *Info:       28.2       3.60     23.09    8.0  17.49 BUFX3 (A,Y)
[10/11 11:57:17    229s] *Info:       30.5       3.61     18.47    9.0  13.29 CLKBUFX4 (A,Y)
[10/11 11:57:17    229s] *Info:       30.5       3.61     18.47    9.0  13.29 BUFX4 (A,Y)
[10/11 11:57:17    229s] *Info:       62.9       3.78     55.42   11.0  51.82 DLY1X1 (A,Y)
[10/11 11:57:17    229s] *Info:       28.3       3.52     13.86   12.0   8.78 CLKBUFX6 (A,Y)
[10/11 11:57:17    229s] *Info:       28.3       3.52     13.86   12.0   8.78 BUFX6 (A,Y)
[10/11 11:57:17    229s] *Info:       72.3       3.72     19.50   14.0  13.30 DLY1X4 (A,Y)
[10/11 11:57:17    229s] *Info:       30.5       3.55     10.78   15.0   6.62 CLKBUFX8 (A,Y)
[10/11 11:57:17    229s] *Info:       30.5       3.55     10.78   15.0   6.62 BUFX8 (A,Y)
[10/11 11:57:17    229s] *Info:      114.0       3.82     56.45   19.0  52.16 DLY2X1 (A,Y)
[10/11 11:57:17    229s] *Info:       30.9       3.53      7.18   21.0   4.43 CLKBUFX12 (A,Y)
[10/11 11:57:17    229s] *Info:       30.9       3.53      7.18   21.0   4.43 BUFX12 (A,Y)
[10/11 11:57:17    229s] *Info:      122.9       3.75     19.50   24.0  13.38 DLY2X4 (A,Y)
[10/11 11:57:17    229s] *Info:      163.4       3.84     55.94   27.0  51.88 DLY3X1 (A,Y)
[10/11 11:57:17    229s] *Info:       38.5       2.97      3.08   28.0   3.20 CLKBUFX16 (A,Y)
[10/11 11:57:17    229s] *Info:       38.5       2.97      3.08   28.0   3.20 BUFX16 (A,Y)
[10/11 11:57:17    229s] *Info:      170.9       3.81     18.99   31.0  13.36 DLY3X4 (A,Y)
[10/11 11:57:17    229s] *Info:       31.3       3.51      4.62   34.0   2.66 CLKBUFX20 (A,Y)
[10/11 11:57:17    229s] *Info:       31.3       3.51      4.62   34.0   2.66 BUFX20 (A,Y)
[10/11 11:57:17    229s] *Info:      210.4       3.87     54.91   35.0  51.72 DLY4X1 (A,Y)
[10/11 11:57:17    229s] *Info:      220.1       3.85     18.99   38.0  13.31 DLY4X4 (A,Y)
[10/11 11:57:17    229s] =================================================================
[10/11 11:57:17    229s] Hold Timer stdDelay = 12.1ps
[10/11 11:57:17    229s]  Visiting view : hold
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:17    229s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:17    229s] Hold Timer stdDelay = 12.1ps (hold)
[10/11 11:57:17    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2185.6M, EPOCH TIME: 1760164037.817959
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:17    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2185.6M, EPOCH TIME: 1760164037.823698
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setup
Hold views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.900  |  8.900  |  9.482  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.146  | -0.061  | -0.146  |
|           TNS (ns):| -0.341  | -0.085  | -0.341  |
|    Violating Paths:|    3    |    3    |    3    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2223.7M, EPOCH TIME: 1760164037.827915
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:17    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2223.7M, EPOCH TIME: 1760164037.833496
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] Density: 76.667%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2024.4M, totSessionCpu=0:03:50 **
[10/11 11:57:17    229s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:49.5/0:47:11.7 (0.1), mem = 2147.7M
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] =============================================================================================
[10/11 11:57:17    229s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.15-s110_1
[10/11 11:57:17    229s] =============================================================================================
[10/11 11:57:17    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:17    229s] ---------------------------------------------------------------------------------------------
[10/11 11:57:17    229s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[10/11 11:57:17    229s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:17    229s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  37.7 % )     0:00:00.3 /  0:00:00.3    1.0
[10/11 11:57:17    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:17    229s] [ TimingUpdate           ]     10   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:17    229s] [ FullDelayCalc          ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[10/11 11:57:17    229s] [ TimingReport           ]      2   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:17    229s] [ SaveTimingGraph        ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:17    229s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:17    229s] [ MISC                   ]          0:00:00.2  (  24.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:57:17    229s] ---------------------------------------------------------------------------------------------
[10/11 11:57:17    229s]  BuildHoldData #1 TOTAL             0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[10/11 11:57:17    229s] ---------------------------------------------------------------------------------------------
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:49.5/0:47:11.7 (0.1), mem = 2147.7M
[10/11 11:57:17    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7264.7
[10/11 11:57:17    229s] {MMLU 0 0 23}
[10/11 11:57:17    229s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=2147.7M
[10/11 11:57:17    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=2147.7M
[10/11 11:57:17    229s] HoldSingleBuffer minRootGain=0.000
[10/11 11:57:17    229s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 5220 dbu)
[10/11 11:57:17    229s] HoldSingleBuffer minRootGain=0.000
[10/11 11:57:17    229s] HoldSingleBuffer minRootGain=0.000
[10/11 11:57:17    229s] HoldSingleBuffer minRootGain=0.000
[10/11 11:57:17    229s] *info: Run optDesign holdfix with 1 thread.
[10/11 11:57:17    229s] Info: 1 clock net  excluded from IPO operation.
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]    Hold Timing Summary  - Initial 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]  Target slack:       0.0000 ns
[10/11 11:57:17    229s]  View: hold 
[10/11 11:57:17    229s]    WNS:      -0.1457
[10/11 11:57:17    229s]    TNS:      -0.3407
[10/11 11:57:17    229s]    VP :            3
[10/11 11:57:17    229s]    Worst hold path end point: COUNT_reg[0]/D 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s] Info: Done creating the CCOpt slew target map.
[10/11 11:57:17    229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/11 11:57:17    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=2206.0M
[10/11 11:57:17    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.0M, EPOCH TIME: 1760164037.853488
[10/11 11:57:17    229s] Processing tracks to init pin-track alignment.
[10/11 11:57:17    229s] z: 2, totalTracks: 1
[10/11 11:57:17    229s] z: 4, totalTracks: 1
[10/11 11:57:17    229s] z: 6, totalTracks: 1
[10/11 11:57:17    229s] z: 8, totalTracks: 1
[10/11 11:57:17    229s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 11:57:17    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2207.0M, EPOCH TIME: 1760164037.854898
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s]  Skipping Bad Lib Cell Checking (CMU) !
[10/11 11:57:17    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2207.0M, EPOCH TIME: 1760164037.860473
[10/11 11:57:17    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2207.0M, EPOCH TIME: 1760164037.860496
[10/11 11:57:17    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2207.0M, EPOCH TIME: 1760164037.860516
[10/11 11:57:17    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2207.0MB).
[10/11 11:57:17    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2207.0M, EPOCH TIME: 1760164037.860542
[10/11 11:57:17    229s] TotalInstCnt at PhyDesignMc Initialization: 20
[10/11 11:57:17    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=2207.0M
[10/11 11:57:17    229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2207.0M, EPOCH TIME: 1760164037.860724
[10/11 11:57:17    229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2207.0M, EPOCH TIME: 1760164037.860753
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *** Starting Core Fixing (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:03:50 mem=2207.0M density=76.667% ***
[10/11 11:57:17    229s] Optimizer Target Slack 0.000 StdDelay is 0.01210  
[10/11 11:57:17    229s] ### Creating RouteCongInterface, started
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] #optDebug: {0, 0.900}
[10/11 11:57:17    229s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.900  |  8.900  |  9.482  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Density: 76.667%
------------------------------------------------------------------
[10/11 11:57:17    229s] *info: Hold Batch Commit is enabled
[10/11 11:57:17    229s] *info: Levelized Batch Commit is enabled
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Phase I ......
[10/11 11:57:17    229s] Executing transform: ECO Safe Resize
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[0]/D
[10/11 11:57:17    229s]     net: n_0 (nrTerm=2)
[10/11 11:57:17    229s] |   0|  -0.146|    -0.34|       3|          0|       0(     0)|   76.67%|   0:00:00.0|  2217.0M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[0]/D
[10/11 11:57:17    229s]     net: n_0 (nrTerm=2)
[10/11 11:57:17    229s] |   1|  -0.146|    -0.34|       3|          0|       0(     0)|   76.67%|   0:00:00.0|  2217.0M|
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Capturing REF for hold ...
[10/11 11:57:17    229s]    Hold Timing Snapshot: (REF)
[10/11 11:57:17    229s]              All PG WNS: -0.146
[10/11 11:57:17    229s]              All PG TNS: -0.341
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] Executing transform: AddBuffer + LegalResize
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[0]/D
[10/11 11:57:17    229s]     net: n_0 (nrTerm=2)
[10/11 11:57:17    229s] |   0|  -0.146|    -0.34|       3|          0|       0(     0)|   76.67%|   0:00:00.0|  2217.0M|
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] Dumping Information for Job 3 **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
 
[10/11 11:57:17    229s] Dumping Information for Job 6 **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
 
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/11 11:57:17    229s] Dumping Information for Job ...
[10/11 11:57:17    229s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n_12 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.

[10/11 11:57:17    229s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[10/11 11:57:17    229s] To increase the message display limit, refer to the product command reference manual.
[10/11 11:57:17    229s] Dumping Information for Job ...
[10/11 11:57:17    229s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   1|  -0.091|    -0.25|       3|          1|       0(     0)|   81.25%|   0:00:00.0|  2250.1M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   2|  -0.091|    -0.25|       3|          1|       0(     0)|   83.75%|   0:00:00.0|  2253.6M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   3|  -0.089|    -0.17|       3|          0|       3(     3)|   84.17%|   0:00:00.0|  2253.6M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   4|  -0.089|    -0.17|       3|          0|       0(     0)|   84.17%|   0:00:00.0|  2253.6M|
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Capturing REF for hold ...
[10/11 11:57:17    229s]    Hold Timing Snapshot: (REF)
[10/11 11:57:17    229s]              All PG WNS: -0.089
[10/11 11:57:17    229s]              All PG TNS: -0.172
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *info:    Total 2 cells added for Phase I
[10/11 11:57:17    229s] *info:        in which 0 is ripple commits (0.000%)
[10/11 11:57:17    229s] *info:    Total 3 instances resized for Phase I
[10/11 11:57:17    229s] *info:        in which 3 FF resizing 
[10/11 11:57:17    229s] *info:        in which 0 ripple resizing (0.000%)
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]    Hold Timing Summary  - Phase I 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]  Target slack:       0.0000 ns
[10/11 11:57:17    229s]  View: hold 
[10/11 11:57:17    229s]    WNS:      -0.0889
[10/11 11:57:17    229s]    TNS:      -0.1720
[10/11 11:57:17    229s]    VP :            3
[10/11 11:57:17    229s]    Worst hold path end point: COUNT_reg[3]/D 
[10/11 11:57:17    229s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.884  |  8.884  |  9.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Density: 84.167%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[10/11 11:57:17    229s] *info: Hold Batch Commit is enabled
[10/11 11:57:17    229s] *info: Levelized Batch Commit is enabled
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Phase II ......
[10/11 11:57:17    229s] Executing transform: AddBuffer
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   0|  -0.089|    -0.17|       3|          0|       0(     0)|   84.17%|   0:00:00.0|  2263.6M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   1|  -0.089|    -0.17|       3|          0|       0(     0)|   84.17%|   0:00:00.0|  2263.6M|
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Capturing REF for hold ...
[10/11 11:57:17    229s]    Hold Timing Snapshot: (REF)
[10/11 11:57:17    229s]              All PG WNS: -0.089
[10/11 11:57:17    229s]              All PG TNS: -0.172
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]    Hold Timing Summary  - Phase II 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]  Target slack:       0.0000 ns
[10/11 11:57:17    229s]  View: hold 
[10/11 11:57:17    229s]    WNS:      -0.0889
[10/11 11:57:17    229s]    TNS:      -0.1720
[10/11 11:57:17    229s]    VP :            3
[10/11 11:57:17    229s]    Worst hold path end point: COUNT_reg[3]/D 
[10/11 11:57:17    229s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.884  |  8.884  |  9.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Density: 84.167%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[10/11 11:57:17    229s] *info: Hold Batch Commit is enabled
[10/11 11:57:17    229s] *info: Levelized Batch Commit is enabled
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Phase III ......
[10/11 11:57:17    229s] Executing transform: AddBuffer + LegalResize
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   0|  -0.089|    -0.17|       3|          0|       0(     0)|   84.17%|   0:00:00.0|  2263.6M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   1|  -0.089|    -0.17|       3|          0|       0(     0)|   84.17%|   0:00:00.0|  2263.6M|
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Capturing REF for hold ...
[10/11 11:57:17    229s]    Hold Timing Snapshot: (REF)
[10/11 11:57:17    229s]              All PG WNS: -0.089
[10/11 11:57:17    229s]              All PG TNS: -0.172
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]    Hold Timing Summary  - Phase III 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]  Target slack:       0.0000 ns
[10/11 11:57:17    229s]  View: hold 
[10/11 11:57:17    229s]    WNS:      -0.0889
[10/11 11:57:17    229s]    TNS:      -0.1720
[10/11 11:57:17    229s]    VP :            3
[10/11 11:57:17    229s]    Worst hold path end point: COUNT_reg[3]/D 
[10/11 11:57:17    229s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.884  |  8.884  |  9.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Density: 84.167%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[10/11 11:57:17    229s] *info: Hold Batch Commit is enabled
[10/11 11:57:17    229s] *info: Levelized Batch Commit is enabled
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Phase IV ......
[10/11 11:57:17    229s] Executing transform: AddBuffer + Resize
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] |   0|  -0.089|    -0.17|       3|          0|       0(     0)|   84.17%|   0:00:00.0|  2263.6M|
[10/11 11:57:17    229s] Worst hold path end point:
[10/11 11:57:17    229s]   COUNT_reg[3]/D
[10/11 11:57:17    229s]     net: n_15 (nrTerm=2)
[10/11 11:57:17    229s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/11 11:57:17    229s] |   1|  -0.052|    -0.05|       1|          2|       0(     0)|   97.92%|   0:00:00.0|  2263.6M|
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Capturing REF for hold ...
[10/11 11:57:17    229s]    Hold Timing Snapshot: (REF)
[10/11 11:57:17    229s]              All PG WNS: -0.052
[10/11 11:57:17    229s]              All PG TNS: -0.052
[10/11 11:57:17    229s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *info:    Total 2 cells added for Phase IV
[10/11 11:57:17    229s] *info:        in which 0 is ripple commits (0.000%)
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]    Hold Timing Summary  - Phase IV 
[10/11 11:57:17    229s] --------------------------------------------------- 
[10/11 11:57:17    229s]  Target slack:       0.0000 ns
[10/11 11:57:17    229s]  View: hold 
[10/11 11:57:17    229s]    WNS:      -0.0519
[10/11 11:57:17    229s]    TNS:      -0.0519
[10/11 11:57:17    229s]    VP :            1
[10/11 11:57:17    229s]    Worst hold path end point: COUNT_reg[3]/D 
[10/11 11:57:17    229s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.877  |  8.884  |  8.877  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Density: 97.917%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] =======================================================================
[10/11 11:57:17    229s]                 Reasons for remaining hold violations
[10/11 11:57:17    229s] =======================================================================
[10/11 11:57:17    229s] *info: Total 4 net(s) have violated hold timing slacks.
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Buffering failure reasons
[10/11 11:57:17    229s] ------------------------------------------------
[10/11 11:57:17    229s] *info:     4 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] Resizing failure reasons
[10/11 11:57:17    229s] ------------------------------------------------
[10/11 11:57:17    229s] *info:     1 net(s): Could not be fixed because of internal reason: FTermNode.
[10/11 11:57:17    229s] *info:     3 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *** Finished Core Fixing (fixHold) cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:03:50 mem=2263.6M density=97.917% ***
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] *info:
[10/11 11:57:17    229s] *info: Added a total of 4 cells to fix/reduce hold violation
[10/11 11:57:17    229s] *info:          in which 1 termBuffering
[10/11 11:57:17    229s] *info:          in which 0 dummyBuffering
[10/11 11:57:17    229s] *info:
[10/11 11:57:17    229s] *info: Summary: 
[10/11 11:57:17    229s] *info:            1 cell  of type 'CLKBUFX2' (6.0, 	26.488) used
[10/11 11:57:17    229s] *info:            1 cell  of type 'DLY1X1' (11.0, 	51.825) used
[10/11 11:57:17    229s] *info:            1 cell  of type 'DLY1X4' (14.0, 	13.296) used
[10/11 11:57:17    229s] *info:            1 cell  of type 'DLY2X1' (19.0, 	52.160) used
[10/11 11:57:17    229s] *info:
[10/11 11:57:17    229s] *info: Total 3 instances resized
[10/11 11:57:17    229s] *info:       in which 3 FF resizing
[10/11 11:57:17    229s] *info:
[10/11 11:57:17    229s] 
[10/11 11:57:17    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2263.6M, EPOCH TIME: 1760164037.992322
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2248.6M, EPOCH TIME: 1760164037.993421
[10/11 11:57:17    229s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2248.6M, EPOCH TIME: 1760164037.993464
[10/11 11:57:17    229s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2248.6M, EPOCH TIME: 1760164037.993483
[10/11 11:57:17    229s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2248.6M, EPOCH TIME: 1760164037.994727
[10/11 11:57:17    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:17    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    229s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2248.6M, EPOCH TIME: 1760164038.000334
[10/11 11:57:18    229s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2248.6M, EPOCH TIME: 1760164038.000358
[10/11 11:57:18    229s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.000371
[10/11 11:57:18    229s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2248.6M, EPOCH TIME: 1760164038.000385
[10/11 11:57:18    229s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.000411
[10/11 11:57:18    229s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2248.6M, EPOCH TIME: 1760164038.000430
[10/11 11:57:18    229s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:2248.6M, EPOCH TIME: 1760164038.000439
[10/11 11:57:18    229s] TDRefine: refinePlace mode is spiral
[10/11 11:57:18    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7264.4
[10/11 11:57:18    229s] OPERPROF: Starting RefinePlace at level 1, MEM:2248.6M, EPOCH TIME: 1760164038.000456
[10/11 11:57:18    229s] *** Starting refinePlace (0:03:50 mem=2248.6M) ***
[10/11 11:57:18    229s] Total net bbox length = 2.852e+02 (1.441e+02 1.411e+02) (ext = 7.700e+01)
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    229s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/11 11:57:18    229s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/11 11:57:18    229s] Type 'man IMPSP-5140' for more detail.
[10/11 11:57:18    229s] **WARN: (IMPSP-315):	Found 39 instances insts with no PG Term connections.
[10/11 11:57:18    229s] Type 'man IMPSP-315' for more detail.
[10/11 11:57:18    229s] (I)      Default pattern map key = counter_default.
[10/11 11:57:18    229s] (I)      Default pattern map key = counter_default.
[10/11 11:57:18    229s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2248.6M, EPOCH TIME: 1760164038.001708
[10/11 11:57:18    229s] Starting refinePlace ...
[10/11 11:57:18    229s] (I)      Default pattern map key = counter_default.
[10/11 11:57:18    229s] One DDP V2 for no tweak run.
[10/11 11:57:18    229s] (I)      Default pattern map key = counter_default.
[10/11 11:57:18    229s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2248.6M, EPOCH TIME: 1760164038.002699
[10/11 11:57:18    229s] DDP initSite1 nrRow 5 nrJob 5
[10/11 11:57:18    229s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2248.6M, EPOCH TIME: 1760164038.002719
[10/11 11:57:18    229s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.002730
[10/11 11:57:18    229s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2248.6M, EPOCH TIME: 1760164038.002741
[10/11 11:57:18    229s] DDP markSite nrRow 5 nrJob 5
[10/11 11:57:18    229s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.002754
[10/11 11:57:18    229s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.002763
[10/11 11:57:18    229s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/11 11:57:18    229s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2248.6M, EPOCH TIME: 1760164038.003122
[10/11 11:57:18    229s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2248.6M, EPOCH TIME: 1760164038.003133
[10/11 11:57:18    229s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.003145
[10/11 11:57:18    229s] ** Cut row section cpu time 0:00:00.0.
[10/11 11:57:18    229s]  ** Cut row section real time 0:00:00.0.
[10/11 11:57:18    229s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.003159
[10/11 11:57:18    229s]   Spread Effort: high, pre-route mode, useDDP on.
[10/11 11:57:18    229s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2248.6MB) @(0:03:50 - 0:03:50).
[10/11 11:57:18    229s] Move report: preRPlace moves 17 insts, mean move: 4.04 um, max move: 13.92 um 
[10/11 11:57:18    229s] 	Max move on inst (g315__7098): (17.40, 8.12) --> (20.88, 18.56)
[10/11 11:57:18    229s] 	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
[10/11 11:57:18    229s] wireLenOptFixPriorityInst 0 inst fixed
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/11 11:57:18    229s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/11 11:57:18    229s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:57:18    229s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/11 11:57:18    229s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2248.6MB) @(0:03:50 - 0:03:50).
[10/11 11:57:18    229s] Move report: Detail placement moves 17 insts, mean move: 4.04 um, max move: 13.92 um 
[10/11 11:57:18    229s] 	Max move on inst (g315__7098): (17.40, 8.12) --> (20.88, 18.56)
[10/11 11:57:18    229s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2248.6MB
[10/11 11:57:18    229s] Statistics of distance of Instance movement in refine placement:
[10/11 11:57:18    229s]   maximum (X+Y) =        13.92 um
[10/11 11:57:18    229s]   inst (g315__7098) with max move: (17.4, 8.12) -> (20.88, 18.56)
[10/11 11:57:18    229s]   mean    (X+Y) =         4.04 um
[10/11 11:57:18    229s] Summary Report:
[10/11 11:57:18    229s] Instances move: 17 (out of 24 movable)
[10/11 11:57:18    229s] Instances flipped: 0
[10/11 11:57:18    229s] Mean displacement: 4.04 um
[10/11 11:57:18    229s] Max displacement: 13.92 um (Instance: g315__7098) (17.4, 8.12) -> (20.88, 18.56)
[10/11 11:57:18    229s] 	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
[10/11 11:57:18    229s] Total instances moved : 17
[10/11 11:57:18    229s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:2248.6M, EPOCH TIME: 1760164038.004078
[10/11 11:57:18    229s] Total net bbox length = 3.250e+02 (1.545e+02 1.705e+02) (ext = 8.367e+01)
[10/11 11:57:18    229s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2248.6MB
[10/11 11:57:18    229s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2248.6MB) @(0:03:50 - 0:03:50).
[10/11 11:57:18    229s] *** Finished refinePlace (0:03:50 mem=2248.6M) ***
[10/11 11:57:18    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7264.4
[10/11 11:57:18    229s] OPERPROF: Finished RefinePlace at level 1, CPU:0.004, REAL:0.004, MEM:2248.6M, EPOCH TIME: 1760164038.004166
[10/11 11:57:18    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2248.6M, EPOCH TIME: 1760164038.004223
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2248.6M, EPOCH TIME: 1760164038.004950
[10/11 11:57:18    229s] *** maximum move = 13.92 um ***
[10/11 11:57:18    229s] *** Finished re-routing un-routed nets (2248.6M) ***
[10/11 11:57:18    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2248.6M, EPOCH TIME: 1760164038.005066
[10/11 11:57:18    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2248.6M, EPOCH TIME: 1760164038.006153
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2248.6M, EPOCH TIME: 1760164038.011514
[10/11 11:57:18    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2248.6M, EPOCH TIME: 1760164038.011536
[10/11 11:57:18    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.011551
[10/11 11:57:18    229s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2248.6M, EPOCH TIME: 1760164038.011564
[10/11 11:57:18    229s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2248.6M, EPOCH TIME: 1760164038.011588
[10/11 11:57:18    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2248.6M, EPOCH TIME: 1760164038.011606
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=2248.6M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.877  |  8.884  |  8.877  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

Density: 97.917%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[10/11 11:57:18    229s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:50 mem=2258.6M density=97.917%) ***
[10/11 11:57:18    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7264.7
[10/11 11:57:18    229s] **INFO: total 22 insts, 24 nets marked don't touch
[10/11 11:57:18    229s] **INFO: total 22 insts, 24 nets marked don't touch DB property
[10/11 11:57:18    229s] **INFO: total 22 insts, 24 nets unmarked don't touch

[10/11 11:57:18    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.5M, EPOCH TIME: 1760164038.016602
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2168.5M, EPOCH TIME: 1760164038.017515
[10/11 11:57:18    229s] TotalInstCnt at PhyDesignMc Destruction: 24
[10/11 11:57:18    229s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:49.7/0:47:11.9 (0.1), mem = 2168.5M
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] =============================================================================================
[10/11 11:57:18    229s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.15-s110_1
[10/11 11:57:18    229s] =============================================================================================
[10/11 11:57:18    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:18    229s] ---------------------------------------------------------------------------------------------
[10/11 11:57:18    229s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.4
[10/11 11:57:18    229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ OptimizationStep       ]      5   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:57:18    229s] [ OptSingleIteration     ]     13   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[10/11 11:57:18    229s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ OptEval                ]      8   0:00:00.1  (  37.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/11 11:57:18    229s] [ OptCommit              ]      8   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/11 11:57:18    229s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[10/11 11:57:18    229s] [ IncrDelayCalc          ]     15   0:00:00.0  (  12.0 % )     0:00:00.0 /  0:00:00.0    0.5
[10/11 11:57:18    229s] [ HoldReEval             ]      7   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldCollectNode        ]     14   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldSortNodeList       ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldBottleneckCount    ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldCacheNodeWeight    ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldBuildSlackGraph    ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldDBCommit           ]     11   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ HoldTimerCalcSummary   ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ RefinePlace            ]      1   0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:18    229s] [ TimingUpdate           ]     13   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ TimingReport           ]      6   0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    0.5
[10/11 11:57:18    229s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    229s] [ MISC                   ]          0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    1.4
[10/11 11:57:18    229s] ---------------------------------------------------------------------------------------------
[10/11 11:57:18    229s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:57:18    229s] ---------------------------------------------------------------------------------------------
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2168.5M, EPOCH TIME: 1760164038.019008
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2168.5M, EPOCH TIME: 1760164038.024588
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] *** Steiner Routed Nets: 29.630%; Threshold: 100; Threshold for Hold: 100
[10/11 11:57:18    229s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=2168.5M
[10/11 11:57:18    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=2168.5M
[10/11 11:57:18    229s] Re-routed 0 nets
[10/11 11:57:18    229s] GigaOpt_HOLD: Recover setup timing after hold fixing
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:18    229s] Deleting Lib Analyzer.
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:18    229s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:18    229s] Summary for sequential cells identification: 
[10/11 11:57:18    229s]   Identified SBFF number: 112
[10/11 11:57:18    229s]   Identified MBFF number: 0
[10/11 11:57:18    229s]   Identified SB Latch number: 0
[10/11 11:57:18    229s]   Identified MB Latch number: 0
[10/11 11:57:18    229s]   Not identified SBFF number: 8
[10/11 11:57:18    229s]   Not identified MBFF number: 0
[10/11 11:57:18    229s]   Not identified SB Latch number: 0
[10/11 11:57:18    229s]   Not identified MB Latch number: 0
[10/11 11:57:18    229s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:18    229s]  Visiting view : setup
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:18    229s]  Visiting view : hold
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:18    229s] TLC MultiMap info (StdDelay):
[10/11 11:57:18    229s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:18    229s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:18    229s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:18    229s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:18    229s]  Setting StdDelay to: 35.9ps
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:18    229s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[10/11 11:57:18    229s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 11:57:18    229s] Summary for sequential cells identification: 
[10/11 11:57:18    229s]   Identified SBFF number: 112
[10/11 11:57:18    229s]   Identified MBFF number: 0
[10/11 11:57:18    229s]   Identified SB Latch number: 0
[10/11 11:57:18    229s]   Identified MB Latch number: 0
[10/11 11:57:18    229s]   Not identified SBFF number: 8
[10/11 11:57:18    229s]   Not identified MBFF number: 0
[10/11 11:57:18    229s]   Not identified SB Latch number: 0
[10/11 11:57:18    229s]   Not identified MB Latch number: 0
[10/11 11:57:18    229s]   Number of sequential cells which are not FFs: 32
[10/11 11:57:18    229s]  Visiting view : setup
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[10/11 11:57:18    229s]  Visiting view : hold
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = -1
[10/11 11:57:18    229s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[10/11 11:57:18    229s] TLC MultiMap info (StdDelay):
[10/11 11:57:18    229s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 11:57:18    229s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 11:57:18    229s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 11:57:18    229s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 11:57:18    229s]  Setting StdDelay to: 35.9ps
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 11:57:18    229s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[10/11 11:57:18    229s] GigaOpt: WNS bump threshold: 0.01795
[10/11 11:57:18    229s] GigaOpt: Skipping postEco optimization
[10/11 11:57:18    229s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[10/11 11:57:18    229s] GigaOpt: Skipping nonLegal postEco optimization
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] Active setup views:
[10/11 11:57:18    229s]  setup
[10/11 11:57:18    229s]   Dominating endpoints: 0
[10/11 11:57:18    229s]   Dominating TNS: -0.000
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2204.69 MB )
[10/11 11:57:18    229s] (I)      ==================== Layers =====================
[10/11 11:57:18    229s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:18    229s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/11 11:57:18    229s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:18    229s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[10/11 11:57:18    229s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[10/11 11:57:18    229s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:18    229s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[10/11 11:57:18    229s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[10/11 11:57:18    229s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[10/11 11:57:18    229s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[10/11 11:57:18    229s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[10/11 11:57:18    229s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[10/11 11:57:18    229s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[10/11 11:57:18    229s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[10/11 11:57:18    229s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[10/11 11:57:18    229s] (I)      +-----+----+---------+---------+--------+-------+
[10/11 11:57:18    229s] (I)      Started Import and model ( Curr Mem: 2204.69 MB )
[10/11 11:57:18    229s] (I)      Default pattern map key = counter_default.
[10/11 11:57:18    229s] (I)      == Non-default Options ==
[10/11 11:57:18    229s] (I)      Build term to term wires                           : false
[10/11 11:57:18    229s] (I)      Maximum routing layer                              : 9
[10/11 11:57:18    229s] (I)      Number of threads                                  : 1
[10/11 11:57:18    229s] (I)      Method to set GCell size                           : row
[10/11 11:57:18    229s] (I)      Counted 160 PG shapes. We will not process PG shapes layer by layer.
[10/11 11:57:18    229s] (I)      Use row-based GCell size
[10/11 11:57:18    229s] (I)      Use row-based GCell align
[10/11 11:57:18    229s] (I)      layer 0 area = 280000
[10/11 11:57:18    229s] (I)      layer 1 area = 320000
[10/11 11:57:18    229s] (I)      layer 2 area = 320000
[10/11 11:57:18    229s] (I)      layer 3 area = 320000
[10/11 11:57:18    229s] (I)      layer 4 area = 320000
[10/11 11:57:18    229s] (I)      layer 5 area = 320000
[10/11 11:57:18    229s] (I)      layer 6 area = 320000
[10/11 11:57:18    229s] (I)      layer 7 area = 800000
[10/11 11:57:18    229s] (I)      layer 8 area = 800000
[10/11 11:57:18    229s] (I)      GCell unit size   : 5220
[10/11 11:57:18    229s] (I)      GCell multiplier  : 1
[10/11 11:57:18    229s] (I)      GCell row height  : 5220
[10/11 11:57:18    229s] (I)      Actual row height : 5220
[10/11 11:57:18    229s] (I)      GCell align ref   : 16240 16240
[10/11 11:57:18    229s] [NR-eGR] Track table information for default rule: 
[10/11 11:57:18    229s] [NR-eGR] Metal1 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal2 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal3 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal4 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal5 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal6 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal7 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal8 has single uniform track structure
[10/11 11:57:18    229s] [NR-eGR] Metal9 has single uniform track structure
[10/11 11:57:18    229s] (I)      =============== Default via ================
[10/11 11:57:18    229s] (I)      +---+------------------+-------------------+
[10/11 11:57:18    229s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/11 11:57:18    229s] (I)      +---+------------------+-------------------+
[10/11 11:57:18    229s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/11 11:57:18    229s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/11 11:57:18    229s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/11 11:57:18    229s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/11 11:57:18    229s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/11 11:57:18    229s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/11 11:57:18    229s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/11 11:57:18    229s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/11 11:57:18    229s] (I)      +---+------------------+-------------------+
[10/11 11:57:18    229s] [NR-eGR] Read 254 PG shapes
[10/11 11:57:18    229s] [NR-eGR] Read 0 clock shapes
[10/11 11:57:18    229s] [NR-eGR] Read 0 other shapes
[10/11 11:57:18    229s] [NR-eGR] #Routing Blockages  : 0
[10/11 11:57:18    229s] [NR-eGR] #Instance Blockages : 0
[10/11 11:57:18    229s] [NR-eGR] #PG Blockages       : 254
[10/11 11:57:18    229s] [NR-eGR] #Halo Blockages     : 0
[10/11 11:57:18    229s] [NR-eGR] #Boundary Blockages : 0
[10/11 11:57:18    229s] [NR-eGR] #Clock Blockages    : 0
[10/11 11:57:18    229s] [NR-eGR] #Other Blockages    : 0
[10/11 11:57:18    229s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/11 11:57:18    229s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/11 11:57:18    229s] [NR-eGR] Read 27 nets ( ignored 0 )
[10/11 11:57:18    229s] (I)      early_global_route_priority property id does not exist.
[10/11 11:57:18    229s] (I)      Read Num Blocks=254  Num Prerouted Wires=0  Num CS=0
[10/11 11:57:18    229s] (I)      Layer 1 (V) : #blockages 24 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 2 (H) : #blockages 24 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 3 (V) : #blockages 24 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 7 (V) : #blockages 62 : #preroutes 0
[10/11 11:57:18    229s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[10/11 11:57:18    229s] (I)      Number of ignored nets                =      0
[10/11 11:57:18    229s] (I)      Number of connected nets              =      0
[10/11 11:57:18    229s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/11 11:57:18    229s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/11 11:57:18    229s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/11 11:57:18    229s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/11 11:57:18    229s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/11 11:57:18    229s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/11 11:57:18    229s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/11 11:57:18    229s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/11 11:57:18    229s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/11 11:57:18    229s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/11 11:57:18    229s] (I)      Ndr track 0 does not exist
[10/11 11:57:18    229s] (I)      ---------------------Grid Graph Info--------------------
[10/11 11:57:18    229s] (I)      Routing area        : (0, 0) - (63220, 58580)
[10/11 11:57:18    229s] (I)      Core area           : (16240, 16240) - (46980, 42340)
[10/11 11:57:18    229s] (I)      Site width          :   580  (dbu)
[10/11 11:57:18    229s] (I)      Row height          :  5220  (dbu)
[10/11 11:57:18    229s] (I)      GCell row height    :  5220  (dbu)
[10/11 11:57:18    229s] (I)      GCell width         :  5220  (dbu)
[10/11 11:57:18    229s] (I)      GCell height        :  5220  (dbu)
[10/11 11:57:18    229s] (I)      Grid                :    12    12     9
[10/11 11:57:18    229s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/11 11:57:18    229s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/11 11:57:18    229s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/11 11:57:18    229s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[10/11 11:57:18    229s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[10/11 11:57:18    229s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/11 11:57:18    229s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/11 11:57:18    229s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[10/11 11:57:18    229s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/11 11:57:18    229s] (I)      Total num of tracks :   101   109   101   109   101   109   101    35    33
[10/11 11:57:18    229s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[10/11 11:57:18    229s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/11 11:57:18    229s] (I)      --------------------------------------------------------
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] [NR-eGR] ============ Routing rule table ============
[10/11 11:57:18    229s] [NR-eGR] Rule id: 0  Nets: 27
[10/11 11:57:18    229s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/11 11:57:18    229s] (I)                    Layer    2    3    4    5    6    7     8     9 
[10/11 11:57:18    229s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[10/11 11:57:18    229s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[10/11 11:57:18    229s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[10/11 11:57:18    229s] [NR-eGR] ========================================
[10/11 11:57:18    229s] [NR-eGR] 
[10/11 11:57:18    229s] (I)      =============== Blocked Tracks ===============
[10/11 11:57:18    229s] (I)      +-------+---------+----------+---------------+
[10/11 11:57:18    229s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/11 11:57:18    229s] (I)      +-------+---------+----------+---------------+
[10/11 11:57:18    229s] (I)      |     1 |       0 |        0 |         0.00% |
[10/11 11:57:18    229s] (I)      |     2 |    1308 |      192 |        14.68% |
[10/11 11:57:18    229s] (I)      |     3 |    1212 |       84 |         6.93% |
[10/11 11:57:18    229s] (I)      |     4 |    1308 |      192 |        14.68% |
[10/11 11:57:18    229s] (I)      |     5 |    1212 |       84 |         6.93% |
[10/11 11:57:18    229s] (I)      |     6 |    1308 |      192 |        14.68% |
[10/11 11:57:18    229s] (I)      |     7 |    1212 |       84 |         6.93% |
[10/11 11:57:18    229s] (I)      |     8 |     420 |      315 |        75.00% |
[10/11 11:57:18    229s] (I)      |     9 |     396 |      294 |        74.24% |
[10/11 11:57:18    229s] (I)      +-------+---------+----------+---------------+
[10/11 11:57:18    229s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2204.69 MB )
[10/11 11:57:18    229s] (I)      Reset routing kernel
[10/11 11:57:18    229s] (I)      Started Global Routing ( Curr Mem: 2204.69 MB )
[10/11 11:57:18    229s] (I)      totalPins=83  totalGlobalPin=76 (91.57%)
[10/11 11:57:18    229s] (I)      total 2D Cap : 7365 = (3528 H, 3837 V)
[10/11 11:57:18    229s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 9]
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] (I)      ============  Phase 1a Route ============
[10/11 11:57:18    229s] (I)      Usage: 125 = (62 H, 63 V) = (1.76% H, 1.64% V) = (1.618e+02um H, 1.644e+02um V)
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] (I)      ============  Phase 1b Route ============
[10/11 11:57:18    229s] (I)      Usage: 125 = (62 H, 63 V) = (1.76% H, 1.64% V) = (1.618e+02um H, 1.644e+02um V)
[10/11 11:57:18    229s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.262500e+02um
[10/11 11:57:18    229s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/11 11:57:18    229s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] (I)      ============  Phase 1c Route ============
[10/11 11:57:18    229s] (I)      Usage: 125 = (62 H, 63 V) = (1.76% H, 1.64% V) = (1.618e+02um H, 1.644e+02um V)
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] (I)      ============  Phase 1d Route ============
[10/11 11:57:18    229s] (I)      Usage: 125 = (62 H, 63 V) = (1.76% H, 1.64% V) = (1.618e+02um H, 1.644e+02um V)
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] (I)      ============  Phase 1e Route ============
[10/11 11:57:18    229s] (I)      Usage: 125 = (62 H, 63 V) = (1.76% H, 1.64% V) = (1.618e+02um H, 1.644e+02um V)
[10/11 11:57:18    229s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.262500e+02um
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] (I)      ============  Phase 1l Route ============
[10/11 11:57:18    229s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/11 11:57:18    229s] (I)      Layer  2:       1136        90         0           0        1188    ( 0.00%) 
[10/11 11:57:18    229s] (I)      Layer  3:       1057        62         0           0        1188    ( 0.00%) 
[10/11 11:57:18    229s] (I)      Layer  4:       1136         4         0           0        1188    ( 0.00%) 
[10/11 11:57:18    229s] (I)      Layer  5:       1057         0         0           0        1188    ( 0.00%) 
[10/11 11:57:18    229s] (I)      Layer  6:       1136         0         0           0        1188    ( 0.00%) 
[10/11 11:57:18    229s] (I)      Layer  7:       1057         0         0           0        1188    ( 0.00%) 
[10/11 11:57:18    229s] (I)      Layer  8:         70         0         0         240         156    (60.61%) 
[10/11 11:57:18    229s] (I)      Layer  9:         87         0         0         186         210    (46.97%) 
[10/11 11:57:18    229s] (I)      Total:          6736       156         0         426        7494    ( 5.38%) 
[10/11 11:57:18    229s] (I)      
[10/11 11:57:18    229s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/11 11:57:18    229s] [NR-eGR]                        OverCon            
[10/11 11:57:18    229s] [NR-eGR]                         #Gcell     %Gcell
[10/11 11:57:18    229s] [NR-eGR]        Layer             (1-0)    OverCon
[10/11 11:57:18    229s] [NR-eGR] ----------------------------------------------
[10/11 11:57:18    229s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR] ----------------------------------------------
[10/11 11:57:18    229s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[10/11 11:57:18    229s] [NR-eGR] 
[10/11 11:57:18    229s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2204.69 MB )
[10/11 11:57:18    229s] (I)      total 2D Cap : 7377 = (3540 H, 3837 V)
[10/11 11:57:18    229s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/11 11:57:18    229s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2204.69 MB )
[10/11 11:57:18    229s] (I)      ====================================== Runtime Summary ======================================
[10/11 11:57:18    229s] (I)       Step                                        %        Start       Finish      Real       CPU 
[10/11 11:57:18    229s] (I)      ---------------------------------------------------------------------------------------------
[10/11 11:57:18    229s] (I)       Early Global Route kernel             100.00%  2059.95 sec  2059.96 sec  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)       +-Import and model                     20.81%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Create place DB                     1.45%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Import place data                 1.21%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read instances and placement    0.57%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read nets                       0.22%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Create route DB                    11.37%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Import route data (1T)           10.15%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read blockages ( Layer 2-9 )    2.15%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read routing blockages        0.01%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read instance blockages       0.11%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read PG blockages             0.27%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read clock blockages          0.05%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read other blockages          0.05%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read halo blockages           0.01%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Read boundary cut boxes       0.01%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read blackboxes                 0.04%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read prerouted                  0.14%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read unlegalized nets           0.02%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Read nets                       0.25%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Set up via pillars              0.02%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Initialize 3D grid graph        0.05%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Model blockage capacity         0.94%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | | +-Initialize 3D capacity        0.66%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Read aux data                       0.01%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Others data preparation             0.09%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Create route kernel                 6.78%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       +-Global Routing                       63.69%  2059.96 sec  2059.96 sec  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)       | +-Initialization                      0.10%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Net group 1                        60.79%  2059.96 sec  2059.96 sec  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)       | | +-Generate topology                 0.21%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Phase 1a                          3.82%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Pattern routing (1T)            3.18%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Add via demand to 2D            0.07%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Phase 1b                          0.17%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Phase 1c                          0.05%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Phase 1d                          0.05%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Phase 1e                          0.33%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | | +-Route legalization              0.01%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | | +-Phase 1l                         54.08%  2059.96 sec  2059.96 sec  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)       | | | +-Layer assignment (1T)          53.66%  2059.96 sec  2059.96 sec  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)       | +-Clean cong LA                       0.01%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       +-Export 3D cong map                    0.57%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)       | +-Export 2D cong map                  0.15%  2059.96 sec  2059.96 sec  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)      ==================== Summary by functions =====================
[10/11 11:57:18    229s] (I)       Lv  Step                                %      Real       CPU 
[10/11 11:57:18    229s] (I)      ---------------------------------------------------------------
[10/11 11:57:18    229s] (I)        0  Early Global Route kernel     100.00%  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)        1  Global Routing                 63.69%  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)        1  Import and model               20.81%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        1  Export 3D cong map              0.57%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Net group 1                    60.79%  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)        2  Create route DB                11.37%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Create route kernel             6.78%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Create place DB                 1.45%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Export 2D cong map              0.15%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Initialization                  0.10%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Phase 1l                       54.08%  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)        3  Import route data (1T)         10.15%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Phase 1a                        3.82%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Import place data               1.21%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Phase 1e                        0.33%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Generate topology               0.21%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Phase 1b                        0.17%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Phase 1c                        0.05%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Layer assignment (1T)          53.66%  0.01 sec  0.01 sec 
[10/11 11:57:18    229s] (I)        4  Pattern routing (1T)            3.18%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Read blockages ( Layer 2-9 )    2.15%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Model blockage capacity         0.94%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Read instances and placement    0.57%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Read nets                       0.47%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Read prerouted                  0.14%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Add via demand to 2D            0.07%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Initialize 3D capacity          0.66%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read PG blockages               0.27%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read instance blockages         0.11%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[10/11 11:57:18    229s] OPERPROF: Starting HotSpotCal at level 1, MEM:2204.7M, EPOCH TIME: 1760164038.075652
[10/11 11:57:18    229s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:18    229s] [hotspot] |            |   max hotspot | total hotspot |
[10/11 11:57:18    229s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:18    229s] [hotspot] | normalized |          0.00 |          0.00 |
[10/11 11:57:18    229s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:18    229s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/11 11:57:18    229s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/11 11:57:18    229s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2204.7M, EPOCH TIME: 1760164038.075745
[10/11 11:57:18    229s] [hotspot] Hotspot report including placement blocked areas
[10/11 11:57:18    229s] OPERPROF: Starting HotSpotCal at level 1, MEM:2204.7M, EPOCH TIME: 1760164038.075793
[10/11 11:57:18    229s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:18    229s] [hotspot] |            |   max hotspot | total hotspot |
[10/11 11:57:18    229s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:18    229s] [hotspot] | normalized |          0.00 |          0.00 |
[10/11 11:57:18    229s] [hotspot] +------------+---------------+---------------+
[10/11 11:57:18    229s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/11 11:57:18    229s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/11 11:57:18    229s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2204.7M, EPOCH TIME: 1760164038.075869
[10/11 11:57:18    229s] Reported timing to dir ./timingReports
[10/11 11:57:18    229s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1994.6M, totSessionCpu=0:03:50 **
[10/11 11:57:18    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2143.2M, EPOCH TIME: 1760164038.094347
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2143.2M, EPOCH TIME: 1760164038.100395
[10/11 11:57:18    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:18    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Deleting Cell Server Begin ...
[10/11 11:57:18    229s] 
[10/11 11:57:18    229s] TimeStamp Deleting Cell Server End ...
[10/11 11:57:18    229s] Starting delay calculation for Hold views
[10/11 11:57:18    229s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:18    229s] #################################################################################
[10/11 11:57:18    229s] # Design Stage: PreRoute
[10/11 11:57:18    229s] # Design Name: counter
[10/11 11:57:18    229s] # Design Mode: 90nm
[10/11 11:57:18    229s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:18    229s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:18    229s] # Signoff Settings: SI Off 
[10/11 11:57:18    229s] #################################################################################
[10/11 11:57:18    229s] Calculate delays in BcWc mode...
[10/11 11:57:18    229s] Topological Sorting (REAL = 0:00:00.0, MEM = 2139.2M, InitMEM = 2139.2M)
[10/11 11:57:18    229s] Start delay calculation (fullDC) (1 T). (MEM=2139.2)
[10/11 11:57:18    229s] *** Calculating scaling factor for fast_timing libraries using the default operating condition of each library.
[10/11 11:57:18    229s] End AAE Lib Interpolated Model. (MEM=2150.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:18    229s] Total number of fetched objects 27
[10/11 11:57:18    229s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:18    229s] End delay calculation. (MEM=2167.14 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:18    229s] End delay calculation (fullDC). (MEM=2167.14 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:18    229s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2167.1M) ***
[10/11 11:57:18    229s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:50 mem=2167.1M)
[10/11 11:57:18    229s] Starting delay calculation for Setup views
[10/11 11:57:18    229s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/11 11:57:18    229s] #################################################################################
[10/11 11:57:18    229s] # Design Stage: PreRoute
[10/11 11:57:18    229s] # Design Name: counter
[10/11 11:57:18    229s] # Design Mode: 90nm
[10/11 11:57:18    229s] # Analysis Mode: MMMC Non-OCV 
[10/11 11:57:18    229s] # Parasitics Mode: No SPEF/RCDB 
[10/11 11:57:18    229s] # Signoff Settings: SI Off 
[10/11 11:57:18    229s] #################################################################################
[10/11 11:57:18    229s] Calculate delays in BcWc mode...
[10/11 11:57:18    229s] Topological Sorting (REAL = 0:00:00.0, MEM = 2111.6M, InitMEM = 2111.6M)
[10/11 11:57:18    229s] Start delay calculation (fullDC) (1 T). (MEM=2111.63)
[10/11 11:57:18    229s] *** Calculating scaling factor for slow_timing libraries using the default operating condition of each library.
[10/11 11:57:18    229s] End AAE Lib Interpolated Model. (MEM=2123.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:18    229s] Total number of fetched objects 27
[10/11 11:57:18    229s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/11 11:57:18    229s] End delay calculation. (MEM=2170.84 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:18    229s] End delay calculation (fullDC). (MEM=2170.84 CPU=0:00:00.0 REAL=0:00:00.0)
[10/11 11:57:18    229s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2170.8M) ***
[10/11 11:57:18    230s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:50 mem=2170.8M)
[10/11 11:57:18    230s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 
Hold views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.879  |  8.886  |  8.879  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.052  |  0.003  | -0.052  |
|           TNS (ns):| -0.052  |  0.000  | -0.052  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|    6    |    4    |    5    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/11 11:57:18    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.3M, EPOCH TIME: 1760164038.886225
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] 
[10/11 11:57:18    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2141.3M, EPOCH TIME: 1760164038.892470
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] Density: 97.917%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.3M, EPOCH TIME: 1760164038.894519
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] 
[10/11 11:57:18    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2141.3M, EPOCH TIME: 1760164038.900199
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.3M, EPOCH TIME: 1760164038.901956
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] 
[10/11 11:57:18    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 11:57:18    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2141.3M, EPOCH TIME: 1760164038.907580
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] *** Final Summary (holdfix) CPU=0:00:00.3, REAL=0:00:00.0, MEM=2141.3M
[10/11 11:57:18    230s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2030.7M, totSessionCpu=0:03:50 **
[10/11 11:57:18    230s] *** Finished optDesign ***
[10/11 11:57:18    230s] Info: Destroy the CCOpt slew target map.
[10/11 11:57:18    230s] clean pInstBBox. size 0
[10/11 11:57:18    230s] All LLGs are deleted
[10/11 11:57:18    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 11:57:18    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.3M, EPOCH TIME: 1760164038.936523
[10/11 11:57:18    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.3M, EPOCH TIME: 1760164038.936570
[10/11 11:57:18    230s] Info: pop threads available for lower-level modules during optimization.
[10/11 11:57:18    230s] *** optDesign #2 [finish] : cpu/real = 0:00:02.4/0:00:03.0 (0.8), totSession cpu/real = 0:03:50.1/0:47:12.8 (0.1), mem = 2141.3M
[10/11 11:57:18    230s] 
[10/11 11:57:18    230s] =============================================================================================
[10/11 11:57:18    230s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[10/11 11:57:18    230s] =============================================================================================
[10/11 11:57:18    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/11 11:57:18    230s] ---------------------------------------------------------------------------------------------
[10/11 11:57:18    230s] [ InitOpt                ]      1   0:00:00.7  (  24.3 % )     0:00:00.7 /  0:00:00.7    1.0
[10/11 11:57:18    230s] [ HoldOpt                ]      1   0:00:00.1  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:57:18    230s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    230s] [ BuildHoldData          ]      1   0:00:00.7  (  22.2 % )     0:00:00.8 /  0:00:00.8    1.0
[10/11 11:57:18    230s] [ OptSummaryReport       ]      8   0:00:00.1  (   4.5 % )     0:00:00.9 /  0:00:00.3    0.3
[10/11 11:57:18    230s] [ DrvReport              ]      2   0:00:00.6  (  19.3 % )     0:00:00.6 /  0:00:00.0    0.0
[10/11 11:57:18    230s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    230s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    230s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  10.4 % )     0:00:00.3 /  0:00:00.3    1.0
[10/11 11:57:18    230s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    230s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/11 11:57:18    230s] [ RefinePlace            ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/11 11:57:18    230s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[10/11 11:57:18    230s] [ TimingUpdate           ]     33   0:00:00.1  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/11 11:57:18    230s] [ FullDelayCalc          ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[10/11 11:57:18    230s] [ TimingReport           ]     10   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.7
[10/11 11:57:18    230s] [ GenerateReports        ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[10/11 11:57:18    230s] [ MISC                   ]          0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/11 11:57:18    230s] ---------------------------------------------------------------------------------------------
[10/11 11:57:18    230s]  optDesign #2 TOTAL                 0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.4    0.8
[10/11 11:57:18    230s] ---------------------------------------------------------------------------------------------
[10/11 11:57:18    230s] 
[10/11 12:00:13    242s] <CMD> zoomBox -0.24450 -0.70600 25.02950 21.91950
[10/11 12:00:13    242s] <CMD> zoomBox -5.66950 -3.36850 29.31200 27.94750
[10/11 12:00:14    242s] <CMD> zoomBox -9.12000 -5.06150 32.03500 31.78100
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[10/11 12:03:49    258s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[10/11 12:03:49    258s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/11 12:03:49    258s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[10/11 12:03:49    258s] <CMD> routeDesign -globalDetail
[10/11 12:03:49    258s] ### Time Record (routeDesign) is installed.
[10/11 12:03:49    258s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1946.81 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[10/11 12:03:49    258s] #**INFO: setDesignMode -flowEffort standard
[10/11 12:03:49    258s] #**INFO: setDesignMode -powerEffort none
[10/11 12:03:49    258s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/11 12:03:49    258s] **INFO: User settings:
[10/11 12:03:49    258s] setNanoRouteMode -drouteEndIteration            1
[10/11 12:03:49    258s] setNanoRouteMode -droutePostRouteSpreadWire     1
[10/11 12:03:49    258s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
[10/11 12:03:49    258s] setNanoRouteMode -extractThirdPartyCompatible   false
[10/11 12:03:49    258s] setNanoRouteMode -grouteExpTdStdDelay           35.9
[10/11 12:03:49    258s] setNanoRouteMode -routeBottomRoutingLayer       1
[10/11 12:03:49    258s] setNanoRouteMode -routeTopRoutingLayer          9
[10/11 12:03:49    258s] setNanoRouteMode -routeWithSiDriven             true
[10/11 12:03:49    258s] setNanoRouteMode -routeWithTimingDriven         true
[10/11 12:03:49    258s] setNanoRouteMode -timingEngine                  {}
[10/11 12:03:49    258s] setExtractRCMode -engine                        preRoute
[10/11 12:03:49    258s] setDelayCalMode -enable_high_fanout             true
[10/11 12:03:49    258s] setDelayCalMode -engine                         aae
[10/11 12:03:49    258s] setDelayCalMode -ignoreNetLoad                  false
[10/11 12:03:49    258s] setDelayCalMode -socv_accuracy_mode             low
[10/11 12:03:49    258s] setSIMode -separate_delta_delay_on_data         true
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/11 12:03:49    258s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/11 12:03:49    258s] OPERPROF: Starting checkPlace at level 1, MEM:2072.3M, EPOCH TIME: 1760164429.522363
[10/11 12:03:49    258s] Processing tracks to init pin-track alignment.
[10/11 12:03:49    258s] z: 2, totalTracks: 1
[10/11 12:03:49    258s] z: 4, totalTracks: 1
[10/11 12:03:49    258s] z: 6, totalTracks: 1
[10/11 12:03:49    258s] z: 8, totalTracks: 1
[10/11 12:03:49    258s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[10/11 12:03:49    258s] All LLGs are deleted
[10/11 12:03:49    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2072.3M, EPOCH TIME: 1760164429.523817
[10/11 12:03:49    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2072.3M, EPOCH TIME: 1760164429.523991
[10/11 12:03:49    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2072.3M, EPOCH TIME: 1760164429.524014
[10/11 12:03:49    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2072.3M, EPOCH TIME: 1760164429.524113
[10/11 12:03:49    258s] Max number of tech site patterns supported in site array is 256.
[10/11 12:03:49    258s] Core basic site is gsclib090site
[10/11 12:03:49    258s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2072.3M, EPOCH TIME: 1760164429.524162
[10/11 12:03:49    258s] After signature check, allow fast init is false, keep pre-filter is true.
[10/11 12:03:49    258s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/11 12:03:49    258s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2072.3M, EPOCH TIME: 1760164429.524208
[10/11 12:03:49    258s] SiteArray: non-trimmed site array dimensions = 5 x 53
[10/11 12:03:49    258s] SiteArray: use 8,192 bytes
[10/11 12:03:49    258s] SiteArray: current memory after site array memory allocation 2072.3M
[10/11 12:03:49    258s] SiteArray: FP blocked sites are writable
[10/11 12:03:49    258s] SiteArray: number of non floorplan blocked sites for llg default is 265
[10/11 12:03:49    258s] Atter site array init, number of instance map data is 0.
[10/11 12:03:49    258s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:2072.3M, EPOCH TIME: 1760164429.524416
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[10/11 12:03:49    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.000, MEM:2072.3M, EPOCH TIME: 1760164429.524501
[10/11 12:03:49    258s] Begin checking placement ... (start mem=2072.3M, init mem=2072.3M)
[10/11 12:03:49    258s] Begin checking exclusive groups violation ...
[10/11 12:03:49    258s] There are 0 groups to check, max #box is 0, total #box is 0
[10/11 12:03:49    258s] Finished checking exclusive groups violations. Found 0 Vio.
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] Running CheckPlace using 1 thread in normal mode...
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] ...checkPlace normal is done!
[10/11 12:03:49    258s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2072.3M, EPOCH TIME: 1760164429.525057
[10/11 12:03:49    258s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2072.3M, EPOCH TIME: 1760164429.525085
[10/11 12:03:49    258s] *info: Placed = 39             (Fixed = 15)
[10/11 12:03:49    258s] *info: Unplaced = 0           
[10/11 12:03:49    258s] Placement Density:97.92%(178/182)
[10/11 12:03:49    258s] Placement Density (including fixed std cells):98.11%(197/201)
[10/11 12:03:49    258s] All LLGs are deleted
[10/11 12:03:49    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[10/11 12:03:49    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2072.3M, EPOCH TIME: 1760164429.525195
[10/11 12:03:49    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2072.3M, EPOCH TIME: 1760164429.525327
[10/11 12:03:49    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/11 12:03:49    258s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2072.3M)
[10/11 12:03:49    258s] OPERPROF: Finished checkPlace at level 1, CPU:0.003, REAL:0.003, MEM:2072.3M, EPOCH TIME: 1760164429.525823
[10/11 12:03:49    258s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/11 12:03:49    258s] *** Changed status on (0) nets in Clock.
[10/11 12:03:49    258s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2072.3M) ***
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] globalDetailRoute
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] #Start globalDetailRoute on Sat Oct 11 12:03:49 2025
[10/11 12:03:49    258s] #
[10/11 12:03:49    258s] ### Time Record (globalDetailRoute) is installed.
[10/11 12:03:49    258s] ### Time Record (Pre Callback) is installed.
[10/11 12:03:49    258s] RC Grid backup saved.
[10/11 12:03:49    258s] ### Time Record (Pre Callback) is uninstalled.
[10/11 12:03:49    258s] ### Time Record (DB Import) is installed.
[10/11 12:03:49    258s] ### Time Record (Timing Data Generation) is installed.
[10/11 12:03:49    258s] #Generating timing data, please wait...
[10/11 12:03:49    258s] #27 total nets, 27 already routed, 27 will ignore in trialRoute
[10/11 12:03:49    258s] ### run_trial_route starts on Sat Oct 11 12:03:49 2025 with memory = 1938.61 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/11 12:03:49    258s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/11 12:03:49    258s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/11 12:03:49    258s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/11 12:03:49    258s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:49    258s] ### dump_timing_file starts on Sat Oct 11 12:03:49 2025 with memory = 1938.61 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] ### extractRC starts on Sat Oct 11 12:03:49 2025 with memory = 1934.33 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/11 12:03:49    258s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/11 12:03:49    258s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:49    258s] ### view setup is active and enabled.
[10/11 12:03:49    258s] 0 out of 1 active views are pruned
[10/11 12:03:49    258s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1908.55 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] ### generate_timing_data starts on Sat Oct 11 12:03:49 2025 with memory = 1908.55 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] #Reporting timing...
[10/11 12:03:49    258s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[10/11 12:03:49    258s] ### report_timing starts on Sat Oct 11 12:03:49 2025 with memory = 1927.55 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/11 12:03:49    258s] TLC MultiMap info (StdDelay):
[10/11 12:03:49    258s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[10/11 12:03:49    258s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[10/11 12:03:49    258s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[10/11 12:03:49    258s]   : slow + slow_timing + 0 + rc_corner := 35.9ps
[10/11 12:03:49    258s]  Setting StdDelay to: 35.9ps
[10/11 12:03:49    258s] 
[10/11 12:03:49    258s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/11 12:03:49    258s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[10/11 12:03:49    258s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1957.54 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] #Library Standard Delay: 35.90ps
[10/11 12:03:49    258s] #Slack threshold: 71.80ps
[10/11 12:03:49    258s] ### generate_net_cdm_timing starts on Sat Oct 11 12:03:49 2025 with memory = 1957.54 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:49    258s] #*** Analyzed 0 timing critical paths, and collected 0.
[10/11 12:03:49    258s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1957.60 (MB), peak = 2074.82 (MB)
[10/11 12:03:49    258s] ### Use bna from skp: 0
[10/11 12:03:50    259s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1963.39 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Default setup view is reset to setup.
[10/11 12:03:50    259s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1963.39 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #Current view: setup 
[10/11 12:03:50    259s] #Current enabled view: setup 
[10/11 12:03:50    259s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1962.62 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #Done generating timing data.
[10/11 12:03:50    259s] ### Time Record (Timing Data Generation) is uninstalled.
[10/11 12:03:50    259s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[10/11 12:03:50    259s] ### Net info: total nets: 29
[10/11 12:03:50    259s] ### Net info: dirty nets: 8
[10/11 12:03:50    259s] ### Net info: marked as disconnected nets: 0
[10/11 12:03:50    259s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/11 12:03:50    259s] #num needed restored net=0
[10/11 12:03:50    259s] #need_extraction net=0 (total=29)
[10/11 12:03:50    259s] ### Net info: fully routed nets: 0
[10/11 12:03:50    259s] ### Net info: trivial (< 2 pins) nets: 2
[10/11 12:03:50    259s] ### Net info: unrouted nets: 27
[10/11 12:03:50    259s] ### Net info: re-extraction nets: 0
[10/11 12:03:50    259s] ### Net info: ignored nets: 0
[10/11 12:03:50    259s] ### Net info: skip routing nets: 0
[10/11 12:03:50    259s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/11 12:03:50    259s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/11 12:03:50    259s] ### import design signature (5): route=164926794 fixed_route=164926794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2128747166 dirty_area=0 del_dirty_area=0 cell=661019592 placement=419941036 pin_access=1 inst_pattern=1
[10/11 12:03:50    259s] ### Time Record (DB Import) is uninstalled.
[10/11 12:03:50    259s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[10/11 12:03:50    259s] #RTESIG:78da95944b4fc330108439f32b56690f416a8377633bf615514e0850795cabd0b869441e
[10/11 12:03:50    259s] #       55e21cf8f7b8820ba8c46e8ece97f17832ded9fc6db586883041b11c10d906e1614dc434
[10/11 12:03:50    259s] #       d29218e3d7841bf7eaf526ba9ccd1f9f5e2855801057ad35a5e917300ea687c1585bb5e5
[10/11 12:03:50    259s] #       d50fa215ecf27a3010bf775dbd80e2b3cd9b6a0b85d9e5636dffe0192388308278b0bd5b
[10/11 12:03:50    259s] #       3d29993105d1fdeaeef65b61dd8dd63c1fcc76531e8a0fa6d9f4d7c8dc16bf1c9d847406
[10/11 12:03:50    259s] #       b61f271924f58b993e19224fcfc2053b07278ec01226987b20ded55d6e4fbb262920da57
[10/11 12:03:50    259s] #       e5de131365a1825a79a3e2c4fd9973d7263edd26e4ee98c72a268c798d71998108033560
[10/11 12:03:50    259s] #       22024025818214b5f6662290053014c0a47e4604e808ee675c52a948b43f01a1845f4d4b
[10/11 12:03:50    259s] #       7f2be4712234a6a8c6c6d358191056e6fea0676261a631e88628e59c0d366f8bbc2f1c6b
[10/11 12:03:50    259s] #       dab1f98f4c216abbd64c5184fe42104a09da3371d1451f4d7b778cf4efa5a64a7cf1055d
[10/11 12:03:50    259s] #       b8df67
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is installed.
[10/11 12:03:50    259s] #RTESIG:78da9594cb4ec330104559f31523b78b22b5c133b1137b8b282b04a83cb65568dc34228f
[10/11 12:03:50    259s] #       2a7116fc3d2eb0292ab1eb657c72677c7d3d93e9db72058c3042b9e811f91ae16145c435
[10/11 12:03:50    259s] #       d2823817d7846bb7f57ac32e27d3c7a7178a1520cccac69ac27473187ad3416fac2d9be2
[10/11 12:03:50    259s] #       ea17d10ab659d51b98bdb76d3587fcb3c9ea7203b9d9664365ffe0292760c860d6dbce7d
[10/11 12:03:50    259s] #       3d29997205ec7e7977fba3b06a076b9ef766b32ef6f907d77cfc6fe4aec4514727219d82
[10/11 12:03:50    259s] #       ed865106491d31e3274314f159b8e4e7e0241078c425770b66dbaacdece9ae2991c07665
[10/11 12:03:50    259s] #       b1f3d84469a8a0565eab0409bfe7c2a5498ca709853be6218a11e7dec64492820c033560
[10/11 12:03:50    259s] #       240340950005296aedf544220f60288089fd8c0cd091c2cf38a7621969bf035249bf9a4e
[10/11 12:03:50    259s] #       fca9480e13a1367939d49ec4260166a5ee063d130b538d412f4429d7596fb326cfbadcb1
[10/11 12:03:50    259s] #       a619eaffc81858d3366694d2e45ee6b71fe38509fdc9214c12d09ed18cee8e98af9633cc
[10/11 12:03:50    259s] #       5b4b8da5fde20b40ebec1c
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is uninstalled.
[10/11 12:03:50    259s] ### Time Record (Global Routing) is installed.
[10/11 12:03:50    259s] ### Time Record (Global Routing) is uninstalled.
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is installed.
[10/11 12:03:50    259s] #Start routing data preparation on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Minimum voltage of a net in the design = 0.000.
[10/11 12:03:50    259s] #Maximum voltage of a net in the design = 1.100.
[10/11 12:03:50    259s] #Voltage range [0.000 - 1.100] has 27 nets.
[10/11 12:03:50    259s] #Voltage range [0.900 - 1.100] has 1 net.
[10/11 12:03:50    259s] #Voltage range [0.000 - 0.000] has 1 net.
[10/11 12:03:50    259s] #Build and mark too close pins for the same net.
[10/11 12:03:50    259s] ### Time Record (Cell Pin Access) is installed.
[10/11 12:03:50    259s] #Rebuild pin access data for design.
[10/11 12:03:50    259s] #Initial pin access analysis.
[10/11 12:03:50    259s] #Detail pin access analysis.
[10/11 12:03:50    259s] ### Time Record (Cell Pin Access) is uninstalled.
[10/11 12:03:50    259s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[10/11 12:03:50    259s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/11 12:03:50    259s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/11 12:03:50    259s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/11 12:03:50    259s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/11 12:03:50    259s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/11 12:03:50    259s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/11 12:03:50    259s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[10/11 12:03:50    259s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1969.32 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Regenerating Ggrids automatically.
[10/11 12:03:50    259s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[10/11 12:03:50    259s] #Using automatically generated G-grids.
[10/11 12:03:50    259s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/11 12:03:50    259s] #Done routing data preparation.
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is uninstalled.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Summary of active signal nets routing constraints set by OPT:
[10/11 12:03:50    259s] #	preferred routing layers      : 0
[10/11 12:03:50    259s] #	preferred routing layer effort: 0
[10/11 12:03:50    259s] #	preferred extra space         : 0
[10/11 12:03:50    259s] #	preferred multi-cut via       : 0
[10/11 12:03:50    259s] #	avoid detour                  : 0
[10/11 12:03:50    259s] #	expansion ratio               : 0
[10/11 12:03:50    259s] #	net priority                  : 0
[10/11 12:03:50    259s] #	s2s control                   : 0
[10/11 12:03:50    259s] #	avoid chaining                : 0
[10/11 12:03:50    259s] #	inst-based stacking via       : 0
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Summary of active signal nets routing constraints set by USER:
[10/11 12:03:50    259s] #	preferred routing layers      : 0
[10/11 12:03:50    259s] #	preferred routing layer effort     : 0
[10/11 12:03:50    259s] #	preferred extra space              : 0
[10/11 12:03:50    259s] #	preferred multi-cut via            : 0
[10/11 12:03:50    259s] #	avoid detour                       : 0
[10/11 12:03:50    259s] #	net weight                         : 0
[10/11 12:03:50    259s] #	avoid chaining                     : 0
[10/11 12:03:50    259s] #	cell-based stacking via (required) : 0
[10/11 12:03:50    259s] #	cell-based stacking via (optional) : 0
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Start timing driven prevention iteration...
[10/11 12:03:50    259s] ### td_prevention_read_timing_data starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #----------------------------------------------------
[10/11 12:03:50    259s] # Summary of active signal nets routing constraints
[10/11 12:03:50    259s] #+--------------------------+-----------+
[10/11 12:03:50    259s] #+--------------------------+-----------+
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #----------------------------------------------------
[10/11 12:03:50    259s] #Done timing-driven prevention
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[10/11 12:03:50    259s] #Total number of routable nets = 27.
[10/11 12:03:50    259s] #Total number of nets in the design = 29.
[10/11 12:03:50    259s] #27 routable nets do not have any wires.
[10/11 12:03:50    259s] #27 nets will be global routed.
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is installed.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Finished routing data preparation on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Cpu time = 00:00:00
[10/11 12:03:50    259s] #Elapsed time = 00:00:00
[10/11 12:03:50    259s] #Increased memory = 0.00 (MB)
[10/11 12:03:50    259s] #Total memory = 1976.89 (MB)
[10/11 12:03:50    259s] #Peak memory = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is uninstalled.
[10/11 12:03:50    259s] ### Time Record (Global Routing) is installed.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Start global routing on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Start global routing initialization on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Number of eco nets is 0
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Start global routing data preparation on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### build_merged_routing_blockage_rect_list starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #Start routing resource analysis on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### init_is_bin_blocked starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### adjust_flow_cap starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### adjust_flow_per_partial_route_obs starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### set_via_blocked starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### copy_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #Routing resource analysis is done on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### report_flow_cap starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #  Resource Analysis:
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/11 12:03:50    259s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/11 12:03:50    259s] #  --------------------------------------------------------------
[10/11 12:03:50    259s] #  Metal1         H          69          32          49    16.33%
[10/11 12:03:50    259s] #  Metal2         V          94          15          49     0.00%
[10/11 12:03:50    259s] #  Metal3         H          92           9          49     0.00%
[10/11 12:03:50    259s] #  Metal4         V          95          14          49     0.00%
[10/11 12:03:50    259s] #  Metal5         H          92           9          49     0.00%
[10/11 12:03:50    259s] #  Metal6         V          95          14          49     0.00%
[10/11 12:03:50    259s] #  Metal7         H          92           9          49     0.00%
[10/11 12:03:50    259s] #  Metal8         V           8          27          49    30.61%
[10/11 12:03:50    259s] #  Metal9         H           8          25          49    26.53%
[10/11 12:03:50    259s] #  --------------------------------------------------------------
[10/11 12:03:50    259s] #  Total                    646      27.76%         441     8.16%
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### analyze_m2_tracks starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### report_initial_resource starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### mark_pg_pins_accessibility starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### set_net_region starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Global routing data preparation is done on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### prepare_level starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init level 1 starts on Sat Oct 11 12:03:50 2025 with memory = 1976.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### Level 1 hgrid = 7 X 7
[10/11 12:03:50    259s] ### prepare_level_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1977.43 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Global routing initialization is done on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1977.43 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Skip 1/3 round for no nets in the round...
[10/11 12:03:50    259s] #Skip 2/3 round for no nets in the round...
[10/11 12:03:50    259s] #Route nets in 3/3 round...
[10/11 12:03:50    259s] #start global routing iteration 1...
[10/11 12:03:50    259s] ### init_flow_edge starts on Sat Oct 11 12:03:50 2025 with memory = 1977.43 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1980.33 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### routing at level 1 (topmost level) iter 0
[10/11 12:03:50    259s] ### measure_qor starts on Sat Oct 11 12:03:50 2025 with memory = 1981.06 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### measure_congestion starts on Sat Oct 11 12:03:50 2025 with memory = 1981.06 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #start global routing iteration 2...
[10/11 12:03:50    259s] ### routing at level 1 (topmost level) iter 1
[10/11 12:03:50    259s] ### measure_qor starts on Sat Oct 11 12:03:50 2025 with memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### measure_congestion starts on Sat Oct 11 12:03:50 2025 with memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### route_end starts on Sat Oct 11 12:03:50 2025 with memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[10/11 12:03:50    259s] #Total number of routable nets = 27.
[10/11 12:03:50    259s] #Total number of nets in the design = 29.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #27 routable nets have routed wires.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Routed nets constraints summary:
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #        Rules   Unconstrained  
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #      Default              27  
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #        Total              27  
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Routing constraints summary of the whole design:
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #        Rules   Unconstrained  
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #      Default              27  
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #        Total              27  
[10/11 12:03:50    259s] #-----------------------------
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### adjust_flow_per_partial_route_obs starts on Sat Oct 11 12:03:50 2025 with memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_base_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init_flow_edge starts on Sat Oct 11 12:03:50 2025 with memory = 1980.89 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### report_overcon starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #                 OverCon          
[10/11 12:03:50    259s] #                  #Gcell    %Gcell
[10/11 12:03:50    259s] #     Layer           (1)   OverCon  Flow/Cap
[10/11 12:03:50    259s] #  ----------------------------------------------
[10/11 12:03:50    259s] #  Metal1        0(0.00%)   (0.00%)     0.21  
[10/11 12:03:50    259s] #  Metal2        0(0.00%)   (0.00%)     0.24  
[10/11 12:03:50    259s] #  Metal3        0(0.00%)   (0.00%)     0.18  
[10/11 12:03:50    259s] #  Metal4        0(0.00%)   (0.00%)     0.13  
[10/11 12:03:50    259s] #  Metal5        0(0.00%)   (0.00%)     0.08  
[10/11 12:03:50    259s] #  Metal6        0(0.00%)   (0.00%)     0.13  
[10/11 12:03:50    259s] #  Metal7        0(0.00%)   (0.00%)     0.08  
[10/11 12:03:50    259s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[10/11 12:03:50    259s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[10/11 12:03:50    259s] #  ----------------------------------------------
[10/11 12:03:50    259s] #     Total      0(0.00%)   (0.00%)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/11 12:03:50    259s] #  Overflow after GR: 0.00% H + 0.00% V
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_base_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init_flow_edge starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_flow starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### generate_cong_map_content starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### Sync with Inovus CongMap starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Hotspot report including placement blocked areas
[10/11 12:03:50    259s] OPERPROF: Starting HotSpotCal at level 1, MEM:2120.0M, EPOCH TIME: 1760164430.569519
[10/11 12:03:50    259s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/11 12:03:50    259s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/11 12:03:50    259s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/11 12:03:50    259s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[10/11 12:03:50    259s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/11 12:03:50    259s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[10/11 12:03:50    259s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/11 12:03:50    259s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/11 12:03:50    259s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/11 12:03:50    259s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/11 12:03:50    259s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/11 12:03:50    259s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/11 12:03:50    259s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2120.0M, EPOCH TIME: 1760164430.569772
[10/11 12:03:50    259s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### update starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Complete Global Routing.
[10/11 12:03:50    259s] #Total wire length = 317 um.
[10/11 12:03:50    259s] #Total half perimeter of net bounding box = 355 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal1 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal2 = 152 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal3 = 157 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal4 = 9 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal5 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal6 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal7 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal8 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal9 = 0 um.
[10/11 12:03:50    259s] #Total number of vias = 125
[10/11 12:03:50    259s] #Up-Via Summary (total 125):
[10/11 12:03:50    259s] #           
[10/11 12:03:50    259s] #-----------------------
[10/11 12:03:50    259s] # Metal1             74
[10/11 12:03:50    259s] # Metal2             50
[10/11 12:03:50    259s] # Metal3              1
[10/11 12:03:50    259s] #-----------------------
[10/11 12:03:50    259s] #                   125 
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Total number of involved regular nets 6
[10/11 12:03:50    259s] #Maximum src to sink distance  23.3
[10/11 12:03:50    259s] #Average of max src_to_sink distance  21.1
[10/11 12:03:50    259s] #Average of ave src_to_sink distance  16.8
[10/11 12:03:50    259s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### report_overcon starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### report_overcon starts on Sat Oct 11 12:03:50 2025 with memory = 1981.16 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Max overcon = 0 track.
[10/11 12:03:50    259s] #Total overcon = 0.00%.
[10/11 12:03:50    259s] #Worst layer Gcell overcon rate = 0.00%.
[10/11 12:03:50    259s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### global_route design signature (8): route=1927204112 net_attr=1955784511
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Global routing statistics:
[10/11 12:03:50    259s] #Cpu time = 00:00:00
[10/11 12:03:50    259s] #Elapsed time = 00:00:00
[10/11 12:03:50    259s] #Increased memory = 4.02 (MB)
[10/11 12:03:50    259s] #Total memory = 1980.91 (MB)
[10/11 12:03:50    259s] #Peak memory = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Finished global routing on Sat Oct 11 12:03:50 2025
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### Time Record (Global Routing) is uninstalled.
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is installed.
[10/11 12:03:50    259s] ### Time Record (Data Preparation) is uninstalled.
[10/11 12:03:50    259s] ### track-assign external-init starts on Sat Oct 11 12:03:50 2025 with memory = 1981.22 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:50    259s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:50    259s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.22 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### track-assign engine-init starts on Sat Oct 11 12:03:50 2025 with memory = 1981.22 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:50    259s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### track-assign core-engine starts on Sat Oct 11 12:03:50 2025 with memory = 1981.22 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #Start Track Assignment.
[10/11 12:03:50    259s] #Done with 37 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
[10/11 12:03:50    259s] #Done with 8 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[10/11 12:03:50    259s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Track assignment summary:
[10/11 12:03:50    259s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/11 12:03:50    259s] #------------------------------------------------------------------------
[10/11 12:03:50    259s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal2       147.64 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal3       148.92 	  0.19%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal4         7.40 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:50    259s] #------------------------------------------------------------------------
[10/11 12:03:50    259s] # All         303.95  	  0.09% 	  0.00% 	  0.00%
[10/11 12:03:50    259s] #Complete Track Assignment.
[10/11 12:03:50    259s] #Total wire length = 299 um.
[10/11 12:03:50    259s] #Total half perimeter of net bounding box = 355 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal1 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal2 = 144 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal3 = 147 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal4 = 7 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal5 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal6 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal7 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal8 = 0 um.
[10/11 12:03:50    259s] #Total wire length on LAYER Metal9 = 0 um.
[10/11 12:03:50    259s] #Total number of vias = 125
[10/11 12:03:50    259s] #Up-Via Summary (total 125):
[10/11 12:03:50    259s] #           
[10/11 12:03:50    259s] #-----------------------
[10/11 12:03:50    259s] # Metal1             74
[10/11 12:03:50    259s] # Metal2             50
[10/11 12:03:50    259s] # Metal3              1
[10/11 12:03:50    259s] #-----------------------
[10/11 12:03:50    259s] #                   125 
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### track_assign design signature (11): route=2034130887
[10/11 12:03:50    259s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[10/11 12:03:50    259s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:50    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.28 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Start post global route fixing for timing critical nets ...
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] ### update_timing_after_routing starts on Sat Oct 11 12:03:50 2025 with memory = 1981.28 (MB), peak = 2074.82 (MB)
[10/11 12:03:50    259s] ### Time Record (Timing Data Generation) is installed.
[10/11 12:03:50    259s] #* Updating design timing data...
[10/11 12:03:50    259s] #Extracting RC...
[10/11 12:03:50    259s] Un-suppress "**WARN ..." messages.
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #Start tQuantus RC extraction...
[10/11 12:03:50    259s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[10/11 12:03:50    259s] #Extract in track assign mode
[10/11 12:03:50    259s] #Start building rc corner(s)...
[10/11 12:03:50    259s] #Number of RC Corner = 1
[10/11 12:03:50    259s] #Corner rc_corner /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[10/11 12:03:50    259s] #METAL_1 -> Metal1 (1)
[10/11 12:03:50    259s] #METAL_2 -> Metal2 (2)
[10/11 12:03:50    259s] #METAL_3 -> Metal3 (3)
[10/11 12:03:50    259s] #METAL_4 -> Metal4 (4)
[10/11 12:03:50    259s] #METAL_5 -> Metal5 (5)
[10/11 12:03:50    259s] #METAL_6 -> Metal6 (6)
[10/11 12:03:50    259s] #METAL_7 -> Metal7 (7)
[10/11 12:03:50    259s] #METAL_8 -> Metal8 (8)
[10/11 12:03:50    259s] #METAL_9 -> Metal9 (9)
[10/11 12:03:50    259s] #SADV_On
[10/11 12:03:50    259s] # Corner(s) : 
[10/11 12:03:50    259s] #rc_corner [25.00]
[10/11 12:03:50    259s] # Corner id: 0
[10/11 12:03:50    259s] # Layout Scale: 1.000000
[10/11 12:03:50    259s] # Has Metal Fill model: yes
[10/11 12:03:50    259s] # Temperature was set
[10/11 12:03:50    259s] # Temperature : 25.000000
[10/11 12:03:50    259s] # Ref. Temp   : 25.000000
[10/11 12:03:50    259s] #SADV_Off
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #layer[8] tech spc 800 != ict spc 880.0
[10/11 12:03:50    259s] #
[10/11 12:03:50    259s] #layer[9] tech spc 800 != ict spc 880.0
[10/11 12:03:50    259s] #total pattern=165 [9, 450]
[10/11 12:03:50    259s] #Generating the tQuantus model file automatically.
[10/11 12:03:50    259s] #num_tile=13860 avg_aspect_ratio=1.067518 
[10/11 12:03:50    259s] #Vertical num_row 42 per_row= 324 halo= 92812 
[10/11 12:03:50    259s] #hor_num_col = 114 final aspect_ratio= 0.746056
[10/11 12:03:57    266s] #Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2034.26 (MB), peak = 2181.82 (MB)
[10/11 12:03:57    266s] #Finish check_net_pin_list step Enter extract
[10/11 12:03:57    266s] #Start init net ripin tree building
[10/11 12:03:57    266s] #Finish init net ripin tree building
[10/11 12:03:57    266s] #Cpu time = 00:00:00
[10/11 12:03:57    266s] #Elapsed time = 00:00:00
[10/11 12:03:57    266s] #Increased memory = 0.00 (MB)
[10/11 12:03:57    266s] #Total memory = 2038.38 (MB)
[10/11 12:03:57    266s] #Peak memory = 2181.82 (MB)
[10/11 12:03:57    266s] #begin processing metal fill model file
[10/11 12:03:57    266s] #end processing metal fill model file
[10/11 12:03:57    266s] ### track-assign external-init starts on Sat Oct 11 12:03:57 2025 with memory = 2038.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:57    266s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:57    266s] ### track-assign engine-init starts on Sat Oct 11 12:03:57 2025 with memory = 2038.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:57    266s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:57    266s] #
[10/11 12:03:57    266s] #Start Post Track Assignment Wire Spread.
[10/11 12:03:57    266s] #Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[10/11 12:03:57    266s] #Complete Post Track Assignment Wire Spread.
[10/11 12:03:57    266s] #
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:57    266s] #Length limit = 200 pitches
[10/11 12:03:57    266s] #opt mode = 2
[10/11 12:03:57    266s] #Finish check_net_pin_list step Fix net pin list
[10/11 12:03:57    266s] #Start generate extraction boxes.
[10/11 12:03:57    266s] #
[10/11 12:03:57    266s] #Extract using 30 x 30 Hboxes
[10/11 12:03:57    266s] #2x2 initial hboxes
[10/11 12:03:57    266s] #Use area based hbox pruning.
[10/11 12:03:57    266s] #0/0 hboxes pruned.
[10/11 12:03:57    266s] #Complete generating extraction boxes.
[10/11 12:03:57    266s] #Extract 1 hboxes with single thread on machine with  Core_i7 2.10GHz 25600KB Cache 20CPU...
[10/11 12:03:57    266s] #Process 0 special clock nets for rc extraction
[10/11 12:03:57    266s] #Total 27 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[10/11 12:03:57    266s] #Run Statistics for Extraction:
[10/11 12:03:57    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/11 12:03:57    266s] #   Increased memory =     0.46 (MB), total memory =  2038.94 (MB), peak memory =  2181.82 (MB)
[10/11 12:03:57    266s] #
[10/11 12:03:57    266s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[10/11 12:03:57    266s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2038.94 (MB), peak = 2181.82 (MB)
[10/11 12:03:57    266s] #RC Statistics: 85 Res, 50 Ground Cap, 0 XCap (Edge to Edge)
[10/11 12:03:57    266s] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1816.98 (53), Avg L-Edge Length: 12331.30 (23)
[10/11 12:03:57    266s] #Register nets and terms for rcdb /tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d
[10/11 12:03:57    266s] #Finish registering nets and terms for rcdb.
[10/11 12:03:57    266s] #Start writing RC data.
[10/11 12:03:57    266s] #Finish writing RC data
[10/11 12:03:57    266s] #Finish writing rcdb with 133 nodes, 106 edges, and 0 xcaps
[10/11 12:03:57    266s] #0 inserted nodes are removed
[10/11 12:03:57    266s] ### track-assign external-init starts on Sat Oct 11 12:03:57 2025 with memory = 2041.21 (MB), peak = 2181.82 (MB)
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:57    266s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:57    266s] ### track-assign engine-init starts on Sat Oct 11 12:03:57 2025 with memory = 2041.21 (MB), peak = 2181.82 (MB)
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:57    266s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:57    266s] #Remove Post Track Assignment Wire Spread
[10/11 12:03:57    266s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:57    266s] Restoring parasitic data from file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d' ...
[10/11 12:03:57    266s] Opening parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d' for reading (mem: 2297.973M)
[10/11 12:03:57    266s] Reading RCDB with compressed RC data.
[10/11 12:03:57    266s] Opening parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d' for content verification (mem: 2297.973M)
[10/11 12:03:57    266s] Reading RCDB with compressed RC data.
[10/11 12:03:57    266s] Closing parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d': 0 access done (mem: 2297.973M)
[10/11 12:03:57    266s] Closing parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d': 0 access done (mem: 2297.973M)
[10/11 12:03:57    266s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2297.973M)
[10/11 12:03:57    266s] Following multi-corner parasitics specified:
[10/11 12:03:57    266s] 	/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d (rcdb)
[10/11 12:03:57    266s] Opening parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d' for reading (mem: 2297.973M)
[10/11 12:03:57    266s] Reading RCDB with compressed RC data.
[10/11 12:03:57    266s] 		Cell counter has rcdb /tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d specified
[10/11 12:03:57    266s] Cell counter, hinst 
[10/11 12:03:57    266s] processing rcdb (/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d) for hinst (top) of cell (counter);
[10/11 12:03:57    266s] Closing parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/nr7264_REEfyq.rcdb.d': 0 access done (mem: 2297.973M)
[10/11 12:03:57    266s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2273.973M)
[10/11 12:03:57    266s] Opening parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/counter_7264_3jBrXO.rcdb.d/counter.rcdb.d' for reading (mem: 2273.973M)
[10/11 12:03:57    266s] Reading RCDB with compressed RC data.
[10/11 12:03:58    266s] Closing parasitic data file '/tmp/innovus_temp_7264_N7_user_ovgzns/counter_7264_3jBrXO.rcdb.d/counter.rcdb.d': 0 access done (mem: 2273.973M)
[10/11 12:03:58    266s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=2273.973M)
[10/11 12:03:58    266s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:01.0 mem: 2273.973M)
[10/11 12:03:58    266s] #
[10/11 12:03:58    266s] #Restore RCDB.
[10/11 12:03:58    266s] ### track-assign external-init starts on Sat Oct 11 12:03:58 2025 with memory = 2041.04 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    266s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:58    266s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:58    266s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    266s] ### track-assign engine-init starts on Sat Oct 11 12:03:58 2025 with memory = 2041.04 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    266s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:58    266s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    266s] #Remove Post Track Assignment Wire Spread
[10/11 12:03:58    266s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:58    266s] #
[10/11 12:03:58    266s] #Complete tQuantus RC extraction.
[10/11 12:03:58    266s] #Cpu time = 00:00:07
[10/11 12:03:58    266s] #Elapsed time = 00:00:08
[10/11 12:03:58    266s] #Increased memory = 59.24 (MB)
[10/11 12:03:58    266s] #Total memory = 2040.52 (MB)
[10/11 12:03:58    266s] #Peak memory = 2181.82 (MB)
[10/11 12:03:58    266s] #
[10/11 12:03:58    266s] Un-suppress "**WARN ..." messages.
[10/11 12:03:58    266s] #RC Extraction Completed...
[10/11 12:03:58    266s] ### update_timing starts on Sat Oct 11 12:03:58 2025 with memory = 2040.52 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    266s] AAE_INFO: switching -siAware from false to true ...
[10/11 12:03:58    266s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/11 12:03:58    266s] ### generate_timing_data starts on Sat Oct 11 12:03:58 2025 with memory = 2022.79 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    266s] #Reporting timing...
[10/11 12:03:58    266s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[10/11 12:03:58    266s] ### report_timing starts on Sat Oct 11 12:03:58 2025 with memory = 2023.56 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### report_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    267s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[10/11 12:03:58    267s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.05 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #Library Standard Delay: 35.90ps
[10/11 12:03:58    267s] #Slack threshold: 0.00ps
[10/11 12:03:58    267s] ### generate_net_cdm_timing starts on Sat Oct 11 12:03:58 2025 with memory = 2042.05 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    267s] #*** Analyzed 0 timing critical paths, and collected 0.
[10/11 12:03:58    267s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.81 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### Use bna from skp: 0
[10/11 12:03:58    267s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.45 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[10/11 12:03:58    267s] Worst slack reported in the design = 8.923747 (late)
[10/11 12:03:58    267s] *** writeDesignTiming (0:00:00.0) ***
[10/11 12:03:58    267s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.58 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] Un-suppress "**WARN ..." messages.
[10/11 12:03:58    267s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    267s] #Number of victim nets: 0
[10/11 12:03:58    267s] #Number of aggressor nets: 0
[10/11 12:03:58    267s] #Number of weak nets: 0
[10/11 12:03:58    267s] #Number of critical nets: 0
[10/11 12:03:58    267s] #	level 1 [   0.0, -1000.0]: 0 nets
[10/11 12:03:58    267s] #	level 2 [   0.0, -1000.0]: 0 nets
[10/11 12:03:58    267s] #	level 3 [   0.0, -1000.0]: 0 nets
[10/11 12:03:58    267s] #Total number of nets: 27
[10/11 12:03:58    267s] ### update_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    267s] ### Time Record (Timing Data Generation) is uninstalled.
[10/11 12:03:58    267s] ### update_timing_after_routing cpu:00:00:08, real:00:00:08, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    267s] #Total number of significant detoured timing critical nets is 0
[10/11 12:03:58    267s] #Total number of selected detoured timing critical nets is 0
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #----------------------------------------------------
[10/11 12:03:58    267s] # Summary of active signal nets routing constraints
[10/11 12:03:58    267s] #+--------------------------+-----------+
[10/11 12:03:58    267s] #+--------------------------+-----------+
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #----------------------------------------------------
[10/11 12:03:58    267s] ### run_free_timing_graph starts on Sat Oct 11 12:03:58 2025 with memory = 2043.57 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### Time Record (Timing Data Generation) is installed.
[10/11 12:03:58    267s] ### Time Record (Timing Data Generation) is uninstalled.
[10/11 12:03:58    267s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[10/11 12:03:58    267s] ### run_build_timing_graph starts on Sat Oct 11 12:03:58 2025 with memory = 2024.69 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### Time Record (Timing Data Generation) is installed.
[10/11 12:03:58    267s] Current (total cpu=0:04:27, real=0:53:53, peak res=2181.8M, current mem=1965.8M)
[10/11 12:03:58    267s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1966.3M, current mem=1966.3M)
[10/11 12:03:58    267s] Current (total cpu=0:04:27, real=0:53:53, peak res=2181.8M, current mem=1966.3M)
[10/11 12:03:58    267s] ### Time Record (Timing Data Generation) is uninstalled.
[10/11 12:03:58    267s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[10/11 12:03:58    267s] ### track-assign external-init starts on Sat Oct 11 12:03:58 2025 with memory = 1974.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:58    267s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:58    267s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[10/11 12:03:58    267s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1974.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #* Importing design timing data...
[10/11 12:03:58    267s] #Number of victim nets: 0
[10/11 12:03:58    267s] #Number of aggressor nets: 0
[10/11 12:03:58    267s] #Number of weak nets: 0
[10/11 12:03:58    267s] #Number of critical nets: 0
[10/11 12:03:58    267s] #	level 1 [   0.0, -1000.0]: 0 nets
[10/11 12:03:58    267s] #	level 2 [   0.0, -1000.0]: 0 nets
[10/11 12:03:58    267s] #	level 3 [   0.0, -1000.0]: 0 nets
[10/11 12:03:58    267s] #Total number of nets: 27
[10/11 12:03:58    267s] ### track-assign engine-init starts on Sat Oct 11 12:03:58 2025 with memory = 1974.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### Time Record (Track Assignment) is installed.
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #timing driven effort level: 3
[10/11 12:03:58    267s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[10/11 12:03:58    267s] ### track-assign core-engine starts on Sat Oct 11 12:03:58 2025 with memory = 1974.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #Start Track Assignment With Timing Driven.
[10/11 12:03:58    267s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/11 12:03:58    267s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/11 12:03:58    267s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Track assignment summary:
[10/11 12:03:58    267s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/11 12:03:58    267s] #------------------------------------------------------------------------
[10/11 12:03:58    267s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal2       147.64 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal3       148.92 	  0.19%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal4         7.40 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[10/11 12:03:58    267s] #------------------------------------------------------------------------
[10/11 12:03:58    267s] # All         303.95  	  0.09% 	  0.00% 	  0.00%
[10/11 12:03:58    267s] #Complete Track Assignment With Timing Driven.
[10/11 12:03:58    267s] #Total wire length = 299 um.
[10/11 12:03:58    267s] #Total half perimeter of net bounding box = 355 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal1 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal2 = 144 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal3 = 147 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal4 = 7 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal5 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal6 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal7 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal8 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal9 = 0 um.
[10/11 12:03:58    267s] #Total number of vias = 125
[10/11 12:03:58    267s] #Up-Via Summary (total 125):
[10/11 12:03:58    267s] #           
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] # Metal1             74
[10/11 12:03:58    267s] # Metal2             50
[10/11 12:03:58    267s] # Metal3              1
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] #                   125 
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[10/11 12:03:58    267s] ### Time Record (Track Assignment) is uninstalled.
[10/11 12:03:58    267s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1974.39 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/11 12:03:58    267s] #Cpu time = 00:00:08
[10/11 12:03:58    267s] #Elapsed time = 00:00:09
[10/11 12:03:58    267s] #Increased memory = 10.79 (MB)
[10/11 12:03:58    267s] #Total memory = 1974.39 (MB)
[10/11 12:03:58    267s] #Peak memory = 2181.82 (MB)
[10/11 12:03:58    267s] ### Time Record (Detail Routing) is installed.
[10/11 12:03:58    267s] #Start reading timing information from file .timing_file_7264.tif.gz ...
[10/11 12:03:58    267s] #Read in timing information for 7 ports, 24 instances from timing file .timing_file_7264.tif.gz.
[10/11 12:03:58    267s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Start Detail Routing..
[10/11 12:03:58    267s] #start initial detail routing ...
[10/11 12:03:58    267s] ### Design has 0 dirty nets
[10/11 12:03:58    267s] ### Routing stats: routing = 100.00%
[10/11 12:03:58    267s] #   number of violations = 0
[10/11 12:03:58    267s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.28 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #Complete Detail Routing.
[10/11 12:03:58    267s] #Total wire length = 351 um.
[10/11 12:03:58    267s] #Total half perimeter of net bounding box = 355 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal1 = 38 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal2 = 174 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal3 = 113 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal4 = 27 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal5 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal6 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal7 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal8 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal9 = 0 um.
[10/11 12:03:58    267s] #Total number of vias = 141
[10/11 12:03:58    267s] #Up-Via Summary (total 141):
[10/11 12:03:58    267s] #           
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] # Metal1             83
[10/11 12:03:58    267s] # Metal2             51
[10/11 12:03:58    267s] # Metal3              7
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] #                   141 
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Total number of DRC violations = 0
[10/11 12:03:58    267s] ### Time Record (Detail Routing) is uninstalled.
[10/11 12:03:58    267s] #Cpu time = 00:00:00
[10/11 12:03:58    267s] #Elapsed time = 00:00:00
[10/11 12:03:58    267s] #Increased memory = 0.89 (MB)
[10/11 12:03:58    267s] #Total memory = 1975.28 (MB)
[10/11 12:03:58    267s] #Peak memory = 2181.82 (MB)
[10/11 12:03:58    267s] ### Time Record (Post Route Wire Spreading) is installed.
[10/11 12:03:58    267s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Start Post Route wire spreading..
[10/11 12:03:58    267s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Start DRC checking..
[10/11 12:03:58    267s] #   number of violations = 0
[10/11 12:03:58    267s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #CELL_VIEW counter,init has no DRC violation.
[10/11 12:03:58    267s] #Total number of DRC violations = 0
[10/11 12:03:58    267s] #Total number of process antenna violations = 0
[10/11 12:03:58    267s] #Total number of net violated process antenna rule = 0
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Start data preparation for wire spreading...
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Data preparation is done on Sat Oct 11 12:03:58 2025
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] ### track-assign engine-init starts on Sat Oct 11 12:03:58 2025 with memory = 1975.38 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Start Post Route Wire Spread.
[10/11 12:03:58    267s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[10/11 12:03:58    267s] #Complete Post Route Wire Spread.
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Total wire length = 352 um.
[10/11 12:03:58    267s] #Total half perimeter of net bounding box = 355 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal1 = 39 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal2 = 174 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal3 = 113 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal4 = 27 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal5 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal6 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal7 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal8 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal9 = 0 um.
[10/11 12:03:58    267s] #Total number of vias = 141
[10/11 12:03:58    267s] #Up-Via Summary (total 141):
[10/11 12:03:58    267s] #           
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] # Metal1             83
[10/11 12:03:58    267s] # Metal2             51
[10/11 12:03:58    267s] # Metal3              7
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] #                   141 
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #Start DRC checking..
[10/11 12:03:58    267s] #   number of violations = 0
[10/11 12:03:58    267s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.19 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #CELL_VIEW counter,init has no DRC violation.
[10/11 12:03:58    267s] #Total number of DRC violations = 0
[10/11 12:03:58    267s] #Total number of process antenna violations = 0
[10/11 12:03:58    267s] #Total number of net violated process antenna rule = 0
[10/11 12:03:58    267s] #   number of violations = 0
[10/11 12:03:58    267s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.19 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] #CELL_VIEW counter,init has no DRC violation.
[10/11 12:03:58    267s] #Total number of DRC violations = 0
[10/11 12:03:58    267s] #Total number of process antenna violations = 0
[10/11 12:03:58    267s] #Total number of net violated process antenna rule = 0
[10/11 12:03:58    267s] #Post Route wire spread is done.
[10/11 12:03:58    267s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/11 12:03:58    267s] #Total wire length = 352 um.
[10/11 12:03:58    267s] #Total half perimeter of net bounding box = 355 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal1 = 39 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal2 = 174 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal3 = 113 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal4 = 27 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal5 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal6 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal7 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal8 = 0 um.
[10/11 12:03:58    267s] #Total wire length on LAYER Metal9 = 0 um.
[10/11 12:03:58    267s] #Total number of vias = 141
[10/11 12:03:58    267s] #Up-Via Summary (total 141):
[10/11 12:03:58    267s] #           
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] # Metal1             83
[10/11 12:03:58    267s] # Metal2             51
[10/11 12:03:58    267s] # Metal3              7
[10/11 12:03:58    267s] #-----------------------
[10/11 12:03:58    267s] #                   141 
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #detailRoute Statistics:
[10/11 12:03:58    267s] #Cpu time = 00:00:00
[10/11 12:03:58    267s] #Elapsed time = 00:00:00
[10/11 12:03:58    267s] #Increased memory = 0.80 (MB)
[10/11 12:03:58    267s] #Total memory = 1975.19 (MB)
[10/11 12:03:58    267s] #Peak memory = 2181.82 (MB)
[10/11 12:03:58    267s] ### global_detail_route design signature (38): route=1501480688 flt_obj=0 vio=1905142130 shield_wire=1
[10/11 12:03:58    267s] ### Time Record (DB Export) is installed.
[10/11 12:03:58    267s] ### export design design signature (39): route=1501480688 fixed_route=164926794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1437518016 dirty_area=0 del_dirty_area=0 cell=661019592 placement=419941036 pin_access=791237900 inst_pattern=1
[10/11 12:03:58    267s] #	no debugging net set
[10/11 12:03:58    267s] ### Time Record (DB Export) is uninstalled.
[10/11 12:03:58    267s] ### Time Record (Post Callback) is installed.
[10/11 12:03:58    267s] ### Time Record (Post Callback) is uninstalled.
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] #globalDetailRoute statistics:
[10/11 12:03:58    267s] #Cpu time = 00:00:09
[10/11 12:03:58    267s] #Elapsed time = 00:00:09
[10/11 12:03:58    267s] #Increased memory = 29.44 (MB)
[10/11 12:03:58    267s] #Total memory = 1976.37 (MB)
[10/11 12:03:58    267s] #Peak memory = 2181.82 (MB)
[10/11 12:03:58    267s] #Number of warnings = 4
[10/11 12:03:58    267s] #Total number of warnings = 8
[10/11 12:03:58    267s] #Number of fails = 0
[10/11 12:03:58    267s] #Total number of fails = 0
[10/11 12:03:58    267s] #Complete globalDetailRoute on Sat Oct 11 12:03:58 2025
[10/11 12:03:58    267s] #
[10/11 12:03:58    267s] ### import design signature (40): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=791237900 inst_pattern=1
[10/11 12:03:58    267s] ### Time Record (globalDetailRoute) is uninstalled.
[10/11 12:03:58    267s] #Default setup view is reset to setup.
[10/11 12:03:58    267s] #Default setup view is reset to setup.
[10/11 12:03:58    267s] AAE_INFO: Post Route call back at the end of routeDesign
[10/11 12:03:58    267s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1966.39 (MB), peak = 2181.82 (MB)
[10/11 12:03:58    267s] 
[10/11 12:03:58    267s] *** Summary of all messages that are not suppressed in this session:
[10/11 12:03:58    267s] Severity  ID               Count  Summary                                  
[10/11 12:03:58    267s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/11 12:03:58    267s] WARNING   IMPEXT-2883          6  The resistance extracted for a wire belo...
[10/11 12:03:58    267s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[10/11 12:03:58    267s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[10/11 12:03:58    267s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[10/11 12:03:58    267s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/11 12:03:58    267s] WARNING   TCLCMD-1403          1  '%s'                                     
[10/11 12:03:58    267s] *** Message Summary: 17 warning(s), 0 error(s)
[10/11 12:03:58    267s] 
[10/11 12:03:58    267s] ### Time Record (routeDesign) is uninstalled.
[10/11 12:03:58    267s] ### 
[10/11 12:03:58    267s] ###   Scalability Statistics
[10/11 12:03:58    267s] ### 
[10/11 12:03:58    267s] ### --------------------------------+----------------+----------------+----------------+
[10/11 12:03:58    267s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/11 12:03:58    267s] ### --------------------------------+----------------+----------------+----------------+
[10/11 12:03:58    267s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Timing Data Generation        |        00:00:08|        00:00:09|             1.0|
[10/11 12:03:58    267s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[10/11 12:03:58    267s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[10/11 12:03:58    267s] ### --------------------------------+----------------+----------------+----------------+
[10/11 12:03:58    267s] ### 
[10/11 12:04:15    268s] <CMD> zoomBox -14.60700 -8.40600 33.81050 34.93800
[10/11 12:04:15    268s] <CMD> zoomBox -21.06250 -12.34100 35.89950 38.65200
[10/11 12:04:15    268s] <CMD> zoomBox -28.65700 -16.97100 38.35750 43.02150
[10/11 12:04:16    268s] <CMD> zoomBox -48.10350 -28.82550 44.65100 54.20950
[10/11 12:04:16    268s] <CMD> zoomBox -60.47000 -36.36400 48.65300 61.32450
[10/11 12:04:17    269s] <CMD> zoomBox -21.06350 -12.34200 35.89950 38.65200
[10/11 12:04:17    269s] <CMD> zoomBox -14.60800 -8.40700 33.81050 34.93800
[10/11 12:09:29    291s] <CMD> saveDesign counter_route_postR.enc
[10/11 12:09:29    291s] #% Begin save design ... (date=10/11 12:09:29, mem=1965.0M)
[10/11 12:09:29    291s] % Begin Save ccopt configuration ... (date=10/11 12:09:29, mem=1965.0M)
[10/11 12:09:29    291s] % End Save ccopt configuration ... (date=10/11 12:09:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1965.0M, current mem=1964.7M)
[10/11 12:09:29    291s] % Begin Save netlist data ... (date=10/11 12:09:29, mem=1964.7M)
[10/11 12:09:29    291s] Writing Binary DB to counter_route_postR.enc.dat/counter.v.bin in single-threaded mode...
[10/11 12:09:29    291s] % End Save netlist data ... (date=10/11 12:09:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1964.7M, current mem=1964.7M)
[10/11 12:09:29    291s] Saving symbol-table file ...
[10/11 12:09:30    291s] Saving congestion map file counter_route_postR.enc.dat/counter.route.congmap.gz ...
[10/11 12:09:30    291s] % Begin Save AAE data ... (date=10/11 12:09:30, mem=1964.2M)
[10/11 12:09:30    291s] Saving AAE Data ...
[10/11 12:09:30    291s] AAE DB initialization (MEM=2196.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/11 12:09:30    292s] % End Save AAE data ... (date=10/11 12:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1964.9M, current mem=1964.9M)
[10/11 12:09:30    292s] Saving preference file counter_route_postR.enc.dat/gui.pref.tcl ...
[10/11 12:09:30    292s] Saving mode setting ...
[10/11 12:09:30    292s] Saving global file ...
[10/11 12:09:30    292s] % Begin Save floorplan data ... (date=10/11 12:09:30, mem=1967.4M)
[10/11 12:09:30    292s] Saving floorplan file ...
[10/11 12:09:30    292s] % End Save floorplan data ... (date=10/11 12:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1967.4M, current mem=1967.4M)
[10/11 12:09:30    292s] Saving Drc markers ...
[10/11 12:09:30    292s] ... No Drc file written since there is no markers found.
[10/11 12:09:30    292s] % Begin Save placement data ... (date=10/11 12:09:30, mem=1967.4M)
[10/11 12:09:30    292s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/11 12:09:30    292s] Save Adaptive View Pruning View Names to Binary file
[10/11 12:09:30    292s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2199.6M) ***
[10/11 12:09:30    292s] % End Save placement data ... (date=10/11 12:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1967.4M, current mem=1967.4M)
[10/11 12:09:30    292s] % Begin Save routing data ... (date=10/11 12:09:30, mem=1967.4M)
[10/11 12:09:30    292s] Saving route file ...
[10/11 12:09:30    292s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2196.6M) ***
[10/11 12:09:30    292s] % End Save routing data ... (date=10/11 12:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1967.6M, current mem=1967.6M)
[10/11 12:09:30    292s] Saving property file counter_route_postR.enc.dat/counter.prop
[10/11 12:09:30    292s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2199.6M) ***
[10/11 12:09:30    292s] #Saving pin access data to file counter_route_postR.enc.dat/counter.apa ...
[10/11 12:09:30    292s] #
[10/11 12:09:30    292s] % Begin Save power constraints data ... (date=10/11 12:09:30, mem=1967.6M)
[10/11 12:09:30    292s] % End Save power constraints data ... (date=10/11 12:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1967.6M, current mem=1967.6M)
[10/11 12:09:30    292s] Generated self-contained design counter_route_postR.enc.dat
[10/11 12:09:30    292s] #% End save design ... (date=10/11 12:09:30, total cpu=0:00:00.2, real=0:00:01.0, peak res=1967.6M, current mem=1953.6M)
[10/11 12:09:30    292s] *** Message Summary: 0 warning(s), 0 error(s)
[10/11 12:09:30    292s] 
[10/11 12:09:59    294s] <CMD> saveNetlist counter_enc.v
[10/11 12:09:59    294s] Writing Netlist "counter_enc.v" ...
[10/11 12:10:26    296s] <CMD> streamOut counter.gds -libName DesignLib -units 2000 -mode ALL
[10/11 12:10:26    296s] Parse flat map file...
[10/11 12:10:26    296s] Writing GDSII file ...
[10/11 12:10:26    296s] 	****** db unit per micron = 2000 ******
[10/11 12:10:26    296s] 	****** output gds2 file unit per micron = 2000 ******
[10/11 12:10:26    296s] 	****** unit scaling factor = 1 ******
[10/11 12:10:26    296s] Output for instance
[10/11 12:10:26    296s] Output for bump
[10/11 12:10:26    296s] Output for physical terminals
[10/11 12:10:26    296s] Output for logical terminals
[10/11 12:10:26    296s] Output for regular nets
[10/11 12:10:26    296s] Output for special nets and metal fills
[10/11 12:10:26    296s] Output for via structure generation total number 13
[10/11 12:10:26    296s] Statistics for GDS generated (version 3)
[10/11 12:10:26    296s] ----------------------------------------
[10/11 12:10:26    296s] Stream Out Layer Mapping Information:
[10/11 12:10:26    296s] GDS Layer Number          GDS Layer Name
[10/11 12:10:26    296s] ----------------------------------------
[10/11 12:10:26    296s]     191                             COMP
[10/11 12:10:26    296s]     192                          DIEAREA
[10/11 12:10:26    296s]     181                           Metal9
[10/11 12:10:26    296s]     179                           Metal9
[10/11 12:10:26    296s]     178                           Metal9
[10/11 12:10:26    296s]     177                           Metal9
[10/11 12:10:26    296s]     176                           Metal9
[10/11 12:10:26    296s]     175                             Via8
[10/11 12:10:26    296s]     174                             Via8
[10/11 12:10:26    296s]     170                             Via8
[10/11 12:10:26    296s]     160                           Metal8
[10/11 12:10:26    296s]     158                           Metal8
[10/11 12:10:26    296s]     157                           Metal8
[10/11 12:10:26    296s]     156                           Metal8
[10/11 12:10:26    296s]     155                           Metal8
[10/11 12:10:26    296s]     154                             Via7
[10/11 12:10:26    296s]     153                             Via7
[10/11 12:10:26    296s]     149                             Via7
[10/11 12:10:26    296s]     139                           Metal7
[10/11 12:10:26    296s]     137                           Metal7
[10/11 12:10:26    296s]     136                           Metal7
[10/11 12:10:26    296s]     135                           Metal7
[10/11 12:10:26    296s]     134                           Metal7
[10/11 12:10:26    296s]     133                             Via6
[10/11 12:10:26    296s]     132                             Via6
[10/11 12:10:26    296s]     131                             Via6
[10/11 12:10:26    296s]     130                             Via6
[10/11 12:10:26    296s]     129                             Via6
[10/11 12:10:26    296s]     128                             Via6
[10/11 12:10:26    296s]     127                             Via6
[10/11 12:10:26    296s]     122                           Metal6
[10/11 12:10:26    296s]     121                           Metal6
[10/11 12:10:26    296s]     120                           Metal6
[10/11 12:10:26    296s]     119                           Metal6
[10/11 12:10:26    296s]     118                           Metal6
[10/11 12:10:26    296s]     53                            Metal3
[10/11 12:10:26    296s]     52                            Metal3
[10/11 12:10:26    296s]     185                           Metal9
[10/11 12:10:26    296s]     48                              Via2
[10/11 12:10:26    296s]     29                            Metal2
[10/11 12:10:26    296s]     180                           Metal9
[10/11 12:10:26    296s]     47                              Via2
[10/11 12:10:26    296s]     182                           Metal9
[10/11 12:10:26    296s]     44                              Via2
[10/11 12:10:26    296s]     43                              Via2
[10/11 12:10:26    296s]     172                             Via8
[10/11 12:10:26    296s]     38                            Metal2
[10/11 12:10:26    296s]     95                            Metal5
[10/11 12:10:26    296s]     36                            Metal2
[10/11 12:10:26    296s]     93                            Metal5
[10/11 12:10:26    296s]     112                             Via5
[10/11 12:10:26    296s]     55                            Metal3
[10/11 12:10:26    296s]     113                           Metal6
[10/11 12:10:26    296s]     32                            Metal2
[10/11 12:10:26    296s]     54                            Metal3
[10/11 12:10:26    296s]     31                            Metal2
[10/11 12:10:26    296s]     107                             Via5
[10/11 12:10:26    296s]     30                            Metal2
[10/11 12:10:26    296s]     49                              Via2
[10/11 12:10:26    296s]     106                             Via5
[10/11 12:10:26    296s]     33                            Metal2
[10/11 12:10:26    296s]     109                             Via5
[10/11 12:10:26    296s]     10                            Metal1
[10/11 12:10:26    296s]     86                              Via4
[10/11 12:10:26    296s]     50                            Metal3
[10/11 12:10:26    296s]     69                              Via3
[10/11 12:10:26    296s]     143                           Metal7
[10/11 12:10:26    296s]     6                               Cont
[10/11 12:10:26    296s]     169                             Via8
[10/11 12:10:26    296s]     35                            Metal2
[10/11 12:10:26    296s]     8                             Metal1
[10/11 12:10:26    296s]     164                           Metal8
[10/11 12:10:26    296s]     27                              Via1
[10/11 12:10:26    296s]     141                           Metal7
[10/11 12:10:26    296s]     3                               Cont
[10/11 12:10:26    296s]     51                            Metal3
[10/11 12:10:26    296s]     70                              Via3
[10/11 12:10:26    296s]     7                               Cont
[10/11 12:10:26    296s]     64                              Via3
[10/11 12:10:26    296s]     173                             Via8
[10/11 12:10:26    296s]     34                            Metal2
[10/11 12:10:26    296s]     92                            Metal5
[10/11 12:10:26    296s]     111                             Via5
[10/11 12:10:26    296s]     11                            Metal1
[10/11 12:10:26    296s]     142                           Metal7
[10/11 12:10:26    296s]     4                               Cont
[10/11 12:10:26    296s]     9                             Metal1
[10/11 12:10:26    296s]     28                              Via1
[10/11 12:10:26    296s]     85                              Via4
[10/11 12:10:26    296s]     138                           Metal7
[10/11 12:10:26    296s]     5                               Cont
[10/11 12:10:26    296s]     12                            Metal1
[10/11 12:10:26    296s]     88                              Via4
[10/11 12:10:26    296s]     183                           Metal9
[10/11 12:10:26    296s]     45                              Via2
[10/11 12:10:26    296s]     22                              Via1
[10/11 12:10:26    296s]     152                             Via7
[10/11 12:10:26    296s]     13                            Metal1
[10/11 12:10:26    296s]     71                            Metal4
[10/11 12:10:26    296s]     90                              Via4
[10/11 12:10:26    296s]     184                           Metal9
[10/11 12:10:26    296s]     46                              Via2
[10/11 12:10:26    296s]     161                           Metal8
[10/11 12:10:26    296s]     23                              Via1
[10/11 12:10:26    296s]     171                             Via8
[10/11 12:10:26    296s]     37                            Metal2
[10/11 12:10:26    296s]     94                            Metal5
[10/11 12:10:26    296s]     148                             Via7
[10/11 12:10:26    296s]     14                            Metal1
[10/11 12:10:26    296s]     15                            Metal1
[10/11 12:10:26    296s]     72                            Metal4
[10/11 12:10:26    296s]     91                              Via4
[10/11 12:10:26    296s]     150                             Via7
[10/11 12:10:26    296s]     16                            Metal1
[10/11 12:10:26    296s]     73                            Metal4
[10/11 12:10:26    296s]     159                           Metal8
[10/11 12:10:26    296s]     26                              Via1
[10/11 12:10:26    296s]     151                             Via7
[10/11 12:10:26    296s]     17                            Metal1
[10/11 12:10:26    296s]     74                            Metal4
[10/11 12:10:26    296s]     1                               Cont
[10/11 12:10:26    296s]     162                           Metal8
[10/11 12:10:26    296s]     24                              Via1
[10/11 12:10:26    296s]     140                           Metal7
[10/11 12:10:26    296s]     2                               Cont
[10/11 12:10:26    296s]     163                           Metal8
[10/11 12:10:26    296s]     25                              Via1
[10/11 12:10:26    296s]     56                            Metal3
[10/11 12:10:26    296s]     57                            Metal3
[10/11 12:10:26    296s]     114                           Metal6
[10/11 12:10:26    296s]     58                            Metal3
[10/11 12:10:26    296s]     115                           Metal6
[10/11 12:10:26    296s]     59                            Metal3
[10/11 12:10:26    296s]     116                           Metal6
[10/11 12:10:26    296s]     65                              Via3
[10/11 12:10:26    296s]     66                              Via3
[10/11 12:10:26    296s]     67                              Via3
[10/11 12:10:26    296s]     68                              Via3
[10/11 12:10:26    296s]     75                            Metal4
[10/11 12:10:26    296s]     76                            Metal4
[10/11 12:10:26    296s]     77                            Metal4
[10/11 12:10:26    296s]     78                            Metal4
[10/11 12:10:26    296s]     79                            Metal4
[10/11 12:10:26    296s]     80                            Metal4
[10/11 12:10:26    296s]     87                              Via4
[10/11 12:10:26    296s]     89                              Via4
[10/11 12:10:26    296s]     96                            Metal5
[10/11 12:10:26    296s]     97                            Metal5
[10/11 12:10:26    296s]     98                            Metal5
[10/11 12:10:26    296s]     99                            Metal5
[10/11 12:10:26    296s]     100                           Metal5
[10/11 12:10:26    296s]     101                           Metal5
[10/11 12:10:26    296s]     108                             Via5
[10/11 12:10:26    296s]     110                             Via5
[10/11 12:10:26    296s]     117                           Metal6
[10/11 12:10:26    296s]     189                           Metal9
[10/11 12:10:26    296s]     188                           Metal9
[10/11 12:10:26    296s]     187                           Metal9
[10/11 12:10:26    296s]     186                           Metal9
[10/11 12:10:26    296s]     168                           Metal8
[10/11 12:10:26    296s]     167                           Metal8
[10/11 12:10:26    296s]     166                           Metal8
[10/11 12:10:26    296s]     165                           Metal8
[10/11 12:10:26    296s]     147                           Metal7
[10/11 12:10:26    296s]     146                           Metal7
[10/11 12:10:26    296s]     145                           Metal7
[10/11 12:10:26    296s]     144                           Metal7
[10/11 12:10:26    296s]     63                            Metal3
[10/11 12:10:26    296s]     62                            Metal3
[10/11 12:10:26    296s]     39                            Metal2
[10/11 12:10:26    296s]     105                           Metal5
[10/11 12:10:26    296s]     103                           Metal5
[10/11 12:10:26    296s]     123                           Metal6
[10/11 12:10:26    296s]     42                            Metal2
[10/11 12:10:26    296s]     41                            Metal2
[10/11 12:10:26    296s]     40                            Metal2
[10/11 12:10:26    296s]     20                            Metal1
[10/11 12:10:26    296s]     60                            Metal3
[10/11 12:10:26    296s]     18                            Metal1
[10/11 12:10:26    296s]     61                            Metal3
[10/11 12:10:26    296s]     102                           Metal5
[10/11 12:10:26    296s]     21                            Metal1
[10/11 12:10:26    296s]     19                            Metal1
[10/11 12:10:26    296s]     81                            Metal4
[10/11 12:10:26    296s]     104                           Metal5
[10/11 12:10:26    296s]     82                            Metal4
[10/11 12:10:26    296s]     83                            Metal4
[10/11 12:10:26    296s]     84                            Metal4
[10/11 12:10:26    296s]     124                           Metal6
[10/11 12:10:26    296s]     125                           Metal6
[10/11 12:10:26    296s]     126                           Metal6
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Stream Out Information Processed for GDS version 3:
[10/11 12:10:26    296s] Units: 2000 DBU
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Object                             Count
[10/11 12:10:26    296s] ----------------------------------------
[10/11 12:10:26    296s] Instances                             39
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Ports/Pins                             7
[10/11 12:10:26    296s]     metal layer Metal2                 4
[10/11 12:10:26    296s]     metal layer Metal3                 2
[10/11 12:10:26    296s]     metal layer Metal4                 1
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Nets                                 178
[10/11 12:10:26    296s]     metal layer Metal1                15
[10/11 12:10:26    296s]     metal layer Metal2               117
[10/11 12:10:26    296s]     metal layer Metal3                41
[10/11 12:10:26    296s]     metal layer Metal4                 5
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s]     Via Instances                    141
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Special Nets                          36
[10/11 12:10:26    296s]     metal layer Metal1                18
[10/11 12:10:26    296s]     metal layer Metal8                10
[10/11 12:10:26    296s]     metal layer Metal9                 8
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s]     Via Instances                    124
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Metal Fills                            0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s]     Via Instances                      0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Metal FillOPCs                         0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s]     Via Instances                      0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Metal FillDRCs                         0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s]     Via Instances                      0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Text                                  36
[10/11 12:10:26    296s]     metal layer Metal1                 3
[10/11 12:10:26    296s]     metal layer Metal2                22
[10/11 12:10:26    296s]     metal layer Metal3                 8
[10/11 12:10:26    296s]     metal layer Metal4                 1
[10/11 12:10:26    296s]     metal layer Metal8                 2
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Blockages                              0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Custom Text                            0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Custom Box                             0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] Trim Metal                             0
[10/11 12:10:26    296s] 
[10/11 12:10:26    296s] ######Streamout is finished!
[10/11 12:14:11    312s] <CMD> selectObject IO_Pin {COUNT[2]}
[10/11 12:14:13    313s] <CMD> deselectAll
[10/11 12:27:20    370s] <CMD> zoomBox -41.18200 -16.39650 23.53800 41.54150
[10/11 12:27:21    370s] <CMD> zoomBox -48.03750 -19.63250 28.10350 48.53000
[10/11 12:27:23    370s] <CMD> gui_select -rect {22.88300 -14.41200 24.36050 -14.60900}
[10/11 12:27:31    371s] <CMD> zoomBox -14.92750 -16.00300 49.79250 41.93500
[10/11 12:27:32    371s] <CMD> zoomBox -8.53500 -12.65000 46.47700 36.59750
[10/11 12:28:10    374s] <CMD> ui_view_box
[10/11 12:28:10    374s] <CMD> ui_view_box
[10/11 12:28:10    374s] <CMD> dbquery -area {-12.0115 -9.8045 121.4265 50.189} -objType inst
[10/11 12:28:10    374s] <CMD> dbquery -area {-12.0115 -9.8045 121.4265 50.189} -objType regular
[10/11 12:28:10    374s] <CMD> dbquery -area {-12.0115 -9.8045 121.4265 50.189} -objType special
[10/11 12:29:10    402s] <CMD> selectWire 4.5200 4.5200 6.3200 24.7700 8 VDD
[10/11 12:29:12    404s] <CMD> deselectWire 4.5200 4.5200 6.3200 24.7700 8 VDD
[10/11 12:29:12    404s] <CMD> deselectWire 4.5200 4.5200 6.3200 24.7700 8 VDD
[10/11 12:29:20    410s] <CMD> selectWire 8.1200 4.5200 9.9200 24.7700 8 VDD
[10/11 12:29:20    411s] <CMD> deselectWire 8.1200 4.5200 9.9200 24.7700 8 VDD
[10/11 12:29:20    411s] <CMD> deselectWire 8.1200 4.5200 9.9200 24.7700 8 VDD
[10/11 12:50:20    617s] 
[10/11 12:50:20    617s] *** Memory Usage v#1 (Current mem = 2311.918M, initial mem = 483.863M) ***
[10/11 12:50:20    617s] 
[10/11 12:50:20    617s] *** Summary of all messages that are not suppressed in this session:
[10/11 12:50:20    617s] Severity  ID               Count  Summary                                  
[10/11 12:50:20    617s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[10/11 12:50:20    617s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[10/11 12:50:20    617s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[10/11 12:50:20    617s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/11 12:50:20    617s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[10/11 12:50:20    617s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[10/11 12:50:20    617s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[10/11 12:50:20    617s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/11 12:50:20    617s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[10/11 12:50:20    617s] WARNING   IMPEXT-6202          2  In addition to the technology file, the ...
[10/11 12:50:20    617s] ERROR     IMPEXT-2677          2  Multi-corner RC initialization is aborte...
[10/11 12:50:20    617s] ERROR     IMPEXT-2715          2  Syntax Error in line %d                  
[10/11 12:50:20    617s] WARNING   IMPEXT-2883        250  The resistance extracted for a wire belo...
[10/11 12:50:20    617s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[10/11 12:50:20    617s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[10/11 12:50:20    617s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/11 12:50:20    617s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[10/11 12:50:20    617s] WARNING   IMPPP-354            2  The power planner did not generate the %...
[10/11 12:50:20    617s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[10/11 12:50:20    617s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[10/11 12:50:20    617s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[10/11 12:50:20    617s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[10/11 12:50:20    617s] WARNING   IMPSP-5134           1  Setting %s to %0.3f (microns) as a multi...
[10/11 12:50:20    617s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[10/11 12:50:20    617s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[10/11 12:50:20    617s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[10/11 12:50:20    617s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/11 12:50:20    617s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/11 12:50:20    617s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[10/11 12:50:20    617s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[10/11 12:50:20    617s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/11 12:50:20    617s] WARNING   TCLCMD-1403          1  '%s'                                     
[10/11 12:50:20    617s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[10/11 12:50:20    617s] *** Message Summary: 1823 warning(s), 109 error(s)
[10/11 12:50:20    617s] 
[10/11 12:50:20    617s] --- Ending "Innovus" (totcpu=0:10:17, real=1:40:15, mem=2311.9M) ---
