# SV-interface-gen
Python script to generate SystemVerilog interfaces with clocking blocks and async ports from a list of signals.
