{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595367136563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595367136564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 15:32:16 2020 " "Processing started: Tue Jul 21 15:32:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595367136564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595367136564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595367136564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595367137237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595367137237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorgate " "Found entity 1: xorgate" {  } { { "xorgate.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/xorgate.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mul.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowdetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file overflowdetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overFlowDetector " "Found entity 1: overFlowDetector" {  } { { "overFlowDetector.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/overFlowDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file addunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addUnit " "Found entity 1: addUnit" {  } { { "addUnit.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/addUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulUnit " "Found entity 1: mulUnit" {  } { { "mulUnit.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signinverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file signinverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signInverter " "Found entity 1: signInverter" {  } { { "signInverter.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/signInverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsigninverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testsigninverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testsignInverter " "Found entity 1: testsignInverter" {  } { { "testsignInverter.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/testsignInverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMult " "Found entity 1: testMult" {  } { { "testMult.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/testMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowdetectortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file overflowdetectortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overFlowDetectorTest " "Found entity 1: overFlowDetectorTest" {  } { { "overFlowDetectorTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/overFlowDetectorTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulunittest.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulunittest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulUnitTest " "Found entity 1: mulUnitTest" {  } { { "mulUnitTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnitTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedmult " "Found entity 1: signedmult" {  } { { "signedmult.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/signedmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onebitExtender " "Found entity 1: onebitExtender" {  } { { "onebitExtender.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/onebitExtender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to32extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file to32extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 to32extender " "Found entity 1: to32extender" {  } { { "to32extender.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/to32extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high.sv 1 1 " "Found 1 design units, including 1 entities, in source file high.sv" { { "Info" "ISGN_ENTITY_NAME" "1 high " "Found entity 1: high" {  } { { "high.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/high.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit32adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit32Adder " "Found entity 1: bit32Adder" {  } { { "bit32Adder.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/bit32Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mid.sv 1 1 " "Found 1 design units, including 1 entities, in source file mid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mid " "Found entity 1: mid" {  } { { "mid.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low.sv 1 1 " "Found 1 design units, including 1 entities, in source file low.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low " "Found entity 1: low" {  } { { "low.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/low.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightest.sv 1 1 " "Found 1 design units, including 1 entities, in source file hightest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highTest " "Found entity 1: highTest" {  } { { "highTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/highTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file midtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midTest " "Found entity 1: midTest" {  } { { "midTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/midTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file lowtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowtest " "Found entity 1: lowtest" {  } { { "lowtest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/lowtest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingppointmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file floatingppointmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floatingpPointMult " "Found entity 1: floatingpPointMult" {  } { { "floatingpPointMult.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter " "Found entity 1: leftShifter" {  } { { "leftShifter.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/leftShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter " "Found entity 1: rightShifter" {  } { { "rightShifter.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/rightShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outselector.sv 1 1 " "Found 1 design units, including 1 entities, in source file outselector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outSelector " "Found entity 1: outSelector" {  } { { "outSelector.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/outSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32overflowdetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit32overflowdetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit32OverflowDetector " "Found entity 1: bit32OverflowDetector" {  } { { "bit32OverflowDetector.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/bit32OverflowDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingppointmulttest.sv 1 1 " "Found 1 design units, including 1 entities, in source file floatingppointmulttest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floatingpPointMultTest " "Found entity 1: floatingpPointMultTest" {  } { { "floatingpPointMultTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMultTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595367144790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595367144790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floatingpPointMultTest " "Elaborating entity \"floatingpPointMultTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595367144838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 floatingpPointMultTest.sv(18) " "Verilog HDL assignment warning at floatingpPointMultTest.sv(18): truncated value with size 32 to match size of target (7)" {  } { { "floatingpPointMultTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMultTest.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595367144839 "|floatingpPointMultTest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 floatingpPointMultTest.sv(24) " "Verilog HDL assignment warning at floatingpPointMultTest.sv(24): truncated value with size 32 to match size of target (7)" {  } { { "floatingpPointMultTest.sv" "" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMultTest.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595367144839 "|floatingpPointMultTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatingpPointMult floatingpPointMult:float " "Elaborating entity \"floatingpPointMult\" for hierarchy \"floatingpPointMult:float\"" {  } { { "floatingpPointMultTest.sv" "float" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMultTest.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low floatingpPointMult:float\|low:lowUnit " "Elaborating entity \"low\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\"" {  } { { "floatingpPointMult.sv" "lowUnit" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulUnit floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit " "Elaborating entity \"mulUnit\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\"" {  } { { "low.sv" "multiplicationUnit" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/low.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signInverter floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|signInverter:invertA " "Elaborating entity \"signInverter\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|signInverter:invertA\"" {  } { { "mulUnit.sv" "invertA" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|extender:extenderA " "Elaborating entity \"extender\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|extender:extenderA\"" {  } { { "mulUnit.sv" "extenderA" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|mul:multiplier " "Elaborating entity \"mul\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|mul:multiplier\"" {  } { { "mulUnit.sv" "multiplier" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overFlowDetector floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|overFlowDetector:over " "Elaborating entity \"overFlowDetector\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|overFlowDetector:over\"" {  } { { "mulUnit.sv" "over" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|xorgate:xorg " "Elaborating entity \"xorgate\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|mulUnit:multiplicationUnit\|xorgate:xorg\"" {  } { { "mulUnit.sv" "xorg" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to32extender floatingpPointMult:float\|low:lowUnit\|to32extender:resultExtender " "Elaborating entity \"to32extender\" for hierarchy \"floatingpPointMult:float\|low:lowUnit\|to32extender:resultExtender\"" {  } { { "low.sv" "resultExtender" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/low.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mid floatingpPointMult:float\|mid:midUnit " "Elaborating entity \"mid\" for hierarchy \"floatingpPointMult:float\|mid:midUnit\"" {  } { { "floatingpPointMult.sv" "midUnit" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitExtender floatingpPointMult:float\|mid:midUnit\|onebitExtender:extendA " "Elaborating entity \"onebitExtender\" for hierarchy \"floatingpPointMult:float\|mid:midUnit\|onebitExtender:extendA\"" {  } { { "mid.sv" "extendA" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mid.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Adder floatingpPointMult:float\|mid:midUnit\|bit32Adder:add " "Elaborating entity \"bit32Adder\" for hierarchy \"floatingpPointMult:float\|mid:midUnit\|bit32Adder:add\"" {  } { { "mid.sv" "add" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mid.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high floatingpPointMult:float\|high:highUnit " "Elaborating entity \"high\" for hierarchy \"floatingpPointMult:float\|high:highUnit\"" {  } { { "floatingpPointMult.sv" "highUnit" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter floatingpPointMult:float\|leftShifter:highshifter " "Elaborating entity \"leftShifter\" for hierarchy \"floatingpPointMult:float\|leftShifter:highshifter\"" {  } { { "floatingpPointMult.sv" "highshifter" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter floatingpPointMult:float\|rightShifter:lowShifter " "Elaborating entity \"rightShifter\" for hierarchy \"floatingpPointMult:float\|rightShifter:lowShifter\"" {  } { { "floatingpPointMult.sv" "lowShifter" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32OverflowDetector floatingpPointMult:float\|bit32OverflowDetector:detector " "Elaborating entity \"bit32OverflowDetector\" for hierarchy \"floatingpPointMult:float\|bit32OverflowDetector:detector\"" {  } { { "floatingpPointMult.sv" "detector" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outSelector floatingpPointMult:float\|outSelector:outGen " "Elaborating entity \"outSelector\" for hierarchy \"floatingpPointMult:float\|outSelector:outGen\"" {  } { { "floatingpPointMult.sv" "outGen" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595367144920 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 over 8 7 " "Port \"ordered port 0\" on the entity instantiation of \"over\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "mulUnit.sv" "over" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1595367144944 "|floatingpPointMultTest|floatingpPointMult:float|low:lowUnit|mulUnit:multiplicationUnit|overFlowDetector:over"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 over 8 7 " "Port \"ordered port 0\" on the entity instantiation of \"over\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "mulUnit.sv" "over" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1595367144946 "|floatingpPointMultTest|floatingpPointMult:float|low:lowUnit|mulUnit:multiplicationUnit|overFlowDetector:over"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 over 8 7 " "Port \"ordered port 0\" on the entity instantiation of \"over\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "mulUnit.sv" "over" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1595367144947 "|floatingpPointMultTest|floatingpPointMult:float|low:lowUnit|mulUnit:multiplicationUnit|overFlowDetector:over"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1595367144989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595367145019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 15:32:25 2020 " "Processing ended: Tue Jul 21 15:32:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595367145019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595367145019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595367145019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595367145019 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595367145595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595367146132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595367146140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 15:32:25 2020 " "Processing started: Tue Jul 21 15:32:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595367146140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1595367146140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Taller Taller " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Taller Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1595367146140 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Taller Taller " "Quartus(args): --rtl_sim Taller Taller" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1595367146140 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1595367146365 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1595367146520 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1595367146522 ""}
{ "Warning" "0" "" "Warning: File Taller_run_msim_rtl_verilog.do already exists - backing up current file as Taller_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Taller_run_msim_rtl_verilog.do already exists - backing up current file as Taller_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1595367146576 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/simulation/modelsim/Taller_run_msim_rtl_verilog.do" {  } { { "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/simulation/modelsim/Taller_run_msim_rtl_verilog.do" "0" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/simulation/modelsim/Taller_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/simulation/modelsim/Taller_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1595367146672 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1595367146673 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1595367146676 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1595367146676 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/Taller_nativelink_simulation.rpt" {  } { { "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/Taller_nativelink_simulation.rpt" "0" { Text "C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/Taller_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/kenne/OneDrive/Desktop/Proyecto Taller/IIR_Verilog/Floating point multiplication unit/Taller_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1595367146676 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1595367146676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595367146677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 15:32:26 2020 " "Processing ended: Tue Jul 21 15:32:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595367146677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595367146677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595367146677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1595367146677 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1595368069251 ""}
