
<html>
<meta name="viewport" content="width=device-width, initial-scale=1">
<head>
  <link rel="stylesheet" href="../../merly.css">
  <title>qemu Repo - accel\tcg\cputlb.c Ctrl Expressions (142) - MerlyMentor</title>
</head>
<body>
  <h2>qemu Repo - accel\tcg\cputlb.c Ctrl Expressions (142) - MerlyMentor</h2>
  
  <header>
    <nav>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Files" href="../../index.html">Files</a></li>
        <li class="mr-3"><a title="Anomalies" href="../../anomalies.html">Anomalies</a></li>
        <li class="mr-3"><a title="Notables" href="../../notables.html">Notables</a></li>
        <li class="mr-3"><a title="Known Good" href="../../known-good.html">Known Good</a></li>
        <li class="mr-3"><a title="Known Bad" href="../../known-bad.html">Known Bad</a></li>
        
      </ul>
    </nav>
  </header>

  <fieldset>
    <legend>&nbsp;accel\tcg\cputlb.c Ctrl Expressions (142)&nbsp;</legend>
    <table class="code">
      <tr class="th"><td class="num">Line</td><td>Ctrl Expression</td><td class="num">Score</td></tr>
      <tr><td class="num line">741</td><td><a href="cputlb.c.html#L741">(<span style='background-color:#741da3;'>(<span style='background-color:#741da3;'>(addr + len - 1) & d->large_page_mask</span>) == d->large_page_addr</span>)</a></td><td class="num">2016.45</td></tr>
      <tr><td class="num line">1992</td><td><a href="cputlb.c.html#L1992">(size > 1 && unlikely(<span style='background-color:#741da3;'>(addr & ~TARGET_PAGE_MASK) + size - 1 >= TARGET_PAGE_SIZE</span>))</a></td><td class="num">1048.20</td></tr>
      <tr><td class="num line">2410</td><td><a href="cputlb.c.html#L2410">(size > 1 && unlikely(<span style='background-color:#741da3;'>(addr & ~TARGET_PAGE_MASK) + size - 1 >= TARGET_PAGE_SIZE</span>))</a></td><td class="num">1048.20</td></tr>
      <tr><td class="num line">1778</td><td><a href="cputlb.c.html#L1778">(unlikely(a_bits > 0 && (addr & ((1 << a_bits) - 1))))</a></td><td class="num">47.10</td></tr>
      <tr><td class="num line">1810</td><td><a href="cputlb.c.html#L1810">((prot & PAGE_READ) && unlikely(tlbe->addr_read != (tlb_addr & ~TLB_NOTDIRTY)))</a></td><td class="num">30.25</td></tr>
      <tr><td class="num line">484</td><td><a href="cputlb.c.html#L484">(tlb_flush_entry_mask_locked(&d->vtable[k], page, mask))</a></td><td class="num">25.25</td></tr>
      <tr><td class="num line">1515</td><td><a href="cputlb.c.html#L1515">(unlikely(!tlb_hit(entry->addr_code, addr)))</a></td><td class="num">22.25</td></tr>
      <tr><td class="num line">218</td><td><a href="cputlb.c.html#L218">(fast->table == NULL || desc->iotlb == NULL)</a></td><td class="num">13.25</td></tr>
      <tr><td class="num line">728</td><td><a href="cputlb.c.html#L728">(mask < f->mask || len > f->mask)</a></td><td class="num">13.25</td></tr>
      <tr><td class="num line">1336</td><td><a href="cputlb.c.html#L1336">(!cpu->ignore_memory_transaction_failures && cc->tcg_ops->do_transaction_failed)</a></td><td class="num">13.00</td></tr>
      <tr><td class="num line">1929</td><td><a href="cputlb.c.html#L1929">(addr & ((1 << a_bits) - 1))</a></td><td class="num">8.85</td></tr>
      <tr><td class="num line">2335</td><td><a href="cputlb.c.html#L2335">(addr & ((1 << a_bits) - 1))</a></td><td class="num">8.85</td></tr>
      <tr><td class="num line">168</td><td><a href="cputlb.c.html#L168">(desc->n_used_entries > desc->window_max_entries)</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">1045</td><td><a href="cputlb.c.html#L1045">(tlb_entry->addr_write == (vaddr | TLB_NOTDIRTY))</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">1090</td><td><a href="cputlb.c.html#L1090">(((lp_addr ^ vaddr) & lp_mask) != 0)</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">818</td><td><a href="cputlb.c.html#L818">(bits >= TARGET_LONG_BITS && len <= TARGET_PAGE_SIZE)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">861</td><td><a href="cputlb.c.html#L861">(bits >= TARGET_LONG_BITS && len <= TARGET_PAGE_SIZE)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">911</td><td><a href="cputlb.c.html#L911">(bits >= TARGET_LONG_BITS && len <= TARGET_PAGE_SIZE)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">387</td><td><a href="cputlb.c.html#L387">(cpu->created && !qemu_cpu_is_self(cpu))</a></td><td class="num">8.00</td></tr>
      <tr><td class="num line">780</td><td><a href="cputlb.c.html#L780">((d.idxmap >> mmu_idx) & 1)</a></td><td class="num">8.00</td></tr>
      <tr><td class="num line">1957</td><td><a href="cputlb.c.html#L1957">((addr & (size - 1)) != 0)</a></td><td class="num">7.85</td></tr>
      <tr><td class="num line">2362</td><td><a href="cputlb.c.html#L2362">((addr & (size - 1)) != 0)</a></td><td class="num">7.85</td></tr>
      <tr><td class="num line">2269</td><td><a href="cputlb.c.html#L2269">(page1 != page2 && !tlb_hit_page(tlb_addr2, page2))</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">1521</td><td><a href="cputlb.c.html#L1521">(unlikely(entry->addr_code & TLB_INVALID_MASK))</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1532</td><td><a href="cputlb.c.html#L1532">(unlikely(entry->addr_code & TLB_MMIO))</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">538</td><td><a href="cputlb.c.html#L538">((idxmap >> mmu_idx) & 1)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1611</td><td><a href="cputlb.c.html#L1611">(!cc->tcg_ops->tlb_fill(cs, addr, fault_size, access_type, mmu_idx, nonfault, retaddr))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">175</td><td><a href="cputlb.c.html#L175">(rate < 30 && window_expired)</a></td><td class="num">6.00</td></tr>
      <tr><td class="num line">1216</td><td><a href="cputlb.c.html#L1216">(!tlb_hit_page_anyprot(te, vaddr_page) && !tlb_entry_is_empty(te))</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">1785</td><td><a href="cputlb.c.html#L1785">(unlikely(addr & (size - 1)))</a></td><td class="num">5.85</td></tr>
      <tr><td class="num line">503</td><td><a href="cputlb.c.html#L503">((page & lp_mask) == lp_addr)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">987</td><td><a href="cputlb.c.html#L987">((addr & TLB_INVALID_MASK | TLB_MMIO | TLB_DISCARD_WRITE | TLB_NOTDIRTY) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">991</td><td><a href="cputlb.c.html#L991">((addr - start) < length)</a></td><td class="num">4.60</td></tr>
      <tr><td class="num line">1082</td><td><a href="cputlb.c.html#L1082">(lp_addr == target_ulong - 1)</a></td><td class="num">4.60</td></tr>
      <tr><td class="num line">1940</td><td><a href="cputlb.c.html#L1940">(!victim_tlb_hit(env, mmu_idx, index, tlb_off, addr & TARGET_PAGE_MASK))</a></td><td class="num">4.25</td></tr>
      <tr><td class="num line">2346</td><td><a href="cputlb.c.html#L2346">(!victim_tlb_hit(env, mmu_idx, index, tlb_off, addr & TARGET_PAGE_MASK))</a></td><td class="num">4.25</td></tr>
      <tr><td class="num line">1360</td><td><a href="cputlb.c.html#L1360">(!cpu->can_do_io)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">1414</td><td><a href="cputlb.c.html#L1414">(!cpu->can_do_io)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">790</td><td><a href="cputlb.c.html#L790">(d.len >= TARGET_PAGE_SIZE * TB_JMP_CACHE_SIZE)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">795</td><td><a href="cputlb.c.html#L795">(i < d.len)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">1626</td><td><a href="cputlb.c.html#L1626">(unlikely(flags & ~TLB_WATCHPOINT | TLB_NOTDIRTY))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1646</td><td><a href="cputlb.c.html#L1646">(unlikely(flags & TLB_NOTDIRTY))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1673</td><td><a href="cputlb.c.html#L1673">(unlikely(flags & TLB_NOTDIRTY | TLB_WATCHPOINT))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1835</td><td><a href="cputlb.c.html#L1835">(unlikely(tlb_addr & TLB_MMIO))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1843</td><td><a href="cputlb.c.html#L1843">(unlikely(tlb_addr & TLB_NOTDIRTY))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1952</td><td><a href="cputlb.c.html#L1952">(unlikely(tlb_addr & ~TARGET_PAGE_MASK))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1964</td><td><a href="cputlb.c.html#L1964">(unlikely(tlb_addr & TLB_WATCHPOINT))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1973</td><td><a href="cputlb.c.html#L1973">(likely(tlb_addr & TLB_MMIO))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2287</td><td><a href="cputlb.c.html#L2287">(unlikely(tlb_addr & TLB_WATCHPOINT))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2292</td><td><a href="cputlb.c.html#L2292">(unlikely(tlb_addr2 & TLB_WATCHPOINT))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2357</td><td><a href="cputlb.c.html#L2357">(unlikely(tlb_addr & ~TARGET_PAGE_MASK))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2369</td><td><a href="cputlb.c.html#L2369">(unlikely(tlb_addr & TLB_WATCHPOINT))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2385</td><td><a href="cputlb.c.html#L2385">(unlikely(tlb_addr & TLB_DISCARD_WRITE))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1170</td><td><a href="cputlb.c.html#L1170">(prot & PAGE_WRITE)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1171</td><td><a href="cputlb.c.html#L1171">(section->readonly)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1244</td><td><a href="cputlb.c.html#L1244">(prot & PAGE_READ)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1246</td><td><a href="cputlb.c.html#L1246">(wp_flags & BP_MEM_READ)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1253</td><td><a href="cputlb.c.html#L1253">(prot & PAGE_EXEC)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1260</td><td><a href="cputlb.c.html#L1260">(prot & PAGE_WRITE)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1262</td><td><a href="cputlb.c.html#L1262">(prot & PAGE_WRITE_INV)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1265</td><td><a href="cputlb.c.html#L1265">(wp_flags & BP_MEM_WRITE)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1678</td><td><a href="cputlb.c.html#L1678">(flags & TLB_WATCHPOINT)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1686</td><td><a href="cputlb.c.html#L1686">(flags & TLB_NOTDIRTY)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1732</td><td><a href="cputlb.c.html#L1732">(tlb_addr & TLB_MMIO)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1797</td><td><a href="cputlb.c.html#L1797">(prot & PAGE_WRITE)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2378</td><td><a href="cputlb.c.html#L2378">(tlb_addr & TLB_MMIO)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2390</td><td><a href="cputlb.c.html#L2390">(tlb_addr & TLB_NOTDIRTY)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">105</td><td><a href="cputlb.c.html#L105">(i < TB_JMP_PAGE_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">173</td><td><a href="cputlb.c.html#L173">(rate > 70)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">189</td><td><a href="cputlb.c.html#L189">(expected_rate > 70)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">195</td><td><a href="cputlb.c.html#L195">(new_size == old_size)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">219</td><td><a href="cputlb.c.html#L219">(new_size == 1 << CPU_TLB_DYN_MIN_BITS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">286</td><td><a href="cputlb.c.html#L286">(i < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">297</td><td><a href="cputlb.c.html#L297">(i < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">319</td><td><a href="cputlb.c.html#L319">(cpu != src)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">360</td><td><a href="cputlb.c.html#L360">(work != 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">369</td><td><a href="cputlb.c.html#L369">(to_clean == ALL_MMUIDX_BITS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">375</td><td><a href="cputlb.c.html#L375">(to_clean != asked)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">483</td><td><a href="cputlb.c.html#L483">(k < CPU_VTLB_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">537</td><td><a href="cputlb.c.html#L537">(mmu_idx < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">600</td><td><a href="cputlb.c.html#L600">(idxmap < TARGET_PAGE_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">636</td><td><a href="cputlb.c.html#L636">(idxmap < TARGET_PAGE_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">644</td><td><a href="cputlb.c.html#L644">(dst_cpu != src_cpu)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">677</td><td><a href="cputlb.c.html#L677">(idxmap < TARGET_PAGE_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">688</td><td><a href="cputlb.c.html#L688">(dst_cpu != src_cpu)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">749</td><td><a href="cputlb.c.html#L749">(i < len)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">779</td><td><a href="cputlb.c.html#L779">(mmu_idx < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">823</td><td><a href="cputlb.c.html#L823">(bits < TARGET_PAGE_BITS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">866</td><td><a href="cputlb.c.html#L866">(bits < TARGET_PAGE_BITS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">879</td><td><a href="cputlb.c.html#L879">(dst_cpu != src_cpu)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">916</td><td><a href="cputlb.c.html#L916">(bits < TARGET_PAGE_BITS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">929</td><td><a href="cputlb.c.html#L929">(dst_cpu != src_cpu)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1024</td><td><a href="cputlb.c.html#L1024">(mmu_idx < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1028</td><td><a href="cputlb.c.html#L1028">(i < n)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1033</td><td><a href="cputlb.c.html#L1033">(i < CPU_VTLB_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1061</td><td><a href="cputlb.c.html#L1061">(mmu_idx < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1065</td><td><a href="cputlb.c.html#L1065">(mmu_idx < NB_MMU_MODES)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1067</td><td><a href="cputlb.c.html#L1067">(k < CPU_VTLB_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1126</td><td><a href="cputlb.c.html#L1126">(size <= TARGET_PAGE_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1144</td><td><a href="cputlb.c.html#L1144">(size < TARGET_PAGE_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1155</td><td><a href="cputlb.c.html#L1155">(is_ram || is_romd)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1291</td><td><a href="cputlb.c.html#L1291">(ram_addr == RAM_ADDR_INVALID)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1369</td><td><a href="cputlb.c.html#L1369">(r != MEMTX_OK)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1430</td><td><a href="cputlb.c.html#L1430">(r != MEMTX_OK)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1462</td><td><a href="cputlb.c.html#L1462">(vidx < CPU_VTLB_SIZE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1473</td><td><a href="cputlb.c.html#L1473">(cmp == page)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1669</td><td><a href="cputlb.c.html#L1669">(size == 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2305</td><td><a href="cputlb.c.html#L2305">(i < size)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2311</td><td><a href="cputlb.c.html#L2311">(i < size)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1148</td><td><a href="cputlb.c.html#L1148">(attrs.byte_swap)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1364</td><td><a href="cputlb.c.html#L1364">(!qemu_mutex_iothread_locked())</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1425</td><td><a href="cputlb.c.html#L1425">(!qemu_mutex_iothread_locked())</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1516</td><td><a href="cputlb.c.html#L1516">(!VICTIM_TLB_HIT(addr_code, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1559</td><td><a href="cputlb.c.html#L1559">(!cpu_physical_memory_get_dirty_flag(ram_addr, DIRTY_MEMORY_CODE))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1573</td><td><a href="cputlb.c.html#L1573">(!cpu_physical_memory_is_clean(ram_addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1606</td><td><a href="cputlb.c.html#L1606">(!tlb_hit_page(tlb_addr, page_addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1607</td><td><a href="cputlb.c.html#L1607">(!victim_tlb_hit(env, mmu_idx, index, elt_ofs, page_addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1799</td><td><a href="cputlb.c.html#L1799">(!tlb_hit(tlb_addr, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1800</td><td><a href="cputlb.c.html#L1800">(!VICTIM_TLB_HIT(addr_write, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1823</td><td><a href="cputlb.c.html#L1823">(!tlb_hit(tlb_addr, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1824</td><td><a href="cputlb.c.html#L1824">(!VICTIM_TLB_HIT(addr_write, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1939</td><td><a href="cputlb.c.html#L1939">(!tlb_hit(tlb_addr, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">2270</td><td><a href="cputlb.c.html#L2270">(!victim_tlb_hit(env, mmu_idx, index2, tlb_off, page2))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">2345</td><td><a href="cputlb.c.html#L2345">(!tlb_hit(tlb_addr, addr))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1186</td><td><a href="cputlb.c.html#L1186">(!is_romd)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">509</td><td><a href="cputlb.c.html#L509">(tlb_flush_entry_locked(tlb_entry(env, midx, page), page))</a></td><td class="num">0.50</td></tr>
      <tr><td class="num line">1730</td><td><a href="cputlb.c.html#L1730">(likely(tlb_hit(tlb_addr, addr)))</a></td><td class="num">0.50</td></tr>
      <tr><td class="num line">461</td><td><a href="cputlb.c.html#L461">(tlb_hit_page_mask_anyprot(tlb_entry, page, mask))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">598</td><td><a href="cputlb.c.html#L598">(qemu_cpu_is_self(cpu))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">753</td><td><a href="cputlb.c.html#L753">(tlb_flush_entry_mask_locked(entry, page, mask))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">834</td><td><a href="cputlb.c.html#L834">(qemu_cpu_is_self(cpu))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1173</td><td><a href="cputlb.c.html#L1173">(cpu_physical_memory_is_clean(iotlb))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1985</td><td><a href="cputlb.c.html#L1985">(unlikely(need_swap))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2005</td><td><a href="cputlb.c.html#L2005">(memop_big_endian(op))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2401</td><td><a href="cputlb.c.html#L2401">(unlikely(need_swap))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">196</td><td><a href="cputlb.c.html#L196">(window_expired)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1164</td><td><a href="cputlb.c.html#L1164">(is_ram)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1377</td><td><a href="cputlb.c.html#L1377">(locked)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1439</td><td><a href="cputlb.c.html#L1439">(locked)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1534</td><td><a href="cputlb.c.html#L1534">(hostp)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1541</td><td><a href="cputlb.c.html#L1541">(hostp)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">2304</td><td><a href="cputlb.c.html#L2304">(big_endian)</a></td><td class="num">0.00</td></tr>

    </table>
  </fieldset>
  
  <footer class="footer width-full container-xl p-responsive">
    <nav>
      <p></p>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Merly" href="https://merly.ai">© 2022 Merly, Inc.</a></li>
        <!--
        <li class="mr-3"><a>Terms</a></li>
        <li class="mr-3"><a>Privacy</a></li>
        <li class="mr-3"><a>Security</a></li>
        -->
        <li class="mr-3"><a href="https://merly.ai/_files/ugd/c392f8_90d33fd2e7644dcd9aa97ac2b7736c75.pdf">User Manual</a></li>
        <li class="mr-3"><a href="mailto:sales@merly.ai">Contact Merly</a></li>
        <li class="mr-3"><a href="https://merly.ai/mentor-pricing">Pricing</a></li>
        <li class="mr-3"><a href="https://merly.ai/timeline">About</a></li>
      </ul>
    </nav>
  </footer>

</body>
</html>
