module jk_flip_flop (
    input wire clk,
    input wire reset,
    input wire j,
    input wire k,
    output reg q,
    output reg qbar
);

    reg q_next;

    always @(posedge clk or negedge reset) begin
        if (!reset) begin
            q <= 1'b0;
            qbar <= 1'b1;
        end else begin
            case ({j, k})
                2'b00: begin
                    q_next = q;
                end
                2'b01: begin
                    q_next = 1'b0;
                end
                2'b10: begin
                    q_next = 1'b1;
                end
                2'b11: begin
                    q_next = ~q;
                end
            endcase
            q <= q_next;
            qbar <= ~q_next;
        end
    end

endmodule
