// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_1_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_1_address1,
        b_1_ce1,
        b_1_q1,
        b_1_address2,
        b_1_ce2,
        b_1_q2,
        b_1_address3,
        b_1_ce3,
        b_1_q3,
        this_1_offset,
        b_p_read,
        b_1_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_12725_p_din0,
        grp_fu_12725_p_din1,
        grp_fu_12725_p_opcode,
        grp_fu_12725_p_dout0,
        grp_fu_12725_p_ce,
        grp_fu_4198_p_din0,
        grp_fu_4198_p_din1,
        grp_fu_4198_p_dout0,
        grp_fu_4198_p_ce,
        grp_fu_4204_p_din0,
        grp_fu_4204_p_din1,
        grp_fu_4204_p_dout0,
        grp_fu_4204_p_ce,
        grp_fu_12729_p_din0,
        grp_fu_12729_p_din1,
        grp_fu_12729_p_dout0,
        grp_fu_12729_p_ce,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce,
        grp_fu_4183_p_din0,
        grp_fu_4183_p_din1,
        grp_fu_4183_p_opcode,
        grp_fu_4183_p_dout0,
        grp_fu_4183_p_ce,
        grp_fu_4190_p_din0,
        grp_fu_4190_p_din1,
        grp_fu_4190_p_opcode,
        grp_fu_4190_p_dout0,
        grp_fu_4190_p_ce,
        grp_fu_4194_p_din0,
        grp_fu_4194_p_din1,
        grp_fu_4194_p_opcode,
        grp_fu_4194_p_dout0,
        grp_fu_4194_p_ce,
        grp_fu_4211_p_din0,
        grp_fu_4211_p_din1,
        grp_fu_4211_p_dout0,
        grp_fu_4211_p_ce,
        grp_fu_4215_p_din0,
        grp_fu_4215_p_din1,
        grp_fu_4215_p_dout0,
        grp_fu_4215_p_ce,
        grp_fu_4219_p_din0,
        grp_fu_4219_p_din1,
        grp_fu_4219_p_dout0,
        grp_fu_4219_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce,
        grp_p_mul_161_fu_3810_p_din1,
        grp_p_mul_161_fu_3810_p_din2,
        grp_p_mul_161_fu_3810_p_din3,
        grp_p_mul_161_fu_3810_p_din4,
        grp_p_mul_161_fu_3810_p_din5,
        grp_p_mul_161_fu_3810_p_din6,
        grp_p_mul_161_fu_3810_p_din7,
        grp_p_mul_161_fu_3810_p_din8,
        grp_p_mul_161_fu_3810_p_din9,
        grp_p_mul_161_fu_3810_p_dout0_0,
        grp_p_mul_161_fu_3810_p_dout0_1,
        grp_p_mul_161_fu_3810_p_dout0_2,
        grp_p_mul_161_fu_3810_p_start,
        grp_p_mul_161_fu_3810_p_ready,
        grp_p_mul_161_fu_3810_p_done,
        grp_p_mul_161_fu_3810_p_idle
);

parameter    ap_ST_fsm_state1 = 45'd1;
parameter    ap_ST_fsm_state2 = 45'd2;
parameter    ap_ST_fsm_state3 = 45'd4;
parameter    ap_ST_fsm_state4 = 45'd8;
parameter    ap_ST_fsm_state5 = 45'd16;
parameter    ap_ST_fsm_state6 = 45'd32;
parameter    ap_ST_fsm_state7 = 45'd64;
parameter    ap_ST_fsm_state8 = 45'd128;
parameter    ap_ST_fsm_state9 = 45'd256;
parameter    ap_ST_fsm_state10 = 45'd512;
parameter    ap_ST_fsm_state11 = 45'd1024;
parameter    ap_ST_fsm_state12 = 45'd2048;
parameter    ap_ST_fsm_state13 = 45'd4096;
parameter    ap_ST_fsm_state14 = 45'd8192;
parameter    ap_ST_fsm_state15 = 45'd16384;
parameter    ap_ST_fsm_state16 = 45'd32768;
parameter    ap_ST_fsm_state17 = 45'd65536;
parameter    ap_ST_fsm_state18 = 45'd131072;
parameter    ap_ST_fsm_state19 = 45'd262144;
parameter    ap_ST_fsm_state20 = 45'd524288;
parameter    ap_ST_fsm_state21 = 45'd1048576;
parameter    ap_ST_fsm_state22 = 45'd2097152;
parameter    ap_ST_fsm_state23 = 45'd4194304;
parameter    ap_ST_fsm_state24 = 45'd8388608;
parameter    ap_ST_fsm_state25 = 45'd16777216;
parameter    ap_ST_fsm_state26 = 45'd33554432;
parameter    ap_ST_fsm_state27 = 45'd67108864;
parameter    ap_ST_fsm_state28 = 45'd134217728;
parameter    ap_ST_fsm_state29 = 45'd268435456;
parameter    ap_ST_fsm_state30 = 45'd536870912;
parameter    ap_ST_fsm_state31 = 45'd1073741824;
parameter    ap_ST_fsm_state32 = 45'd2147483648;
parameter    ap_ST_fsm_state33 = 45'd4294967296;
parameter    ap_ST_fsm_state34 = 45'd8589934592;
parameter    ap_ST_fsm_state35 = 45'd17179869184;
parameter    ap_ST_fsm_state36 = 45'd34359738368;
parameter    ap_ST_fsm_state37 = 45'd68719476736;
parameter    ap_ST_fsm_state38 = 45'd137438953472;
parameter    ap_ST_fsm_state39 = 45'd274877906944;
parameter    ap_ST_fsm_state40 = 45'd549755813888;
parameter    ap_ST_fsm_state41 = 45'd1099511627776;
parameter    ap_ST_fsm_state42 = 45'd2199023255552;
parameter    ap_ST_fsm_state43 = 45'd4398046511104;
parameter    ap_ST_fsm_state44 = 45'd8796093022208;
parameter    ap_ST_fsm_state45 = 45'd17592186044416;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
output  [5:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
output  [5:0] b_1_address1;
output   b_1_ce1;
input  [31:0] b_1_q1;
output  [5:0] b_1_address2;
output   b_1_ce2;
input  [31:0] b_1_q2;
output  [5:0] b_1_address3;
output   b_1_ce3;
input  [31:0] b_1_q3;
input  [3:0] this_1_offset;
input  [31:0] b_p_read;
input  [3:0] b_1_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_12725_p_din0;
output  [31:0] grp_fu_12725_p_din1;
output  [1:0] grp_fu_12725_p_opcode;
input  [31:0] grp_fu_12725_p_dout0;
output   grp_fu_12725_p_ce;
output  [31:0] grp_fu_4198_p_din0;
output  [31:0] grp_fu_4198_p_din1;
input  [31:0] grp_fu_4198_p_dout0;
output   grp_fu_4198_p_ce;
output  [31:0] grp_fu_4204_p_din0;
output  [31:0] grp_fu_4204_p_din1;
input  [31:0] grp_fu_4204_p_dout0;
output   grp_fu_4204_p_ce;
output  [31:0] grp_fu_12729_p_din0;
output  [31:0] grp_fu_12729_p_din1;
input  [31:0] grp_fu_12729_p_dout0;
output   grp_fu_12729_p_ce;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;
output  [31:0] grp_fu_4183_p_din0;
output  [31:0] grp_fu_4183_p_din1;
output  [0:0] grp_fu_4183_p_opcode;
input  [31:0] grp_fu_4183_p_dout0;
output   grp_fu_4183_p_ce;
output  [31:0] grp_fu_4190_p_din0;
output  [31:0] grp_fu_4190_p_din1;
output  [1:0] grp_fu_4190_p_opcode;
input  [31:0] grp_fu_4190_p_dout0;
output   grp_fu_4190_p_ce;
output  [31:0] grp_fu_4194_p_din0;
output  [31:0] grp_fu_4194_p_din1;
output  [1:0] grp_fu_4194_p_opcode;
input  [31:0] grp_fu_4194_p_dout0;
output   grp_fu_4194_p_ce;
output  [31:0] grp_fu_4211_p_din0;
output  [31:0] grp_fu_4211_p_din1;
input  [31:0] grp_fu_4211_p_dout0;
output   grp_fu_4211_p_ce;
output  [31:0] grp_fu_4215_p_din0;
output  [31:0] grp_fu_4215_p_din1;
input  [31:0] grp_fu_4215_p_dout0;
output   grp_fu_4215_p_ce;
output  [31:0] grp_fu_4219_p_din0;
output  [31:0] grp_fu_4219_p_din1;
input  [31:0] grp_fu_4219_p_dout0;
output   grp_fu_4219_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;
output  [31:0] grp_p_mul_161_fu_3810_p_din1;
output  [31:0] grp_p_mul_161_fu_3810_p_din2;
output  [31:0] grp_p_mul_161_fu_3810_p_din3;
output  [31:0] grp_p_mul_161_fu_3810_p_din4;
output  [31:0] grp_p_mul_161_fu_3810_p_din5;
output  [31:0] grp_p_mul_161_fu_3810_p_din6;
output  [31:0] grp_p_mul_161_fu_3810_p_din7;
output  [31:0] grp_p_mul_161_fu_3810_p_din8;
output  [31:0] grp_p_mul_161_fu_3810_p_din9;
input  [31:0] grp_p_mul_161_fu_3810_p_dout0_0;
input  [31:0] grp_p_mul_161_fu_3810_p_dout0_1;
input  [31:0] grp_p_mul_161_fu_3810_p_dout0_2;
output   grp_p_mul_161_fu_3810_p_start;
input   grp_p_mul_161_fu_3810_p_ready;
input   grp_p_mul_161_fu_3810_p_done;
input   grp_p_mul_161_fu_3810_p_idle;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] b_1_address0;
reg b_1_ce0;
reg[5:0] b_1_address1;
reg b_1_ce1;
reg[5:0] b_1_address2;
reg b_1_ce2;
reg b_1_ce3;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [44:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_444;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
reg   [31:0] reg_451;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state37;
reg   [31:0] reg_460;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state28;
reg   [31:0] reg_466;
reg   [31:0] reg_472;
wire   [5:0] sub_ln277_fu_490_p2;
reg   [5:0] sub_ln277_reg_944;
reg   [5:0] b_1_addr_5_reg_949;
reg   [5:0] b_1_addr_reg_954;
reg   [5:0] b_1_addr_6_reg_960;
reg   [5:0] b_1_addr_7_reg_965;
wire   [0:0] icmp_ln61_fu_546_p2;
reg   [0:0] icmp_ln61_reg_970;
wire   [0:0] icmp_ln61_5_fu_570_p2;
reg   [0:0] icmp_ln61_5_reg_974;
wire   [0:0] icmp_ln61_6_fu_576_p2;
reg   [0:0] icmp_ln61_6_reg_979;
wire   [0:0] and_ln61_fu_586_p2;
reg   [0:0] and_ln61_reg_984;
wire    ap_CS_fsm_state3;
reg   [31:0] b_1_load_7_reg_1019;
reg   [31:0] b_1_load_8_reg_1024;
reg   [31:0] normalizer_reg_1029;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln216_fu_620_p2;
reg   [0:0] icmp_ln216_reg_1044;
wire   [0:0] icmp_ln215_fu_614_p2;
reg   [31:0] den_norm_1_018_load_reg_1052;
reg   [31:0] den_norm_2_019_load_reg_1057;
wire   [31:0] c_p_2_fu_637_p2;
reg   [31:0] c_p_2_reg_1062;
wire   [31:0] xor_ln216_fu_645_p2;
reg   [31:0] xor_ln216_reg_1068;
wire    ap_CS_fsm_state6;
wire   [31:0] bitcast_ln216_2_fu_651_p1;
wire    ap_CS_fsm_state7;
reg   [31:0] eps_0_reg_1078;
wire    ap_CS_fsm_state17;
reg   [31:0] eps_1_reg_1085;
reg   [31:0] eps_2_reg_1092;
reg   [31:0] den_norm_173_load_reg_1099;
reg   [31:0] den_norm_274_load_reg_1104;
reg   [31:0] eps_tmp_0_reg_1109;
wire    ap_CS_fsm_state21;
reg   [31:0] eps_tmp_1_reg_1115;
reg   [31:0] eps_tmp_2_reg_1121;
reg   [31:0] eps_0_2_reg_1127;
wire    ap_CS_fsm_state22;
reg   [31:0] eps_1_2_reg_1132;
reg   [31:0] eps_2_2_reg_1137;
reg   [31:0] tmp_61_reg_1142;
reg   [31:0] tmp_62_reg_1150;
wire   [0:0] and_ln77_fu_754_p2;
reg   [0:0] and_ln77_reg_1158;
wire    ap_CS_fsm_state39;
wire   [1:0] empty_37_fu_763_p1;
reg   [1:0] empty_37_reg_1162;
wire    ap_CS_fsm_state41;
wire   [0:0] icmp_ln92_fu_768_p2;
reg   [0:0] icmp_ln92_reg_1168;
wire   [1:0] xor_ln92_fu_774_p2;
reg   [1:0] xor_ln92_reg_1172;
wire   [31:0] tmp_63_fu_815_p2;
wire    ap_CS_fsm_state43;
wire   [0:0] icmp_ln104_fu_820_p2;
reg   [0:0] icmp_ln104_reg_1192;
wire   [2:0] select_ln104_fu_842_p3;
reg   [2:0] select_ln104_reg_1196;
wire    grp_p_mul_fu_318_ap_start;
wire    grp_p_mul_fu_318_ap_done;
wire    grp_p_mul_fu_318_ap_idle;
wire    grp_p_mul_fu_318_ap_ready;
wire   [5:0] grp_p_mul_fu_318_num_b_address0;
wire    grp_p_mul_fu_318_num_b_ce0;
wire   [5:0] grp_p_mul_fu_318_num_b_address1;
wire    grp_p_mul_fu_318_num_b_ce1;
wire   [5:0] grp_p_mul_fu_318_num_b_address2;
wire    grp_p_mul_fu_318_num_b_ce2;
wire   [31:0] grp_p_mul_fu_318_ap_return_0;
wire   [31:0] grp_p_mul_fu_318_ap_return_1;
wire   [31:0] grp_p_mul_fu_318_ap_return_2;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1201_p_din0;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1201_p_din1;
wire   [1:0] grp_p_mul_fu_318_grp_fu_1201_p_opcode;
wire    grp_p_mul_fu_318_grp_fu_1201_p_ce;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1205_p_din0;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1205_p_din1;
wire    grp_p_mul_fu_318_grp_fu_1205_p_ce;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1209_p_din0;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1209_p_din1;
wire    grp_p_mul_fu_318_grp_fu_1209_p_ce;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1213_p_din0;
wire   [31:0] grp_p_mul_fu_318_grp_fu_1213_p_din1;
wire    grp_p_mul_fu_318_grp_fu_1213_p_ce;
wire    grp_p_mul_161_fu_327_ap_done;
wire    grp_p_mul_161_fu_327_ap_ready;
reg   [31:0] grp_p_mul_161_fu_327_num_a_0_read;
reg   [31:0] grp_p_mul_161_fu_327_num_a_1_read;
reg   [31:0] grp_p_mul_161_fu_327_num_a_2_read;
reg   [31:0] grp_p_mul_161_fu_327_num_res_0_read;
reg   [31:0] grp_p_mul_161_fu_327_num_res_1_read;
reg   [31:0] grp_p_mul_161_fu_327_num_res_2_read;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_idle;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_ready;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din0;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din1;
wire   [4:0] grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_opcode;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_idle;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_ready;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out_ap_vld;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out_ap_vld;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out_ap_vld;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_idle;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_ready;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out_ap_vld;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out_ap_vld;
wire   [31:0] grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out;
wire    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out_ap_vld;
reg   [31:0] c_num_load_219_reg_204;
reg   [31:0] c_num_load13_reg_214;
reg   [31:0] num_res_assign_load7_reg_224;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4;
reg   [1:0] base_0_lcssa_i2628_reg_234;
wire   [1:0] base_fu_798_p2;
reg   [31:0] empty_38_reg_246;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8;
reg   [31:0] agg_result_1_0_0_reg_257;
wire    ap_CS_fsm_state45;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8;
reg   [31:0] agg_result_1_1_0_reg_272;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8;
reg   [31:0] agg_result_1_2_0_reg_287;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_306_p8;
reg   [31:0] agg_result_01_0_reg_302;
reg    grp_p_mul_fu_318_ap_start_reg;
reg    grp_p_mul_161_fu_327_ap_start_reg;
reg    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg;
wire    ap_CS_fsm_state40;
reg    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg;
wire    ap_CS_fsm_state42;
reg    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg;
wire    ap_CS_fsm_state44;
wire   [63:0] zext_ln277_1_fu_496_p1;
wire   [63:0] zext_ln61_3_fu_519_p1;
wire   [63:0] zext_ln270_fu_530_p1;
wire   [63:0] zext_ln270_1_fu_541_p1;
wire   [63:0] zext_ln216_1_fu_609_p1;
reg   [1:0] i_fu_106;
wire   [1:0] add_ln215_fu_626_p2;
reg   [31:0] den_norm_173_fu_110;
wire   [31:0] select_ln216_7_fu_676_p3;
wire    ap_CS_fsm_state16;
reg   [31:0] den_norm_274_fu_114;
wire   [31:0] select_ln216_6_fu_669_p3;
reg   [31:0] den_norm_1_018_fu_118;
wire   [31:0] select_ln216_5_fu_662_p3;
reg   [31:0] den_norm_2_019_fu_122;
wire   [31:0] select_ln216_fu_655_p3;
reg   [31:0] grp_fu_380_p0;
reg   [31:0] grp_fu_380_p1;
wire    ap_CS_fsm_state25;
reg   [31:0] grp_fu_384_p0;
reg   [31:0] grp_fu_384_p1;
reg   [31:0] grp_fu_388_p0;
reg   [31:0] grp_fu_388_p1;
reg   [31:0] grp_fu_392_p0;
wire    ap_CS_fsm_state29;
reg   [31:0] grp_fu_404_p0;
wire    ap_CS_fsm_state38;
wire   [5:0] tmp_46_fu_482_p3;
wire   [5:0] zext_ln277_fu_478_p1;
wire   [5:0] tmp_47_fu_505_p3;
wire   [5:0] zext_ln61_fu_501_p1;
wire   [5:0] sub_ln61_fu_513_p2;
wire   [5:0] add_ln270_fu_524_p2;
wire   [5:0] add_ln270_1_fu_535_p2;
wire   [31:0] bitcast_ln61_fu_552_p1;
wire   [7:0] tmp_s_fu_556_p4;
wire   [22:0] trunc_ln61_fu_566_p1;
wire   [0:0] or_ln61_fu_582_p2;
wire   [5:0] zext_ln216_fu_600_p1;
wire   [5:0] add_ln216_fu_604_p2;
wire   [31:0] bitcast_ln216_fu_641_p1;
wire   [31:0] bitcast_ln77_fu_718_p1;
wire   [7:0] tmp_57_fu_722_p4;
wire   [22:0] trunc_ln77_fu_732_p1;
wire   [0:0] icmp_ln77_3_fu_742_p2;
wire   [0:0] icmp_ln77_fu_736_p2;
wire   [0:0] or_ln77_fu_748_p2;
wire   [1:0] sub_ln92_fu_793_p2;
wire   [1:0] xor_ln100_fu_805_p2;
wire  signed [31:0] sext_ln100_fu_811_p1;
wire   [2:0] zext_ln104_fu_826_p1;
wire   [0:0] icmp_ln104_3_fu_830_p2;
wire   [2:0] add_ln104_fu_836_p2;
reg    grp_fu_380_ce;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
reg    grp_fu_384_ce;
reg    grp_fu_388_ce;
reg    grp_fu_1201_ce;
reg    grp_fu_1205_ce;
reg    grp_fu_1209_ce;
reg    grp_fu_1213_ce;
reg    grp_fu_1217_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [44:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 45'd1;
#0 grp_p_mul_fu_318_ap_start_reg = 1'b0;
#0 grp_p_mul_161_fu_327_ap_start_reg = 1'b0;
#0 grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg = 1'b0;
#0 grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg = 1'b0;
#0 grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_mul grp_p_mul_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_mul_fu_318_ap_start),
    .ap_done(grp_p_mul_fu_318_ap_done),
    .ap_idle(grp_p_mul_fu_318_ap_idle),
    .ap_ready(grp_p_mul_fu_318_ap_ready),
    .num_a_1_read(den_norm_1_018_load_reg_1052),
    .num_a_2_read(den_norm_2_019_load_reg_1057),
    .num_b_address0(grp_p_mul_fu_318_num_b_address0),
    .num_b_ce0(grp_p_mul_fu_318_num_b_ce0),
    .num_b_q0(b_1_q0),
    .num_b_address1(grp_p_mul_fu_318_num_b_address1),
    .num_b_ce1(grp_p_mul_fu_318_num_b_ce1),
    .num_b_q1(b_1_q1),
    .num_b_address2(grp_p_mul_fu_318_num_b_address2),
    .num_b_ce2(grp_p_mul_fu_318_num_b_ce2),
    .num_b_q2(b_1_q2),
    .num_b_offset(this_1_offset),
    .ap_return_0(grp_p_mul_fu_318_ap_return_0),
    .ap_return_1(grp_p_mul_fu_318_ap_return_1),
    .ap_return_2(grp_p_mul_fu_318_ap_return_2),
    .grp_fu_1201_p_din0(grp_p_mul_fu_318_grp_fu_1201_p_din0),
    .grp_fu_1201_p_din1(grp_p_mul_fu_318_grp_fu_1201_p_din1),
    .grp_fu_1201_p_opcode(grp_p_mul_fu_318_grp_fu_1201_p_opcode),
    .grp_fu_1201_p_dout0(grp_fu_12725_p_dout0),
    .grp_fu_1201_p_ce(grp_p_mul_fu_318_grp_fu_1201_p_ce),
    .grp_fu_1205_p_din0(grp_p_mul_fu_318_grp_fu_1205_p_din0),
    .grp_fu_1205_p_din1(grp_p_mul_fu_318_grp_fu_1205_p_din1),
    .grp_fu_1205_p_dout0(grp_fu_4198_p_dout0),
    .grp_fu_1205_p_ce(grp_p_mul_fu_318_grp_fu_1205_p_ce),
    .grp_fu_1209_p_din0(grp_p_mul_fu_318_grp_fu_1209_p_din0),
    .grp_fu_1209_p_din1(grp_p_mul_fu_318_grp_fu_1209_p_din1),
    .grp_fu_1209_p_dout0(grp_fu_4204_p_dout0),
    .grp_fu_1209_p_ce(grp_p_mul_fu_318_grp_fu_1209_p_ce),
    .grp_fu_1213_p_din0(grp_p_mul_fu_318_grp_fu_1213_p_din0),
    .grp_fu_1213_p_din1(grp_p_mul_fu_318_grp_fu_1213_p_din1),
    .grp_fu_1213_p_dout0(grp_fu_12729_p_dout0),
    .grp_fu_1213_p_ce(grp_p_mul_fu_318_grp_fu_1213_p_ce)
);

main_operator_1_1_Pipeline_VITIS_LOOP_84_1 grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start),
    .ap_done(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done),
    .ap_idle(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_idle),
    .ap_ready(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_ready),
    .tmp_63(reg_451),
    .tmp_64(tmp_61_reg_1142),
    .tmp_65(tmp_62_reg_1150),
    .idx_tmp_out(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out_ap_vld),
    .grp_fu_1217_p_din0(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din0),
    .grp_fu_1217_p_din1(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din1),
    .grp_fu_1217_p_opcode(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_opcode),
    .grp_fu_1217_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_1217_p_ce(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce)
);

main_operator_1_1_Pipeline_VITIS_LOOP_92_2 grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start),
    .ap_done(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done),
    .ap_idle(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_idle),
    .ap_ready(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_ready),
    .tmp_65(tmp_62_reg_1150),
    .tmp_64(tmp_61_reg_1142),
    .tmp_63(reg_451),
    .zext_ln92(empty_37_reg_1162),
    .xor_ln92(xor_ln92_reg_1172),
    .c_num_load_221_out(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out),
    .c_num_load_221_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out_ap_vld),
    .c_num_load15_out(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out),
    .c_num_load15_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out_ap_vld),
    .num_res_assign_load9_out(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out),
    .num_res_assign_load9_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out_ap_vld)
);

main_operator_1_1_Pipeline_VITIS_LOOP_104_3 grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start),
    .ap_done(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done),
    .ap_idle(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_idle),
    .ap_ready(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_ready),
    .c_num_load_219(c_num_load_219_reg_204),
    .c_num_load13(c_num_load13_reg_214),
    .num_res_assign_load7(num_res_assign_load7_reg_224),
    .zext_ln104(base_0_lcssa_i2628_reg_234),
    .zext_ln104_6(select_ln104_reg_1196),
    .c_num_load_218_out(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out),
    .c_num_load_218_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out_ap_vld),
    .c_num_load12_out(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out),
    .c_num_load12_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out_ap_vld),
    .num_res_assign_load6_out(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out),
    .num_res_assign_load6_out_ap_vld(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_306_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln104_fu_820_p2 == 1'd0) | (icmp_ln92_reg_1168 == 1'd0)))) begin
            grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_ready == 1'b1)) begin
            grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state39) & (1'd1 == and_ln77_fu_754_p2))) begin
            grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_ready == 1'b1)) begin
            grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_768_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
            grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_ready == 1'b1)) begin
            grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_mul_161_fu_327_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
            grp_p_mul_161_fu_327_ap_start_reg <= 1'b1;
        end else if ((grp_p_mul_161_fu_327_ap_ready == 1'b1)) begin
            grp_p_mul_161_fu_327_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_mul_fu_318_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd1))) begin
            grp_p_mul_fu_318_ap_start_reg <= 1'b1;
        end else if ((grp_p_mul_fu_318_ap_ready == 1'b1)) begin
            grp_p_mul_fu_318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd1) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        agg_result_01_0_reg_302 <= tmp_63_fu_815_p2;
    end else if (((1'b1 == ap_CS_fsm_state39) & (1'd0 == and_ln77_fu_754_p2))) begin
        agg_result_01_0_reg_302 <= c_p_2_reg_1062;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_586_p2) & (icmp_ln61_reg_970 == 1'd1))) begin
        agg_result_01_0_reg_302 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        agg_result_01_0_reg_302 <= empty_38_reg_246;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd1) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        agg_result_1_0_0_reg_257 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out;
    end else if (((1'b1 == ap_CS_fsm_state39) & (1'd0 == and_ln77_fu_754_p2))) begin
        agg_result_1_0_0_reg_257 <= reg_451;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_586_p2) & (icmp_ln61_reg_970 == 1'd1))) begin
        agg_result_1_0_0_reg_257 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        agg_result_1_0_0_reg_257 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd1) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        agg_result_1_1_0_reg_272 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out;
    end else if (((1'b1 == ap_CS_fsm_state39) & (1'd0 == and_ln77_fu_754_p2))) begin
        agg_result_1_1_0_reg_272 <= tmp_61_reg_1142;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_586_p2) & (icmp_ln61_reg_970 == 1'd1))) begin
        agg_result_1_1_0_reg_272 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        agg_result_1_1_0_reg_272 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd1) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        agg_result_1_2_0_reg_287 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out;
    end else if (((1'b1 == ap_CS_fsm_state39) & (1'd0 == and_ln77_fu_754_p2))) begin
        agg_result_1_2_0_reg_287 <= tmp_62_reg_1150;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_586_p2) & (icmp_ln61_reg_970 == 1'd1))) begin
        agg_result_1_2_0_reg_287 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        agg_result_1_2_0_reg_287 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd0) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        base_0_lcssa_i2628_reg_234 <= base_fu_798_p2;
    end else if (((icmp_ln92_fu_768_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        base_0_lcssa_i2628_reg_234 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd0) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        c_num_load13_reg_214 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out;
    end else if (((icmp_ln92_fu_768_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        c_num_load13_reg_214 <= tmp_61_reg_1142;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd0) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        c_num_load_219_reg_204 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out;
    end else if (((icmp_ln92_fu_768_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        c_num_load_219_reg_204 <= tmp_62_reg_1150;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd0) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        empty_38_reg_246 <= tmp_63_fu_815_p2;
    end else if (((icmp_ln92_fu_768_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        empty_38_reg_246 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln61_fu_586_p2) | (icmp_ln61_reg_970 == 1'd0)))) begin
        i_fu_106 <= 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd0))) begin
        i_fu_106 <= add_ln215_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_820_p2 == 1'd0) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        num_res_assign_load7_reg_224 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out;
    end else if (((icmp_ln92_fu_768_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        num_res_assign_load7_reg_224 <= reg_451;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        reg_444 <= b_1_q3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_444 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_reg_970 == 1'd1))) begin
        and_ln61_reg_984 <= and_ln61_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        and_ln77_reg_1158 <= and_ln77_fu_754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_addr_5_reg_949 <= zext_ln277_1_fu_496_p1;
        b_1_addr_6_reg_960 <= zext_ln270_fu_530_p1;
        b_1_addr_7_reg_965 <= zext_ln270_1_fu_541_p1;
        b_1_addr_reg_954 <= zext_ln61_3_fu_519_p1;
        icmp_ln61_reg_970 <= icmp_ln61_fu_546_p2;
        sub_ln277_reg_944 <= sub_ln277_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_1_load_7_reg_1019 <= b_1_q2;
        b_1_load_8_reg_1024 <= b_1_q1;
        normalizer_reg_1029 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd1))) begin
        c_p_2_reg_1062 <= c_p_2_fu_637_p2;
        den_norm_1_018_load_reg_1052 <= den_norm_1_018_fu_118;
        den_norm_2_019_load_reg_1057 <= den_norm_2_019_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        den_norm_173_fu_110 <= select_ln216_7_fu_676_p3;
        den_norm_1_018_fu_118 <= select_ln216_5_fu_662_p3;
        den_norm_274_fu_114 <= select_ln216_6_fu_669_p3;
        den_norm_2_019_fu_122 <= select_ln216_fu_655_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        den_norm_173_load_reg_1099 <= den_norm_173_fu_110;
        den_norm_274_load_reg_1104 <= den_norm_274_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        empty_37_reg_1162 <= empty_37_fu_763_p1;
        icmp_ln92_reg_1168 <= icmp_ln92_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        eps_0_2_reg_1127 <= grp_p_mul_161_fu_3810_p_dout0_0;
        eps_1_2_reg_1132 <= grp_p_mul_161_fu_3810_p_dout0_1;
        eps_2_2_reg_1137 <= grp_p_mul_161_fu_3810_p_dout0_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        eps_0_reg_1078 <= grp_p_mul_fu_318_ap_return_0;
        eps_1_reg_1085 <= grp_p_mul_fu_318_ap_return_1;
        eps_2_reg_1092 <= grp_p_mul_fu_318_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        eps_tmp_0_reg_1109 <= grp_p_mul_161_fu_3810_p_dout0_0;
        eps_tmp_1_reg_1115 <= grp_p_mul_161_fu_3810_p_dout0_1;
        eps_tmp_2_reg_1121 <= grp_p_mul_161_fu_3810_p_dout0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        icmp_ln104_reg_1192 <= icmp_ln104_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd0))) begin
        icmp_ln216_reg_1044 <= icmp_ln216_fu_620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln61_5_reg_974 <= icmp_ln61_5_fu_570_p2;
        icmp_ln61_6_reg_979 <= icmp_ln61_6_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_451 <= grp_fu_4211_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_460 <= grp_fu_4183_p_dout0;
        reg_466 <= grp_fu_4190_p_dout0;
        reg_472 <= grp_fu_4194_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln104_fu_820_p2 == 1'd0) | (icmp_ln92_reg_1168 == 1'd0)))) begin
        select_ln104_reg_1196 <= select_ln104_fu_842_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        tmp_61_reg_1142 <= grp_fu_4215_p_dout0;
        tmp_62_reg_1150 <= grp_fu_4219_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xor_ln216_reg_1068 <= xor_ln216_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_768_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        xor_ln92_reg_1172 <= xor_ln92_fu_774_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_fu_318_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_161_fu_327_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_p_mul_161_fu_327_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_306_p8 = empty_38_reg_246;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_306_p8 = agg_result_01_0_reg_302;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8 = grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8 = agg_result_1_0_0_reg_257;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8 = grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8 = agg_result_1_1_0_reg_272;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (((((icmp_ln104_reg_1192 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158)) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd0 == and_ln61_reg_984) & (1'd1 == and_ln77_reg_1158))) | ((icmp_ln104_reg_1192 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))) | ((icmp_ln92_reg_1168 == 1'd0) & (1'd1 == and_ln77_reg_1158) & (icmp_ln61_reg_970 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8 = grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8 = agg_result_1_2_0_reg_287;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_820_p2 == 1'd0) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 = base_fu_798_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 = base_0_lcssa_i2628_reg_234;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_306_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd0))) begin
        b_1_address0 = zext_ln216_1_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address0 = b_1_addr_5_reg_949;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address0 = zext_ln61_3_fu_519_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_1_address0 = grp_p_mul_fu_318_num_b_address0;
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address1 = b_1_addr_7_reg_965;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_1_address1 = grp_p_mul_fu_318_num_b_address1;
    end else begin
        b_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address2 = b_1_addr_6_reg_960;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_1_address2 = grp_p_mul_fu_318_num_b_address2;
    end else begin
        b_1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd0)))) begin
        b_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_1_ce0 = grp_p_mul_fu_318_num_b_ce0;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_1_ce1 = grp_p_mul_fu_318_num_b_ce1;
    end else begin
        b_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_ce2 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_1_ce2 = grp_p_mul_fu_318_num_b_ce2;
    end else begin
        b_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_ce3 = 1'b1;
    end else begin
        b_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1201_ce = grp_p_mul_fu_318_grp_fu_1201_p_ce;
    end else begin
        grp_fu_1201_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1205_ce = grp_p_mul_fu_318_grp_fu_1205_p_ce;
    end else begin
        grp_fu_1205_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1209_ce = grp_p_mul_fu_318_grp_fu_1209_p_ce;
    end else begin
        grp_fu_1209_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1213_ce = grp_p_mul_fu_318_grp_fu_1213_p_ce;
    end else begin
        grp_fu_1213_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1217_ce = grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce;
    end else begin
        grp_fu_1217_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | ((grp_p_mul_fu_318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_fu_380_ce = 1'b1;
    end else begin
        grp_fu_380_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_380_p0 = reg_460;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_380_p0 = reg_444;
    end else begin
        grp_fu_380_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_380_p1 = eps_0_2_reg_1127;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_380_p1 = grp_p_mul_161_fu_3810_p_dout0_0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_380_p1 = grp_p_mul_fu_318_ap_return_0;
    end else begin
        grp_fu_380_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | ((grp_p_mul_fu_318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_fu_384_ce = 1'b1;
    end else begin
        grp_fu_384_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_384_p0 = reg_466;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_384_p0 = b_1_load_7_reg_1019;
    end else begin
        grp_fu_384_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_384_p1 = eps_1_2_reg_1132;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_384_p1 = grp_p_mul_161_fu_3810_p_dout0_1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_384_p1 = grp_p_mul_fu_318_ap_return_1;
    end else begin
        grp_fu_384_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | ((grp_p_mul_fu_318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_fu_388_ce = 1'b1;
    end else begin
        grp_fu_388_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_388_p0 = reg_472;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_388_p0 = b_1_load_8_reg_1024;
    end else begin
        grp_fu_388_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_388_p1 = eps_2_2_reg_1137;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_388_p1 = grp_p_mul_161_fu_3810_p_dout0_2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_388_p1 = grp_p_mul_fu_318_ap_return_2;
    end else begin
        grp_fu_388_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_392_p0 = reg_460;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_392_p0 = bitcast_ln216_2_fu_651_p1;
    end else begin
        grp_fu_392_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_404_p0 = reg_451;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_404_p0 = b_1_q0;
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_p_mul_161_fu_327_num_a_0_read = eps_tmp_0_reg_1109;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_p_mul_161_fu_327_num_a_0_read = eps_0_reg_1078;
    end else begin
        grp_p_mul_161_fu_327_num_a_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_p_mul_161_fu_327_num_a_1_read = eps_tmp_1_reg_1115;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_p_mul_161_fu_327_num_a_1_read = eps_1_reg_1085;
    end else begin
        grp_p_mul_161_fu_327_num_a_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_p_mul_161_fu_327_num_a_2_read = eps_tmp_2_reg_1121;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_p_mul_161_fu_327_num_a_2_read = eps_2_reg_1092;
    end else begin
        grp_p_mul_161_fu_327_num_a_2_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_p_mul_161_fu_327_num_res_0_read = eps_0_reg_1078;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_p_mul_161_fu_327_num_res_0_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_327_num_res_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_p_mul_161_fu_327_num_res_1_read = eps_1_reg_1085;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_p_mul_161_fu_327_num_res_1_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_327_num_res_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_p_mul_161_fu_327_num_res_2_read = eps_2_reg_1092;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_p_mul_161_fu_327_num_res_2_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_327_num_res_2_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln61_fu_546_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln61_fu_546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_586_p2) & (icmp_ln61_reg_970 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln215_fu_614_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_p_mul_fu_318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((grp_p_mul_161_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (1'd0 == and_ln77_fu_754_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((icmp_ln92_fu_768_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((icmp_ln104_fu_820_p2 == 1'd1) & (icmp_ln92_reg_1168 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_836_p2 = (zext_ln104_fu_826_p1 + 3'd1);

assign add_ln215_fu_626_p2 = (i_fu_106 + 2'd1);

assign add_ln216_fu_604_p2 = (sub_ln277_reg_944 + zext_ln216_fu_600_p1);

assign add_ln270_1_fu_535_p2 = (sub_ln61_fu_513_p2 + 6'd2);

assign add_ln270_fu_524_p2 = (sub_ln61_fu_513_p2 + 6'd1);

assign and_ln61_fu_586_p2 = (or_ln61_fu_582_p2 & grp_fu_12733_p_dout0);

assign and_ln77_fu_754_p2 = (or_ln77_fu_748_p2 & grp_fu_12733_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign b_1_address3 = b_1_addr_reg_954;

assign base_fu_798_p2 = (sub_ln92_fu_793_p2 + 2'd1);

assign bitcast_ln216_2_fu_651_p1 = xor_ln216_reg_1068;

assign bitcast_ln216_fu_641_p1 = b_1_q0;

assign bitcast_ln61_fu_552_p1 = b_1_q0;

assign bitcast_ln77_fu_718_p1 = reg_451;

assign c_p_2_fu_637_p2 = (this_p_read - b_p_read);

assign empty_37_fu_763_p1 = grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out[1:0];

assign grp_fu_12725_p_ce = grp_fu_1201_ce;

assign grp_fu_12725_p_din0 = grp_p_mul_fu_318_grp_fu_1201_p_din0;

assign grp_fu_12725_p_din1 = grp_p_mul_fu_318_grp_fu_1201_p_din1;

assign grp_fu_12725_p_opcode = 2'd0;

assign grp_fu_12729_p_ce = grp_fu_1213_ce;

assign grp_fu_12729_p_din0 = grp_p_mul_fu_318_grp_fu_1213_p_din0;

assign grp_fu_12729_p_din1 = grp_p_mul_fu_318_grp_fu_1213_p_din1;

assign grp_fu_12733_p_ce = 1'b1;

assign grp_fu_12733_p_din0 = grp_fu_404_p0;

assign grp_fu_12733_p_din1 = 32'd0;

assign grp_fu_12733_p_opcode = 5'd1;

assign grp_fu_4183_p_ce = grp_fu_380_ce;

assign grp_fu_4183_p_din0 = grp_fu_380_p0;

assign grp_fu_4183_p_din1 = grp_fu_380_p1;

assign grp_fu_4183_p_opcode = 2'd0;

assign grp_fu_4190_p_ce = grp_fu_384_ce;

assign grp_fu_4190_p_din0 = grp_fu_384_p0;

assign grp_fu_4190_p_din1 = grp_fu_384_p1;

assign grp_fu_4190_p_opcode = 2'd0;

assign grp_fu_4194_p_ce = grp_fu_388_ce;

assign grp_fu_4194_p_din0 = grp_fu_388_p0;

assign grp_fu_4194_p_din1 = grp_fu_388_p1;

assign grp_fu_4194_p_opcode = 2'd0;

assign grp_fu_4198_p_ce = grp_fu_1205_ce;

assign grp_fu_4198_p_din0 = grp_p_mul_fu_318_grp_fu_1205_p_din0;

assign grp_fu_4198_p_din1 = grp_p_mul_fu_318_grp_fu_1205_p_din1;

assign grp_fu_4204_p_ce = grp_fu_1209_ce;

assign grp_fu_4204_p_din0 = grp_p_mul_fu_318_grp_fu_1209_p_din0;

assign grp_fu_4204_p_din1 = grp_p_mul_fu_318_grp_fu_1209_p_din1;

assign grp_fu_4211_p_ce = 1'b1;

assign grp_fu_4211_p_din0 = grp_fu_392_p0;

assign grp_fu_4211_p_din1 = normalizer_reg_1029;

assign grp_fu_4215_p_ce = 1'b1;

assign grp_fu_4215_p_din0 = reg_466;

assign grp_fu_4215_p_din1 = normalizer_reg_1029;

assign grp_fu_4219_p_ce = 1'b1;

assign grp_fu_4219_p_din0 = reg_472;

assign grp_fu_4219_p_din1 = normalizer_reg_1029;

assign grp_fu_4235_p_ce = grp_fu_1217_ce;

assign grp_fu_4235_p_din0 = grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din0;

assign grp_fu_4235_p_din1 = grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din1;

assign grp_fu_4235_p_opcode = grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_opcode;

assign grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start = grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg;

assign grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start = grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg;

assign grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start = grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg;

assign grp_p_mul_161_fu_327_ap_done = grp_p_mul_161_fu_3810_p_done;

assign grp_p_mul_161_fu_327_ap_ready = grp_p_mul_161_fu_3810_p_ready;

assign grp_p_mul_161_fu_3810_p_din1 = grp_p_mul_161_fu_327_num_a_0_read;

assign grp_p_mul_161_fu_3810_p_din2 = grp_p_mul_161_fu_327_num_a_1_read;

assign grp_p_mul_161_fu_3810_p_din3 = grp_p_mul_161_fu_327_num_a_2_read;

assign grp_p_mul_161_fu_3810_p_din4 = 32'd0;

assign grp_p_mul_161_fu_3810_p_din5 = den_norm_173_load_reg_1099;

assign grp_p_mul_161_fu_3810_p_din6 = den_norm_274_load_reg_1104;

assign grp_p_mul_161_fu_3810_p_din7 = grp_p_mul_161_fu_327_num_res_0_read;

assign grp_p_mul_161_fu_3810_p_din8 = grp_p_mul_161_fu_327_num_res_1_read;

assign grp_p_mul_161_fu_3810_p_din9 = grp_p_mul_161_fu_327_num_res_2_read;

assign grp_p_mul_161_fu_3810_p_start = grp_p_mul_161_fu_327_ap_start_reg;

assign grp_p_mul_fu_318_ap_start = grp_p_mul_fu_318_ap_start_reg;

assign icmp_ln104_3_fu_830_p2 = ((ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_820_p2 = ((base_fu_798_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_614_p2 = ((i_fu_106 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_620_p2 = ((i_fu_106 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln61_5_fu_570_p2 = ((tmp_s_fu_556_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_6_fu_576_p2 = ((trunc_ln61_fu_566_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_546_p2 = ((this_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_742_p2 = ((trunc_ln77_fu_732_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_736_p2 = ((tmp_57_fu_722_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_768_p2 = ((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln61_fu_582_p2 = (icmp_ln61_6_reg_979 | icmp_ln61_5_reg_974);

assign or_ln77_fu_748_p2 = (icmp_ln77_fu_736_p2 | icmp_ln77_3_fu_742_p2);

assign select_ln104_fu_842_p3 = ((icmp_ln104_3_fu_830_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_836_p2);

assign select_ln216_5_fu_662_p3 = ((icmp_ln216_reg_1044[0:0] == 1'b1) ? reg_451 : den_norm_1_018_fu_118);

assign select_ln216_6_fu_669_p3 = ((icmp_ln216_reg_1044[0:0] == 1'b1) ? den_norm_274_fu_114 : reg_451);

assign select_ln216_7_fu_676_p3 = ((icmp_ln216_reg_1044[0:0] == 1'b1) ? reg_451 : den_norm_173_fu_110);

assign select_ln216_fu_655_p3 = ((icmp_ln216_reg_1044[0:0] == 1'b1) ? den_norm_2_019_fu_122 : reg_451);

assign sext_ln100_fu_811_p1 = $signed(xor_ln100_fu_805_p2);

assign sub_ln277_fu_490_p2 = (tmp_46_fu_482_p3 - zext_ln277_fu_478_p1);

assign sub_ln61_fu_513_p2 = (tmp_47_fu_505_p3 - zext_ln61_fu_501_p1);

assign sub_ln92_fu_793_p2 = ($signed(2'd2) - $signed(empty_37_reg_1162));

assign tmp_46_fu_482_p3 = {{b_1_offset}, {2'd0}};

assign tmp_47_fu_505_p3 = {{this_1_offset}, {2'd0}};

assign tmp_57_fu_722_p4 = {{bitcast_ln77_fu_718_p1[30:23]}};

assign tmp_63_fu_815_p2 = ($signed(sext_ln100_fu_811_p1) + $signed(c_p_2_reg_1062));

assign tmp_s_fu_556_p4 = {{bitcast_ln61_fu_552_p1[30:23]}};

assign trunc_ln61_fu_566_p1 = bitcast_ln61_fu_552_p1[22:0];

assign trunc_ln77_fu_732_p1 = bitcast_ln77_fu_718_p1[22:0];

assign xor_ln100_fu_805_p2 = (sub_ln92_fu_793_p2 ^ 2'd2);

assign xor_ln216_fu_645_p2 = (bitcast_ln216_fu_641_p1 ^ 32'd2147483648);

assign xor_ln92_fu_774_p2 = (empty_37_fu_763_p1 ^ 2'd3);

assign zext_ln104_fu_826_p1 = ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4;

assign zext_ln216_1_fu_609_p1 = add_ln216_fu_604_p2;

assign zext_ln216_fu_600_p1 = i_fu_106;

assign zext_ln270_1_fu_541_p1 = add_ln270_1_fu_535_p2;

assign zext_ln270_fu_530_p1 = add_ln270_fu_524_p2;

assign zext_ln277_1_fu_496_p1 = sub_ln277_fu_490_p2;

assign zext_ln277_fu_478_p1 = b_1_offset;

assign zext_ln61_3_fu_519_p1 = sub_ln61_fu_513_p2;

assign zext_ln61_fu_501_p1 = this_1_offset;

endmodule //main_operator_1_1
