/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -I pl011uart.bitfield -o cdefs name=PL011 cdefs_sfx_shifted_field_mask= cdefs_sfx_field_shifted= -O pl011uart_regs.h
*/

#ifndef _PL011_BFGEN_DEFS_
#define _PL011_BFGEN_DEFS_

#define PL011_DR_ADDR                            0x00000000
  #define PL011_DR_DATA(x)                       ((x) << 0)
  #define PL011_DR_DATA_GET(x)                   (((x) >> 0) & 0xff)
  #define PL011_DR_FE                            0x00000100
  #define PL011_DR_PE                            0x00000200
  #define PL011_DR_BE                            0x00000400
  #define PL011_DR_OE                            0x00000800

#define PL011_RSRECR_ADDR                        0x00000004
  #define PL011_RSRECR_FE                        0x00000001
  #define PL011_RSRECR_PE                        0x00000002
  #define PL011_RSRECR_BE                        0x00000004
  #define PL011_RSRECR_OE                        0x00000008

#define PL011_FR_ADDR                            0x00000018
  #define PL011_FR_CTS                           0x00000001
  #define PL011_FR_BUSY                          0x00000008
  #define PL011_FR_RXFE                          0x00000010
  #define PL011_FR_TXFF                          0x00000020
  #define PL011_FR_RXFF                          0x00000040
  #define PL011_FR_TXFE                          0x00000080

#define PL011_IBRD_ADDR                          0x00000024
  #define PL011_IBRD_IBRD(x)                     ((x) << 0)
  #define PL011_IBRD_IBRD_GET(x)                 (((x) >> 0) & 0xffff)

#define PL011_FBRD_ADDR                          0x00000028
  #define PL011_FBRD_FBRD(x)                     ((x) << 0)
  #define PL011_FBRD_FBRD_GET(x)                 (((x) >> 0) & 0x3f)

#define PL011_LCRH_ADDR                          0x0000002c
  /** Maintains a low level on output after the current TX word when set.  @multiple */
  #define PL011_LCRH_BRK                         0x00000001
  /** Parity checking and generation is enabled when set  @multiple */
  #define PL011_LCRH_PEN                         0x00000002
  /** Parity is even when set  @multiple */
  #define PL011_LCRH_EPS                         0x00000004
  /** Two stop bits are used when set  @multiple */
  #define PL011_LCRH_STP2                        0x00000008
  /** Tx and RX FIFOs are enabled when set. A single word register is used instead when cleared.  @multiple */
  #define PL011_LCRH_FEN                         0x00000010
  #define PL011_LCRH_WLEN(x)                     ((x) << 5)
  #define PL011_LCRH_WLEN_GET(x)                 (((x) >> 5) & 0x3)
    #define PL011_LCRH_WLEN_6_BITS               0x1
    #define PL011_LCRH_WLEN_8_BITS               0x3
    #define PL011_LCRH_WLEN_5_BITS               0x0
    #define PL011_LCRH_WLEN_7_BITS               0x2
  /** Make the parity bit in TX and RX frames match the value of the EPS bit.  @multiple */
  #define PL011_LCRH_SPS                         0x00000080

#define PL011_CR_ADDR                            0x00000030
  /** The UART is enabled when set. Clearing will not abort the current TX word, the BUSY flag may be polled when disabling.  @multiple */
  #define PL011_CR_UARTEN                        0x00000001
  #define PL011_CR_LBE                           0x00000080
  #define PL011_CR_TXE                           0x00000100
  #define PL011_CR_RXE                           0x00000200
  #define PL011_CR_RTS                           0x00000800
  #define PL011_CR_RTSEN                         0x00004000
  #define PL011_CR_CTSEN                         0x00008000

#define PL011_IFLS_ADDR                          0x00000034
  #define PL011_IFLS_TXIFLSEL(x)                 ((x) << 0)
  #define PL011_IFLS_TXIFLSEL_GET(x)             (((x) >> 0) & 0x7)
    /** irq on transmit FIFO 7/8 full */
    #define PL011_IFLS_TXIFLSEL_7_8              0x4
    /** irq on transmit FIFO 1/4 full */
    #define PL011_IFLS_TXIFLSEL_1_4              0x1
    /** irq on transmit FIFO 3/4 full */
    #define PL011_IFLS_TXIFLSEL_3_4              0x3
    /** irq on transmit FIFO 1/8 full */
    #define PL011_IFLS_TXIFLSEL_1_8              0x0
    /** irq on transmit FIFO 1/2 full */
    #define PL011_IFLS_TXIFLSEL_1_2              0x2
  #define PL011_IFLS_RXIFLSEL(x)                 ((x) << 3)
  #define PL011_IFLS_RXIFLSEL_GET(x)             (((x) >> 3) & 0x7)
    /** irq on receive FIFO 7/8 full */
    #define PL011_IFLS_RXIFLSEL_7_8              0x4
    /** irq on receive FIFO 1/4 full */
    #define PL011_IFLS_RXIFLSEL_1_4              0x1
    /** irq on receive FIFO 3/4 full */
    #define PL011_IFLS_RXIFLSEL_3_4              0x3
    /** irq on receive FIFO 1/8 full */
    #define PL011_IFLS_RXIFLSEL_1_8              0x0
    /** irq on receive FIFO 1/2 full */
    #define PL011_IFLS_RXIFLSEL_1_2              0x2

#define PL011_IMSC_ADDR                          0x00000038
  #define PL011_IMSC_CTSMIM                      0x00000002
  #define PL011_IMSC_RXIM                        0x00000010
  #define PL011_IMSC_TXIM                        0x00000020
  #define PL011_IMSC_RTIM                        0x00000040
  #define PL011_IMSC_FEIM                        0x00000080
  #define PL011_IMSC_PEIM                        0x00000100
  #define PL011_IMSC_BEIM                        0x00000200
  #define PL011_IMSC_OEIM                        0x00000400

#define PL011_RIS_ADDR                           0x0000003c
  #define PL011_RIS_CTSRMIS                      0x00000002
  #define PL011_RIS_RXRIS                        0x00000010
  #define PL011_RIS_TXRIS                        0x00000020
  #define PL011_RIS_RTRIS                        0x00000040
  #define PL011_RIS_FERIS                        0x00000080
  #define PL011_RIS_PERIS                        0x00000100
  #define PL011_RIS_BERIS                        0x00000200
  #define PL011_RIS_OERIS                        0x00000400

#define PL011_MIS_ADDR                           0x00000040
  #define PL011_MIS_CTSMMIS                      0x00000002
  #define PL011_MIS_RXMIS                        0x00000010
  #define PL011_MIS_TXMIS                        0x00000020
  #define PL011_MIS_RTMIS                        0x00000040
  #define PL011_MIS_FEMIS                        0x00000080
  #define PL011_MIS_PEMIS                        0x00000100
  #define PL011_MIS_BEMIS                        0x00000200
  #define PL011_MIS_OEMIS                        0x00000400

#define PL011_ICR_ADDR                           0x00000044
  #define PL011_ICR_CTSMIC                       0x00000002
  #define PL011_ICR_RXIC                         0x00000010
  #define PL011_ICR_TXIC                         0x00000020
  #define PL011_ICR_RTIC                         0x00000040
  #define PL011_ICR_FEIC                         0x00000080
  #define PL011_ICR_PEIC                         0x00000100
  #define PL011_ICR_BEIC                         0x00000200
  #define PL011_ICR_OEIC                         0x00000400

#define PL011_DMACR_ADDR                         0x00000044
  #define PL011_DMACR_RXDMAE                     0x00000001
  #define PL011_DMACR_TXDMAE                     0x00000002
  #define PL011_DMACR_DMAONERR                   0x00000004

#endif

