<stg><name>k2c_affine_matmul.3</name>


<trans_list>

<trans id="998" from="1" to="2">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="2" to="3">
<condition id="652">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="3" to="4">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="4" to="5">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="5" to="6">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="6" to="7">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="7" to="8">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="8" to="9">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="9" to="10">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="10" to="11">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="11" to="12">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="12" to="13">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="13" to="14">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="14" to="15">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="15" to="16">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="16" to="17">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="17" to="18">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="18" to="35">
<condition id="671">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="18" to="19">
<condition id="673">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="19" to="20">
<condition id="987">
<or_exp><and_exp><literal name="j_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="19" to="19">
<condition id="988">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="20" to="35">
<condition id="679">
<or_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="20" to="21">
<condition id="681">
<or_exp><and_exp><literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="21" to="22">
<condition id="989">
<or_exp><and_exp><literal name="j_2_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="21" to="21">
<condition id="990">
<or_exp><and_exp><literal name="j_2_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="22" to="35">
<condition id="687">
<or_exp><and_exp><literal name="exitcond1_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="22" to="23">
<condition id="689">
<or_exp><and_exp><literal name="exitcond1_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="23" to="24">
<condition id="991">
<or_exp><and_exp><literal name="j_2_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="23" to="23">
<condition id="992">
<or_exp><and_exp><literal name="j_2_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="24" to="35">
<condition id="695">
<or_exp><and_exp><literal name="exitcond1_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="24" to="25">
<condition id="697">
<or_exp><and_exp><literal name="exitcond1_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="25" to="26">
<condition id="993">
<or_exp><and_exp><literal name="j_2_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="25" to="25">
<condition id="994">
<or_exp><and_exp><literal name="j_2_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="26" to="35">
<condition id="703">
<or_exp><and_exp><literal name="exitcond1_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="26" to="27">
<condition id="705">
<or_exp><and_exp><literal name="exitcond1_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="27" to="28">
<condition id="995">
<or_exp><and_exp><literal name="j_2_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="27" to="27">
<condition id="996">
<or_exp><and_exp><literal name="j_2_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="28" to="35">
<condition id="711">
<or_exp><and_exp><literal name="exitcond1_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="28" to="29">
<condition id="713">
<or_exp><and_exp><literal name="exitcond1_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="29" to="30">
<condition id="997">
<or_exp><and_exp><literal name="j_2_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="29" to="29">
<condition id="998">
<or_exp><and_exp><literal name="j_2_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="30" to="35">
<condition id="719">
<or_exp><and_exp><literal name="exitcond1_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="30" to="31">
<condition id="721">
<or_exp><and_exp><literal name="exitcond1_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="31" to="32">
<condition id="999">
<or_exp><and_exp><literal name="j_2_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="31" to="31">
<condition id="1000">
<or_exp><and_exp><literal name="j_2_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="32" to="35">
<condition id="727">
<or_exp><and_exp><literal name="exitcond1_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="32" to="33">
<condition id="729">
<or_exp><and_exp><literal name="exitcond1_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="33" to="34">
<condition id="1001">
<or_exp><and_exp><literal name="j_2_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="33" to="33">
<condition id="1002">
<or_exp><and_exp><literal name="j_2_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="34" to="18">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="35" to="36">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="36" to="37">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="37" to="38">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="38" to="39">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="39" to="40">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="40" to="41">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="41" to="42">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="42" to="43">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="43" to="44">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="44" to="45">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="45" to="46">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="46" to="47">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="47" to="48">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="48" to="49">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="49" to="50">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="50" to="51">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="51" to="68">
<condition id="754">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="51" to="52">
<condition id="756">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="52" to="53">
<condition id="1003">
<or_exp><and_exp><literal name="j_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="52" to="52">
<condition id="1004">
<or_exp><and_exp><literal name="j_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="53" to="68">
<condition id="762">
<or_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="53" to="54">
<condition id="764">
<or_exp><and_exp><literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="54" to="55">
<condition id="1005">
<or_exp><and_exp><literal name="j_2_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="54" to="54">
<condition id="1006">
<or_exp><and_exp><literal name="j_2_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="55" to="68">
<condition id="770">
<or_exp><and_exp><literal name="exitcond1_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="55" to="56">
<condition id="772">
<or_exp><and_exp><literal name="exitcond1_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="56" to="57">
<condition id="1007">
<or_exp><and_exp><literal name="j_2_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="56" to="56">
<condition id="1008">
<or_exp><and_exp><literal name="j_2_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="57" to="68">
<condition id="778">
<or_exp><and_exp><literal name="exitcond1_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="57" to="58">
<condition id="780">
<or_exp><and_exp><literal name="exitcond1_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="58" to="59">
<condition id="1009">
<or_exp><and_exp><literal name="j_2_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="58" to="58">
<condition id="1010">
<or_exp><and_exp><literal name="j_2_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="59" to="68">
<condition id="786">
<or_exp><and_exp><literal name="exitcond1_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="59" to="60">
<condition id="788">
<or_exp><and_exp><literal name="exitcond1_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="60" to="61">
<condition id="1011">
<or_exp><and_exp><literal name="j_2_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="60" to="60">
<condition id="1012">
<or_exp><and_exp><literal name="j_2_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="61" to="68">
<condition id="794">
<or_exp><and_exp><literal name="exitcond1_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="61" to="62">
<condition id="796">
<or_exp><and_exp><literal name="exitcond1_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="62" to="63">
<condition id="1013">
<or_exp><and_exp><literal name="j_2_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="62" to="62">
<condition id="1014">
<or_exp><and_exp><literal name="j_2_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="63" to="68">
<condition id="802">
<or_exp><and_exp><literal name="exitcond1_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="63" to="64">
<condition id="804">
<or_exp><and_exp><literal name="exitcond1_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="64" to="65">
<condition id="1015">
<or_exp><and_exp><literal name="j_2_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="64" to="64">
<condition id="1016">
<or_exp><and_exp><literal name="j_2_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="65" to="68">
<condition id="810">
<or_exp><and_exp><literal name="exitcond1_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="65" to="66">
<condition id="812">
<or_exp><and_exp><literal name="exitcond1_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="66" to="67">
<condition id="1017">
<or_exp><and_exp><literal name="j_2_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="66" to="66">
<condition id="1018">
<or_exp><and_exp><literal name="j_2_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="67" to="51">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="68" to="69">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="69" to="70">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="70" to="71">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="71" to="72">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="72" to="73">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="73" to="74">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="74" to="75">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="75" to="76">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="76" to="77">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="77" to="78">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="78" to="79">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="79" to="80">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="80" to="81">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="81" to="82">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="82" to="83">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="83" to="84">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="84" to="101">
<condition id="837">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="84" to="85">
<condition id="839">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="85" to="86">
<condition id="1019">
<or_exp><and_exp><literal name="j_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="85" to="85">
<condition id="1020">
<or_exp><and_exp><literal name="j_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="86" to="101">
<condition id="845">
<or_exp><and_exp><literal name="exitcond1_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="86" to="87">
<condition id="847">
<or_exp><and_exp><literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="87" to="88">
<condition id="1021">
<or_exp><and_exp><literal name="j_2_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="87" to="87">
<condition id="1022">
<or_exp><and_exp><literal name="j_2_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="88" to="101">
<condition id="853">
<or_exp><and_exp><literal name="exitcond1_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="88" to="89">
<condition id="855">
<or_exp><and_exp><literal name="exitcond1_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="89" to="90">
<condition id="1023">
<or_exp><and_exp><literal name="j_2_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="89" to="89">
<condition id="1024">
<or_exp><and_exp><literal name="j_2_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="90" to="101">
<condition id="861">
<or_exp><and_exp><literal name="exitcond1_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="90" to="91">
<condition id="863">
<or_exp><and_exp><literal name="exitcond1_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="91" to="92">
<condition id="1025">
<or_exp><and_exp><literal name="j_2_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="91" to="91">
<condition id="1026">
<or_exp><and_exp><literal name="j_2_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="92" to="101">
<condition id="869">
<or_exp><and_exp><literal name="exitcond1_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="92" to="93">
<condition id="871">
<or_exp><and_exp><literal name="exitcond1_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="93" to="94">
<condition id="1027">
<or_exp><and_exp><literal name="j_2_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="93" to="93">
<condition id="1028">
<or_exp><and_exp><literal name="j_2_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="94" to="101">
<condition id="877">
<or_exp><and_exp><literal name="exitcond1_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="94" to="95">
<condition id="879">
<or_exp><and_exp><literal name="exitcond1_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="95" to="96">
<condition id="1029">
<or_exp><and_exp><literal name="j_2_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="95" to="95">
<condition id="1030">
<or_exp><and_exp><literal name="j_2_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="96" to="101">
<condition id="885">
<or_exp><and_exp><literal name="exitcond1_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="96" to="97">
<condition id="887">
<or_exp><and_exp><literal name="exitcond1_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="97" to="98">
<condition id="1031">
<or_exp><and_exp><literal name="j_2_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="97" to="97">
<condition id="1032">
<or_exp><and_exp><literal name="j_2_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="98" to="101">
<condition id="893">
<or_exp><and_exp><literal name="exitcond1_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="98" to="99">
<condition id="895">
<or_exp><and_exp><literal name="exitcond1_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="99" to="100">
<condition id="1033">
<or_exp><and_exp><literal name="j_2_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="99" to="99">
<condition id="1034">
<or_exp><and_exp><literal name="j_2_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="100" to="84">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="101" to="102">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="102" to="103">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="103" to="104">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="104" to="105">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="105" to="106">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="106" to="107">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="107" to="108">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="108" to="109">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="109" to="110">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="110" to="111">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="111" to="112">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="112" to="113">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="113" to="114">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="114" to="115">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="115" to="116">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="116" to="117">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="117" to="134">
<condition id="920">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="117" to="118">
<condition id="922">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="118" to="119">
<condition id="1035">
<or_exp><and_exp><literal name="j_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="118" to="118">
<condition id="1036">
<or_exp><and_exp><literal name="j_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="119" to="134">
<condition id="928">
<or_exp><and_exp><literal name="exitcond1_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="119" to="120">
<condition id="930">
<or_exp><and_exp><literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="120" to="121">
<condition id="1037">
<or_exp><and_exp><literal name="j_2_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="120" to="120">
<condition id="1038">
<or_exp><and_exp><literal name="j_2_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="121" to="134">
<condition id="936">
<or_exp><and_exp><literal name="exitcond1_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="121" to="122">
<condition id="938">
<or_exp><and_exp><literal name="exitcond1_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="122" to="123">
<condition id="1039">
<or_exp><and_exp><literal name="j_2_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="122" to="122">
<condition id="1040">
<or_exp><and_exp><literal name="j_2_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="123" to="134">
<condition id="944">
<or_exp><and_exp><literal name="exitcond1_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="123" to="124">
<condition id="946">
<or_exp><and_exp><literal name="exitcond1_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="124" to="125">
<condition id="1041">
<or_exp><and_exp><literal name="j_2_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="124" to="124">
<condition id="1042">
<or_exp><and_exp><literal name="j_2_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="125" to="134">
<condition id="952">
<or_exp><and_exp><literal name="exitcond1_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="125" to="126">
<condition id="954">
<or_exp><and_exp><literal name="exitcond1_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="126" to="127">
<condition id="1043">
<or_exp><and_exp><literal name="j_2_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="126" to="126">
<condition id="1044">
<or_exp><and_exp><literal name="j_2_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="127" to="134">
<condition id="960">
<or_exp><and_exp><literal name="exitcond1_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="127" to="128">
<condition id="962">
<or_exp><and_exp><literal name="exitcond1_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="128" to="129">
<condition id="1045">
<or_exp><and_exp><literal name="j_2_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="128" to="128">
<condition id="1046">
<or_exp><and_exp><literal name="j_2_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="129" to="134">
<condition id="968">
<or_exp><and_exp><literal name="exitcond1_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="129" to="130">
<condition id="970">
<or_exp><and_exp><literal name="exitcond1_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="130" to="131">
<condition id="1047">
<or_exp><and_exp><literal name="j_2_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="130" to="130">
<condition id="1048">
<or_exp><and_exp><literal name="j_2_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="131" to="134">
<condition id="976">
<or_exp><and_exp><literal name="exitcond1_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="131" to="132">
<condition id="978">
<or_exp><and_exp><literal name="exitcond1_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="132" to="133">
<condition id="1049">
<or_exp><and_exp><literal name="j_2_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="132" to="132">
<condition id="1050">
<or_exp><and_exp><literal name="j_2_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="133" to="117">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="134" to="2">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %outrows_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %outrows)

]]></Node>
<StgValue><ssdm name="outrows_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:1  %outrows_cast = zext i5 %outrows_read to i64

]]></Node>
<StgValue><ssdm name="outrows_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C_addr = getelementptr [1 x float]* %C, i64 0, i64 undef

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j = phi i2 [ 0, %0 ], [ %j_1_lcssa_3, %138 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k = phi i5 [ 0, %0 ], [ %k_2_3, %138 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx = phi i64 [ 0, %0 ], [ %inneridx_1_lcssa_3, %138 ]

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum = phi float [ 0.000000e+00, %0 ], [ %sum_1_lcssa_3, %138 ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond2 = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %139, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="5">
<![CDATA[
:1  %k_cast = zext i5 %k to i6

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="64">
<![CDATA[
:2  %tmp_103 = trunc i64 %inneridx to i6

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %sum3 = add i6 %tmp_103, %k_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %newIndex5 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
:9  %newIndex5_cast = zext i3 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex5_cast"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_addr = getelementptr [2 x float]* %A, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1">
<![CDATA[
:11  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A1_addr = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A1_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1">
<![CDATA[
:13  %A1_load = load float* %A1_addr, align 4

]]></Node>
<StgValue><ssdm name="A1_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A2_addr = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A2_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
:15  %A2_load = load float* %A2_addr, align 4

]]></Node>
<StgValue><ssdm name="A2_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A3_addr = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A3_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1">
<![CDATA[
:17  %A3_load = load float* %A3_addr, align 4

]]></Node>
<StgValue><ssdm name="A3_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A4_addr = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A4_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1">
<![CDATA[
:19  %A4_load = load float* %A4_addr, align 4

]]></Node>
<StgValue><ssdm name="A4_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A5_addr = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A5_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1">
<![CDATA[
:21  %A5_load = load float* %A5_addr, align 4

]]></Node>
<StgValue><ssdm name="A5_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A6_addr = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A6_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1">
<![CDATA[
:23  %A6_load = load float* %A6_addr, align 4

]]></Node>
<StgValue><ssdm name="A6_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A7_addr = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A7_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1">
<![CDATA[
:25  %A7_load = load float* %A7_addr, align 4

]]></Node>
<StgValue><ssdm name="A7_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:27  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %k, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:28  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %k, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="2" op_3_bw="1">
<![CDATA[
:29  %tmp_31 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i2.i1(i1 %tmp_106, i2 %j, i1 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_i1 = icmp eq i4 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_i2 = select i1 %tmp_i1, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_252_i3 = icmp eq i4 %tmp_31, 1

]]></Node>
<StgValue><ssdm name="tmp_252_i3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp_254_i4 = icmp eq i4 %tmp_31, 2

]]></Node>
<StgValue><ssdm name="tmp_254_i4"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_253_i5 = select i1 %tmp_254_i4, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_253_i5"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_54 = or i1 %tmp_254_i4, %tmp_252_i3

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_255_i6 = select i1 %tmp_54, float %tmp_253_i5, float %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_255_i6"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_256_i7 = icmp eq i4 %tmp_31, 3

]]></Node>
<StgValue><ssdm name="tmp_256_i7"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_258_i8 = icmp eq i4 %tmp_31, 4

]]></Node>
<StgValue><ssdm name="tmp_258_i8"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_257_i9 = select i1 %tmp_258_i8, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_257_i9"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_66 = or i1 %tmp_258_i8, %tmp_256_i7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_259_i1 = select i1 %tmp_66, float %tmp_257_i9, float %tmp_255_i6

]]></Node>
<StgValue><ssdm name="tmp_259_i1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_260_i1 = icmp eq i4 %tmp_31, 5

]]></Node>
<StgValue><ssdm name="tmp_260_i1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_262_i1 = icmp eq i4 %tmp_31, 6

]]></Node>
<StgValue><ssdm name="tmp_262_i1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_261_i1 = select i1 %tmp_262_i1, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_261_i1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %tmp_70 = or i1 %tmp_262_i1, %tmp_260_i1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %tmp_263_i1 = select i1 %tmp_70, float %tmp_261_i1, float %tmp_259_i1

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_264_i1 = icmp eq i4 %tmp_31, 7

]]></Node>
<StgValue><ssdm name="tmp_264_i1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_266_i1 = icmp eq i4 %tmp_31, -8

]]></Node>
<StgValue><ssdm name="tmp_266_i1"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_104 = trunc i5 %k to i3

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64">
<![CDATA[
:4  %tmp_105 = trunc i64 %inneridx to i3

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %arrayNo_trunc5 = add i3 %tmp_104, %tmp_105

]]></Node>
<StgValue><ssdm name="arrayNo_trunc5"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
:7  %arrayNo1 = zext i3 %arrayNo_trunc5 to i64

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1">
<![CDATA[
:11  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1">
<![CDATA[
:13  %A1_load = load float* %A1_addr, align 4

]]></Node>
<StgValue><ssdm name="A1_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
:15  %A2_load = load float* %A2_addr, align 4

]]></Node>
<StgValue><ssdm name="A2_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1">
<![CDATA[
:17  %A3_load = load float* %A3_addr, align 4

]]></Node>
<StgValue><ssdm name="A3_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1">
<![CDATA[
:19  %A4_load = load float* %A4_addr, align 4

]]></Node>
<StgValue><ssdm name="A4_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1">
<![CDATA[
:21  %A5_load = load float* %A5_addr, align 4

]]></Node>
<StgValue><ssdm name="A5_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1">
<![CDATA[
:23  %A6_load = load float* %A6_addr, align 4

]]></Node>
<StgValue><ssdm name="A6_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1">
<![CDATA[
:25  %A7_load = load float* %A7_addr, align 4

]]></Node>
<StgValue><ssdm name="A7_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:26  %tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A1_load, float %A2_load, float %A3_load, float %A4_load, float %A5_load, float %A6_load, float %A7_load, i64 %arrayNo1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_265_i1 = select i1 %tmp_266_i1, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_265_i1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %tmp_73 = or i1 %tmp_266_i1, %tmp_264_i1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_267_i1 = select i1 %tmp_73, float %tmp_265_i1, float %tmp_263_i1

]]></Node>
<StgValue><ssdm name="tmp_267_i1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_268_i1 = icmp eq i4 %tmp_31, -7

]]></Node>
<StgValue><ssdm name="tmp_268_i1"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_270_i1 = icmp eq i4 %tmp_31, -6

]]></Node>
<StgValue><ssdm name="tmp_270_i1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_269_i1 = select i1 %tmp_270_i1, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_269_i1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %tmp_74 = or i1 %tmp_270_i1, %tmp_268_i1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %tmp_271_i1 = select i1 %tmp_74, float %tmp_269_i1, float %tmp_267_i1

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_272_i1 = icmp eq i4 %tmp_31, -5

]]></Node>
<StgValue><ssdm name="tmp_272_i1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_274_i1 = icmp eq i4 %tmp_31, -4

]]></Node>
<StgValue><ssdm name="tmp_274_i1"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_273_i1 = select i1 %tmp_274_i1, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_273_i1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_81 = or i1 %tmp_274_i1, %tmp_272_i1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %tmp_275_i1 = select i1 %tmp_81, float %tmp_273_i1, float %tmp_271_i1

]]></Node>
<StgValue><ssdm name="tmp_275_i1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_276_i1 = icmp eq i4 %tmp_31, -3

]]></Node>
<StgValue><ssdm name="tmp_276_i1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_278_i1 = icmp eq i4 %tmp_31, -2

]]></Node>
<StgValue><ssdm name="tmp_278_i1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_277_i1 = select i1 %tmp_278_i1, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_277_i1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %tmp_82 = or i1 %tmp_278_i1, %tmp_276_i1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %merge_i1 = select i1 %tmp_82, float %tmp_277_i1, float %tmp_275_i1

]]></Node>
<StgValue><ssdm name="merge_i1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="221" st_id="4" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_32 = fmul float %tmp_s, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="222" st_id="5" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_32 = fmul float %tmp_s, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_32 = fmul float %tmp_s, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="224" st_id="7" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_32 = fmul float %tmp_s, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_32 = fmul float %tmp_s, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="226" st_id="9" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="227" st_id="10" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="228" st_id="11" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="229" st_id="12" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="230" st_id="13" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="232" st_id="15" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="233" st_id="16" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp = trunc i5 %k to i4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_4 = fadd float %tmp_32, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %36 ], [ %i_33_0_7, %31 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j_1 = phi i2 [ %j, %36 ], [ 1, %31 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1 = phi i64 [ %inneridx, %36 ], [ %tmp_126, %31 ]

]]></Node>
<StgValue><ssdm name="inneridx_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1 = phi float [ %sum, %36 ], [ %sum_2_0_7, %31 ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1 = icmp eq i64 %i, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %35, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_116 = shl i64 %i, 4

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i1 [ false, %4 ], [ true, %6 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2 = phi float [ %sum_1, %4 ], [ %sum_4, %6 ]

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2, label %3, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="253" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_33_0_s"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_1 = icmp eq i64 %i_33_0_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_1"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_1, label %35, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_117 = shl i64 %i_33_0_s, 4

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_1 = phi i1 [ false, %8 ], [ true, %10 ]

]]></Node>
<StgValue><ssdm name="j_2_0_1"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_1 = phi float [ %sum_2, %8 ], [ %sum_4, %10 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_1, label %7, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="j_2_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="j_2_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="j_2_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="j_2_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="267" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_1 = or i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_33_0_1"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_2 = icmp eq i64 %i_33_0_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_2"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_2, label %35, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond1_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_118 = shl i64 %i_33_0_1, 4

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond1_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_2 = phi i1 [ false, %12 ], [ true, %14 ]

]]></Node>
<StgValue><ssdm name="j_2_0_2"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_2 = phi float [ %sum_2_0_1, %12 ], [ %sum_4, %14 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_2, label %11, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="j_2_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="j_2_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="j_2_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="j_2_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="281" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_2 = or i64 %i, 3

]]></Node>
<StgValue><ssdm name="i_33_0_2"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_3 = icmp eq i64 %i_33_0_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_3"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_3, label %35, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond1_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_119 = shl i64 %i_33_0_2, 4

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond1_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_3 = phi i1 [ false, %16 ], [ true, %18 ]

]]></Node>
<StgValue><ssdm name="j_2_0_3"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_3 = phi float [ %sum_2_0_2, %16 ], [ %sum_4, %18 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_3, label %15, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="j_2_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="j_2_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="j_2_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="j_2_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="295" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_3 = or i64 %i, 4

]]></Node>
<StgValue><ssdm name="i_33_0_3"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_4 = icmp eq i64 %i_33_0_3, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_4"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_4, label %35, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond1_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_120 = shl i64 %i_33_0_3, 4

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond1_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_4 = phi i1 [ false, %20 ], [ true, %22 ]

]]></Node>
<StgValue><ssdm name="j_2_0_4"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_4 = phi float [ %sum_2_0_3, %20 ], [ %sum_4, %22 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_4, label %19, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="j_2_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="j_2_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="j_2_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="j_2_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="309" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_4 = or i64 %i, 5

]]></Node>
<StgValue><ssdm name="i_33_0_4"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_5 = icmp eq i64 %i_33_0_4, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_5"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_5, label %35, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond1_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_121 = shl i64 %i_33_0_4, 4

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond1_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_5 = phi i1 [ false, %24 ], [ true, %26 ]

]]></Node>
<StgValue><ssdm name="j_2_0_5"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_5 = phi float [ %sum_2_0_4, %24 ], [ %sum_4, %26 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_5"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_5, label %23, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="j_2_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="j_2_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="j_2_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="j_2_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="323" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_5 = or i64 %i, 6

]]></Node>
<StgValue><ssdm name="i_33_0_5"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_6 = icmp eq i64 %i_33_0_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_6"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_6, label %35, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond1_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_122 = shl i64 %i_33_0_5, 4

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond1_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_6 = phi i1 [ false, %28 ], [ true, %30 ]

]]></Node>
<StgValue><ssdm name="j_2_0_6"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_6 = phi float [ %sum_2_0_5, %28 ], [ %sum_4, %30 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_6"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_6, label %27, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="j_2_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="j_2_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="j_2_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="j_2_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="337" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_6 = or i64 %i, 7

]]></Node>
<StgValue><ssdm name="i_33_0_6"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_7 = icmp eq i64 %i_33_0_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_7"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_7, label %35, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond1_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_126 = shl i64 %i_33_0_6, 4

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond1_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="343" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_0_7 = phi i1 [ false, %32 ], [ true, %34 ]

]]></Node>
<StgValue><ssdm name="j_2_0_7"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_7 = phi float [ %sum_2_0_6, %32 ], [ %sum_4, %34 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_7"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_0_7, label %31, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="j_2_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="j_2_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="j_2_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="j_2_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="351" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_0_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_0_7 = add i64 %i, 8

]]></Node>
<StgValue><ssdm name="i_33_0_7"/></StgValue>
</operation>

<operation id="353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="354" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa = phi float [ %sum_1, %2 ], [ %sum_2, %3 ], [ %sum_2_0_1, %7 ], [ %sum_2_0_2, %11 ], [ %sum_2_0_3, %15 ], [ %sum_2_0_4, %19 ], [ %sum_2_0_5, %23 ], [ %sum_2_0_6, %27 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa"/></StgValue>
</operation>

<operation id="355" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa = phi i64 [ %inneridx_1, %2 ], [ %tmp_116, %3 ], [ %tmp_117, %7 ], [ %tmp_118, %11 ], [ %tmp_119, %15 ], [ %tmp_120, %19 ], [ %tmp_121, %23 ], [ %tmp_122, %27 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa"/></StgValue>
</operation>

<operation id="356" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa = phi i2 [ %j_1, %2 ], [ 1, %3 ], [ 1, %7 ], [ 1, %11 ], [ 1, %15 ], [ 1, %19 ], [ 1, %23 ], [ 1, %27 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa"/></StgValue>
</operation>

<operation id="357" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="64">
<![CDATA[
:3  %tmp_123 = trunc i64 %inneridx_1_lcssa to i6

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="358" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="2">
<![CDATA[
:4  %j_1_lcssa_cast = zext i2 %j_1_lcssa to i4

]]></Node>
<StgValue><ssdm name="j_1_lcssa_cast"/></StgValue>
</operation>

<operation id="359" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %k_2_s = or i4 %tmp, 1

]]></Node>
<StgValue><ssdm name="k_2_s"/></StgValue>
</operation>

<operation id="360" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="4">
<![CDATA[
:6  %k_2_cast = zext i4 %k_2_s to i6

]]></Node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="361" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_41 = or i3 %tmp_104, 1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="64">
<![CDATA[
:8  %tmp_124 = trunc i64 %inneridx_1_lcssa to i3

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="363" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %sum3_1 = add i6 %tmp_123, %k_2_cast

]]></Node>
<StgValue><ssdm name="sum3_1"/></StgValue>
</operation>

<operation id="364" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %arrayNo_trunc7 = add i3 %tmp_41, %tmp_124

]]></Node>
<StgValue><ssdm name="arrayNo_trunc7"/></StgValue>
</operation>

<operation id="365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %newIndex7 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3_1, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3">
<![CDATA[
:13  %newIndex7_cast = zext i3 %newIndex7 to i64

]]></Node>
<StgValue><ssdm name="newIndex7_cast"/></StgValue>
</operation>

<operation id="367" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_1 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1">
<![CDATA[
:15  %A_load_1 = load float* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="369" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A1_addr_1 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A1_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1">
<![CDATA[
:17  %A1_load_1 = load float* %A1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A1_load_1"/></StgValue>
</operation>

<operation id="371" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A2_addr_1 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A2_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="1">
<![CDATA[
:19  %A2_load_1 = load float* %A2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A2_load_1"/></StgValue>
</operation>

<operation id="373" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A3_addr_1 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A3_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1">
<![CDATA[
:21  %A3_load_1 = load float* %A3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A3_load_1"/></StgValue>
</operation>

<operation id="375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A4_addr_1 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A4_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1">
<![CDATA[
:23  %A4_load_1 = load float* %A4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A4_load_1"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A5_addr_1 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A5_addr_1"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1">
<![CDATA[
:25  %A5_load_1 = load float* %A5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A5_load_1"/></StgValue>
</operation>

<operation id="379" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A6_addr_1 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A6_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1">
<![CDATA[
:27  %A6_load_1 = load float* %A6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A6_load_1"/></StgValue>
</operation>

<operation id="381" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A7_addr_1 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A7_addr_1"/></StgValue>
</operation>

<operation id="382" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1">
<![CDATA[
:29  %A7_load_1 = load float* %A7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A7_load_1"/></StgValue>
</operation>

<operation id="383" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="2">
<![CDATA[
:31  %tmp_43 = zext i2 %j_1_lcssa to i3

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sum6_1 = add i4 %k_2_s, %j_1_lcssa_cast

]]></Node>
<StgValue><ssdm name="sum6_1"/></StgValue>
</operation>

<operation id="385" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %arrayNo_trunc8 = add i3 %tmp_43, %tmp_41

]]></Node>
<StgValue><ssdm name="arrayNo_trunc8"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:34  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum6_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:35  %tmp_44 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc8, i1 %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_i = icmp eq i4 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_i_43 = select i1 %tmp_i, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i_43"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_252_i = icmp eq i4 %tmp_44, 1

]]></Node>
<StgValue><ssdm name="tmp_252_i"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:39  %tmp_254_i = icmp eq i4 %tmp_44, 2

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_253_i = select i1 %tmp_254_i, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_253_i"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %tmp_84 = or i1 %tmp_254_i, %tmp_252_i

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_255_i = select i1 %tmp_84, float %tmp_253_i, float %tmp_i_43

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_256_i = icmp eq i4 %tmp_44, 3

]]></Node>
<StgValue><ssdm name="tmp_256_i"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:44  %tmp_258_i = icmp eq i4 %tmp_44, 4

]]></Node>
<StgValue><ssdm name="tmp_258_i"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_257_i = select i1 %tmp_258_i, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_257_i"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46  %tmp_85 = or i1 %tmp_258_i, %tmp_256_i

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_259_i = select i1 %tmp_85, float %tmp_257_i, float %tmp_255_i

]]></Node>
<StgValue><ssdm name="tmp_259_i"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_260_i = icmp eq i4 %tmp_44, 5

]]></Node>
<StgValue><ssdm name="tmp_260_i"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:49  %tmp_262_i = icmp eq i4 %tmp_44, 6

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_264_i = icmp eq i4 %tmp_44, 7

]]></Node>
<StgValue><ssdm name="tmp_264_i"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:54  %tmp_266_i = icmp eq i4 %tmp_44, -8

]]></Node>
<StgValue><ssdm name="tmp_266_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="404" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="3">
<![CDATA[
:11  %arrayNo2 = zext i3 %arrayNo_trunc7 to i64

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1">
<![CDATA[
:15  %A_load_1 = load float* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1">
<![CDATA[
:17  %A1_load_1 = load float* %A1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A1_load_1"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="1">
<![CDATA[
:19  %A2_load_1 = load float* %A2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A2_load_1"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1">
<![CDATA[
:21  %A3_load_1 = load float* %A3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A3_load_1"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1">
<![CDATA[
:23  %A4_load_1 = load float* %A4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A4_load_1"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1">
<![CDATA[
:25  %A5_load_1 = load float* %A5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A5_load_1"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1">
<![CDATA[
:27  %A6_load_1 = load float* %A6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A6_load_1"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1">
<![CDATA[
:29  %A7_load_1 = load float* %A7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A7_load_1"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:30  %tmp_83 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_1, float %A1_load_1, float %A2_load_1, float %A3_load_1, float %A4_load_1, float %A5_load_1, float %A6_load_1, float %A7_load_1, i64 %arrayNo2)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_261_i = select i1 %tmp_262_i, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_261_i"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %tmp_86 = or i1 %tmp_262_i, %tmp_260_i

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_263_i = select i1 %tmp_86, float %tmp_261_i, float %tmp_259_i

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_265_i = select i1 %tmp_266_i, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_265_i"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:56  %tmp_87 = or i1 %tmp_266_i, %tmp_264_i

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_267_i = select i1 %tmp_87, float %tmp_265_i, float %tmp_263_i

]]></Node>
<StgValue><ssdm name="tmp_267_i"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_268_i = icmp eq i4 %tmp_44, -7

]]></Node>
<StgValue><ssdm name="tmp_268_i"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:59  %tmp_270_i = icmp eq i4 %tmp_44, -6

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_269_i = select i1 %tmp_270_i, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_269_i"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %tmp_88 = or i1 %tmp_270_i, %tmp_268_i

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_271_i = select i1 %tmp_88, float %tmp_269_i, float %tmp_267_i

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_272_i = icmp eq i4 %tmp_44, -5

]]></Node>
<StgValue><ssdm name="tmp_272_i"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:64  %tmp_274_i = icmp eq i4 %tmp_44, -4

]]></Node>
<StgValue><ssdm name="tmp_274_i"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %tmp_273_i = select i1 %tmp_274_i, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_273_i"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:66  %tmp_89 = or i1 %tmp_274_i, %tmp_272_i

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %tmp_275_i = select i1 %tmp_89, float %tmp_273_i, float %tmp_271_i

]]></Node>
<StgValue><ssdm name="tmp_275_i"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:68  %tmp_276_i = icmp eq i4 %tmp_44, -3

]]></Node>
<StgValue><ssdm name="tmp_276_i"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:69  %tmp_278_i = icmp eq i4 %tmp_44, -2

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %tmp_277_i = select i1 %tmp_278_i, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_277_i"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %tmp_90 = or i1 %tmp_278_i, %tmp_276_i

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %merge_i = select i1 %tmp_90, float %tmp_277_i, float %tmp_275_i

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="435" st_id="37" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_1 = fmul float %tmp_83, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="436" st_id="38" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_1 = fmul float %tmp_83, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="437" st_id="39" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_1 = fmul float %tmp_83, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="438" st_id="40" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_1 = fmul float %tmp_83, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="439" st_id="41" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_1 = fmul float %tmp_83, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="440" st_id="42" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="441" st_id="43" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="442" st_id="44" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="443" st_id="45" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="444" st_id="46" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="445" st_id="47" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="446" st_id="48" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="447" st_id="49" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="448" st_id="50" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_1 = fadd float %tmp_36_1, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="449" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:75  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="450" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i64 [ 0, %35 ], [ %i_33_1_7, %66 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="451" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j_1_1 = phi i2 [ %j_1_lcssa, %35 ], [ 1, %66 ]

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="452" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1_1 = phi i64 [ %inneridx_1_lcssa, %35 ], [ %tmp_137, %66 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_1"/></StgValue>
</operation>

<operation id="453" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1_1 = phi float [ %sum_1_lcssa, %35 ], [ %sum_2_1_7, %66 ]

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="454" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1_1 = icmp eq i64 %i_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="455" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_1, label %70, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_127 = shl i64 %i_1, 4

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="457" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="458" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1 = phi i1 [ false, %39 ], [ true, %41 ]

]]></Node>
<StgValue><ssdm name="j_2_1"/></StgValue>
</operation>

<operation id="459" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1 = phi float [ %sum_1_1, %39 ], [ %sum_4_1, %41 ]

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="460" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="461" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1, label %38, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="j_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="463" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="j_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="j_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="465" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="j_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="466" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_s = or i64 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_33_1_s"/></StgValue>
</operation>

<operation id="468" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_1 = icmp eq i64 %i_33_1_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_1"/></StgValue>
</operation>

<operation id="469" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_1, label %70, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_128 = shl i64 %i_33_1_s, 4

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="471" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="472" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_1 = phi i1 [ false, %43 ], [ true, %45 ]

]]></Node>
<StgValue><ssdm name="j_2_1_1"/></StgValue>
</operation>

<operation id="473" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_1 = phi float [ %sum_2_1, %43 ], [ %sum_4_1, %45 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>

<operation id="474" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="475" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_1, label %42, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="j_2_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="477" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="j_2_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="j_2_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="479" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="j_2_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="480" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_1 = or i64 %i_1, 2

]]></Node>
<StgValue><ssdm name="i_33_1_1"/></StgValue>
</operation>

<operation id="482" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_2 = icmp eq i64 %i_33_1_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_2"/></StgValue>
</operation>

<operation id="483" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_2, label %70, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond1_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_129 = shl i64 %i_33_1_1, 4

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="485" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond1_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="486" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_2 = phi i1 [ false, %47 ], [ true, %49 ]

]]></Node>
<StgValue><ssdm name="j_2_1_2"/></StgValue>
</operation>

<operation id="487" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_2 = phi float [ %sum_2_1_1, %47 ], [ %sum_4_1, %49 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>

<operation id="488" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="489" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_2, label %46, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="j_2_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="491" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="j_2_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="j_2_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="493" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="j_2_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="494" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_2 = or i64 %i_1, 3

]]></Node>
<StgValue><ssdm name="i_33_1_2"/></StgValue>
</operation>

<operation id="496" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_3 = icmp eq i64 %i_33_1_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_3"/></StgValue>
</operation>

<operation id="497" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_3, label %70, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond1_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_130 = shl i64 %i_33_1_2, 4

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="499" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond1_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="500" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_3 = phi i1 [ false, %51 ], [ true, %53 ]

]]></Node>
<StgValue><ssdm name="j_2_1_3"/></StgValue>
</operation>

<operation id="501" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_3 = phi float [ %sum_2_1_2, %51 ], [ %sum_4_1, %53 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>

<operation id="502" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="503" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_3, label %50, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="j_2_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="505" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="j_2_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="j_2_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="507" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="j_2_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="508" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_3 = or i64 %i_1, 4

]]></Node>
<StgValue><ssdm name="i_33_1_3"/></StgValue>
</operation>

<operation id="510" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_4 = icmp eq i64 %i_33_1_3, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_4"/></StgValue>
</operation>

<operation id="511" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_4, label %70, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond1_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_131 = shl i64 %i_33_1_3, 4

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="513" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond1_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="514" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_4 = phi i1 [ false, %55 ], [ true, %57 ]

]]></Node>
<StgValue><ssdm name="j_2_1_4"/></StgValue>
</operation>

<operation id="515" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_4 = phi float [ %sum_2_1_3, %55 ], [ %sum_4_1, %57 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>

<operation id="516" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="517" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_4, label %54, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="j_2_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="519" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="j_2_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="j_2_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="521" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="j_2_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="522" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_4 = or i64 %i_1, 5

]]></Node>
<StgValue><ssdm name="i_33_1_4"/></StgValue>
</operation>

<operation id="524" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_5 = icmp eq i64 %i_33_1_4, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_5"/></StgValue>
</operation>

<operation id="525" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_5, label %70, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond1_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_132 = shl i64 %i_33_1_4, 4

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="527" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond1_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="528" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_5 = phi i1 [ false, %59 ], [ true, %61 ]

]]></Node>
<StgValue><ssdm name="j_2_1_5"/></StgValue>
</operation>

<operation id="529" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_5 = phi float [ %sum_2_1_4, %59 ], [ %sum_4_1, %61 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_5"/></StgValue>
</operation>

<operation id="530" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="531" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_5, label %58, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="j_2_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="533" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="j_2_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="j_2_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="535" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="j_2_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="536" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_5 = or i64 %i_1, 6

]]></Node>
<StgValue><ssdm name="i_33_1_5"/></StgValue>
</operation>

<operation id="538" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_6 = icmp eq i64 %i_33_1_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_6"/></StgValue>
</operation>

<operation id="539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_6, label %70, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond1_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_133 = shl i64 %i_33_1_5, 4

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond1_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="542" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_6 = phi i1 [ false, %63 ], [ true, %65 ]

]]></Node>
<StgValue><ssdm name="j_2_1_6"/></StgValue>
</operation>

<operation id="543" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_6 = phi float [ %sum_2_1_5, %63 ], [ %sum_4_1, %65 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_6"/></StgValue>
</operation>

<operation id="544" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="545" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_6, label %62, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="j_2_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="547" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="j_2_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="j_2_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="549" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="j_2_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="550" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_6 = or i64 %i_1, 7

]]></Node>
<StgValue><ssdm name="i_33_1_6"/></StgValue>
</operation>

<operation id="552" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_7 = icmp eq i64 %i_33_1_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_7"/></StgValue>
</operation>

<operation id="553" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_7, label %70, label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond1_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_137 = shl i64 %i_33_1_6, 4

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="555" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond1_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="556" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_1_7 = phi i1 [ false, %67 ], [ true, %69 ]

]]></Node>
<StgValue><ssdm name="j_2_1_7"/></StgValue>
</operation>

<operation id="557" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_7 = phi float [ %sum_2_1_6, %67 ], [ %sum_4_1, %69 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_7"/></StgValue>
</operation>

<operation id="558" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="559" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_1_7, label %66, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="j_2_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="561" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="j_2_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="j_2_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="j_2_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="564" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_1_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_1_7 = add i64 %i_1, 8

]]></Node>
<StgValue><ssdm name="i_33_1_7"/></StgValue>
</operation>

<operation id="566" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="567" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa_1 = phi float [ %sum_1_1, %37 ], [ %sum_2_1, %38 ], [ %sum_2_1_1, %42 ], [ %sum_2_1_2, %46 ], [ %sum_2_1_3, %50 ], [ %sum_2_1_4, %54 ], [ %sum_2_1_5, %58 ], [ %sum_2_1_6, %62 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa_1"/></StgValue>
</operation>

<operation id="568" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa_1 = phi i64 [ %inneridx_1_1, %37 ], [ %tmp_127, %38 ], [ %tmp_128, %42 ], [ %tmp_129, %46 ], [ %tmp_130, %50 ], [ %tmp_131, %54 ], [ %tmp_132, %58 ], [ %tmp_133, %62 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa_1"/></StgValue>
</operation>

<operation id="569" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa_1 = phi i2 [ %j_1_1, %37 ], [ 1, %38 ], [ 1, %42 ], [ 1, %46 ], [ 1, %50 ], [ 1, %54 ], [ 1, %58 ], [ 1, %62 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa_1"/></StgValue>
</operation>

<operation id="570" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="64">
<![CDATA[
:3  %tmp_134 = trunc i64 %inneridx_1_lcssa_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="571" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="2">
<![CDATA[
:4  %j_1_lcssa_1_cast = zext i2 %j_1_lcssa_1 to i4

]]></Node>
<StgValue><ssdm name="j_1_lcssa_1_cast"/></StgValue>
</operation>

<operation id="572" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %k_2_1 = or i4 %tmp, 2

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="573" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="4">
<![CDATA[
:6  %k_2_1_cast = zext i4 %k_2_1 to i6

]]></Node>
<StgValue><ssdm name="k_2_1_cast"/></StgValue>
</operation>

<operation id="574" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_53 = or i3 %tmp_104, 2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="575" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="64">
<![CDATA[
:8  %tmp_135 = trunc i64 %inneridx_1_lcssa_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="576" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %sum3_2 = add i6 %tmp_134, %k_2_1_cast

]]></Node>
<StgValue><ssdm name="sum3_2"/></StgValue>
</operation>

<operation id="577" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %arrayNo_trunc9 = add i3 %tmp_53, %tmp_135

]]></Node>
<StgValue><ssdm name="arrayNo_trunc9"/></StgValue>
</operation>

<operation id="578" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %newIndex9 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3_2, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="579" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="3">
<![CDATA[
:13  %newIndex9_cast = zext i3 %newIndex9 to i64

]]></Node>
<StgValue><ssdm name="newIndex9_cast"/></StgValue>
</operation>

<operation id="580" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_2 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="581" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1">
<![CDATA[
:15  %A_load_2 = load float* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="582" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A1_addr_2 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A1_addr_2"/></StgValue>
</operation>

<operation id="583" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="1">
<![CDATA[
:17  %A1_load_2 = load float* %A1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A1_load_2"/></StgValue>
</operation>

<operation id="584" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A2_addr_2 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A2_addr_2"/></StgValue>
</operation>

<operation id="585" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1">
<![CDATA[
:19  %A2_load_2 = load float* %A2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A2_load_2"/></StgValue>
</operation>

<operation id="586" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A3_addr_2 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A3_addr_2"/></StgValue>
</operation>

<operation id="587" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1">
<![CDATA[
:21  %A3_load_2 = load float* %A3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A3_load_2"/></StgValue>
</operation>

<operation id="588" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A4_addr_2 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A4_addr_2"/></StgValue>
</operation>

<operation id="589" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="1">
<![CDATA[
:23  %A4_load_2 = load float* %A4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A4_load_2"/></StgValue>
</operation>

<operation id="590" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A5_addr_2 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A5_addr_2"/></StgValue>
</operation>

<operation id="591" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="1">
<![CDATA[
:25  %A5_load_2 = load float* %A5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A5_load_2"/></StgValue>
</operation>

<operation id="592" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A6_addr_2 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A6_addr_2"/></StgValue>
</operation>

<operation id="593" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1">
<![CDATA[
:27  %A6_load_2 = load float* %A6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A6_load_2"/></StgValue>
</operation>

<operation id="594" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A7_addr_2 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A7_addr_2"/></StgValue>
</operation>

<operation id="595" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="1">
<![CDATA[
:29  %A7_load_2 = load float* %A7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A7_load_2"/></StgValue>
</operation>

<operation id="596" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="2">
<![CDATA[
:31  %tmp_55 = zext i2 %j_1_lcssa_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="597" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sum6_2 = add i4 %k_2_1, %j_1_lcssa_1_cast

]]></Node>
<StgValue><ssdm name="sum6_2"/></StgValue>
</operation>

<operation id="598" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %arrayNo_trunc1 = add i3 %tmp_55, %tmp_53

]]></Node>
<StgValue><ssdm name="arrayNo_trunc1"/></StgValue>
</operation>

<operation id="599" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:34  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum6_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="600" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:35  %tmp_56 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc1, i1 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="601" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_i2_60 = icmp eq i4 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="tmp_i2_60"/></StgValue>
</operation>

<operation id="602" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_i1_61 = select i1 %tmp_i2_60, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i1_61"/></StgValue>
</operation>

<operation id="603" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_252_i1 = icmp eq i4 %tmp_56, 1

]]></Node>
<StgValue><ssdm name="tmp_252_i1"/></StgValue>
</operation>

<operation id="604" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:39  %tmp_254_i1 = icmp eq i4 %tmp_56, 2

]]></Node>
<StgValue><ssdm name="tmp_254_i1"/></StgValue>
</operation>

<operation id="605" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_253_i1 = select i1 %tmp_254_i1, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_253_i1"/></StgValue>
</operation>

<operation id="606" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %tmp_92 = or i1 %tmp_254_i1, %tmp_252_i1

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="607" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_255_i1 = select i1 %tmp_92, float %tmp_253_i1, float %tmp_i1_61

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="608" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_256_i1 = icmp eq i4 %tmp_56, 3

]]></Node>
<StgValue><ssdm name="tmp_256_i1"/></StgValue>
</operation>

<operation id="609" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:44  %tmp_258_i1 = icmp eq i4 %tmp_56, 4

]]></Node>
<StgValue><ssdm name="tmp_258_i1"/></StgValue>
</operation>

<operation id="610" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_257_i1 = select i1 %tmp_258_i1, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_257_i1"/></StgValue>
</operation>

<operation id="611" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46  %tmp_93 = or i1 %tmp_258_i1, %tmp_256_i1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="612" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_259_i2 = select i1 %tmp_93, float %tmp_257_i1, float %tmp_255_i1

]]></Node>
<StgValue><ssdm name="tmp_259_i2"/></StgValue>
</operation>

<operation id="613" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_260_i2 = icmp eq i4 %tmp_56, 5

]]></Node>
<StgValue><ssdm name="tmp_260_i2"/></StgValue>
</operation>

<operation id="614" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:49  %tmp_262_i2 = icmp eq i4 %tmp_56, 6

]]></Node>
<StgValue><ssdm name="tmp_262_i2"/></StgValue>
</operation>

<operation id="615" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_264_i2 = icmp eq i4 %tmp_56, 7

]]></Node>
<StgValue><ssdm name="tmp_264_i2"/></StgValue>
</operation>

<operation id="616" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:54  %tmp_266_i2 = icmp eq i4 %tmp_56, -8

]]></Node>
<StgValue><ssdm name="tmp_266_i2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="617" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="3">
<![CDATA[
:11  %arrayNo3 = zext i3 %arrayNo_trunc9 to i64

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="618" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1">
<![CDATA[
:15  %A_load_2 = load float* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="619" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="1">
<![CDATA[
:17  %A1_load_2 = load float* %A1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A1_load_2"/></StgValue>
</operation>

<operation id="620" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1">
<![CDATA[
:19  %A2_load_2 = load float* %A2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A2_load_2"/></StgValue>
</operation>

<operation id="621" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1">
<![CDATA[
:21  %A3_load_2 = load float* %A3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A3_load_2"/></StgValue>
</operation>

<operation id="622" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="1">
<![CDATA[
:23  %A4_load_2 = load float* %A4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A4_load_2"/></StgValue>
</operation>

<operation id="623" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="1">
<![CDATA[
:25  %A5_load_2 = load float* %A5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A5_load_2"/></StgValue>
</operation>

<operation id="624" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1">
<![CDATA[
:27  %A6_load_2 = load float* %A6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A6_load_2"/></StgValue>
</operation>

<operation id="625" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="1">
<![CDATA[
:29  %A7_load_2 = load float* %A7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A7_load_2"/></StgValue>
</operation>

<operation id="626" st_id="69" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:30  %tmp_91 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_2, float %A1_load_2, float %A2_load_2, float %A3_load_2, float %A4_load_2, float %A5_load_2, float %A6_load_2, float %A7_load_2, i64 %arrayNo3)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="627" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_261_i2 = select i1 %tmp_262_i2, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_261_i2"/></StgValue>
</operation>

<operation id="628" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %tmp_94 = or i1 %tmp_262_i2, %tmp_260_i2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="629" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_263_i2 = select i1 %tmp_94, float %tmp_261_i2, float %tmp_259_i2

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="630" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_265_i2 = select i1 %tmp_266_i2, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_265_i2"/></StgValue>
</operation>

<operation id="631" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:56  %tmp_95 = or i1 %tmp_266_i2, %tmp_264_i2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="632" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_267_i2 = select i1 %tmp_95, float %tmp_265_i2, float %tmp_263_i2

]]></Node>
<StgValue><ssdm name="tmp_267_i2"/></StgValue>
</operation>

<operation id="633" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_268_i2 = icmp eq i4 %tmp_56, -7

]]></Node>
<StgValue><ssdm name="tmp_268_i2"/></StgValue>
</operation>

<operation id="634" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:59  %tmp_270_i2 = icmp eq i4 %tmp_56, -6

]]></Node>
<StgValue><ssdm name="tmp_270_i2"/></StgValue>
</operation>

<operation id="635" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_269_i2 = select i1 %tmp_270_i2, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_269_i2"/></StgValue>
</operation>

<operation id="636" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %tmp_96 = or i1 %tmp_270_i2, %tmp_268_i2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="637" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_271_i2 = select i1 %tmp_96, float %tmp_269_i2, float %tmp_267_i2

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="638" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_272_i2 = icmp eq i4 %tmp_56, -5

]]></Node>
<StgValue><ssdm name="tmp_272_i2"/></StgValue>
</operation>

<operation id="639" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:64  %tmp_274_i2 = icmp eq i4 %tmp_56, -4

]]></Node>
<StgValue><ssdm name="tmp_274_i2"/></StgValue>
</operation>

<operation id="640" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %tmp_273_i2 = select i1 %tmp_274_i2, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_273_i2"/></StgValue>
</operation>

<operation id="641" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:66  %tmp_97 = or i1 %tmp_274_i2, %tmp_272_i2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="642" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %tmp_275_i2 = select i1 %tmp_97, float %tmp_273_i2, float %tmp_271_i2

]]></Node>
<StgValue><ssdm name="tmp_275_i2"/></StgValue>
</operation>

<operation id="643" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:68  %tmp_276_i2 = icmp eq i4 %tmp_56, -3

]]></Node>
<StgValue><ssdm name="tmp_276_i2"/></StgValue>
</operation>

<operation id="644" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:69  %tmp_278_i2 = icmp eq i4 %tmp_56, -2

]]></Node>
<StgValue><ssdm name="tmp_278_i2"/></StgValue>
</operation>

<operation id="645" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %tmp_277_i2 = select i1 %tmp_278_i2, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_277_i2"/></StgValue>
</operation>

<operation id="646" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %tmp_98 = or i1 %tmp_278_i2, %tmp_276_i2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="647" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %merge_i2 = select i1 %tmp_98, float %tmp_277_i2, float %tmp_275_i2

]]></Node>
<StgValue><ssdm name="merge_i2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="648" st_id="70" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_2 = fmul float %tmp_91, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="649" st_id="71" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_2 = fmul float %tmp_91, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="650" st_id="72" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_2 = fmul float %tmp_91, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="651" st_id="73" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_2 = fmul float %tmp_91, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="652" st_id="74" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_2 = fmul float %tmp_91, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="653" st_id="75" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="654" st_id="76" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="655" st_id="77" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="656" st_id="78" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="657" st_id="79" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="658" st_id="80" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="659" st_id="81" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="660" st_id="82" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="661" st_id="83" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_2 = fadd float %tmp_36_2, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="662" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
:75  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="663" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i64 [ 0, %70 ], [ %i_33_2_7, %100 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="664" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j_1_2 = phi i2 [ %j_1_lcssa_1, %70 ], [ 1, %100 ]

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="665" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1_2 = phi i64 [ %inneridx_1_lcssa_1, %70 ], [ %tmp_148, %100 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_2"/></StgValue>
</operation>

<operation id="666" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1_2 = phi float [ %sum_1_lcssa_1, %70 ], [ %sum_2_2_7, %100 ]

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="667" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1_2 = icmp eq i64 %i_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2"/></StgValue>
</operation>

<operation id="668" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_2, label %104, label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_138 = shl i64 %i_2, 4

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="670" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="671" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2 = phi i1 [ false, %73 ], [ true, %75 ]

]]></Node>
<StgValue><ssdm name="j_2_2"/></StgValue>
</operation>

<operation id="672" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2 = phi float [ %sum_1_2, %73 ], [ %sum_4_2, %75 ]

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="673" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="674" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2, label %72, label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="j_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="676" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="j_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="j_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_58)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="678" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="j_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="679" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_s = or i64 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_33_2_s"/></StgValue>
</operation>

<operation id="681" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_1 = icmp eq i64 %i_33_2_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_1"/></StgValue>
</operation>

<operation id="682" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_1, label %104, label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = shl i64 %i_33_2_s, 4

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="684" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="685" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_1 = phi i1 [ false, %77 ], [ true, %79 ]

]]></Node>
<StgValue><ssdm name="j_2_2_1"/></StgValue>
</operation>

<operation id="686" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_1 = phi float [ %sum_2_2, %77 ], [ %sum_4_2, %79 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>

<operation id="687" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="688" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_1, label %76, label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="j_2_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="690" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="j_2_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="j_2_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="692" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="j_2_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="693" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_1 = or i64 %i_2, 2

]]></Node>
<StgValue><ssdm name="i_33_2_1"/></StgValue>
</operation>

<operation id="695" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_2 = icmp eq i64 %i_33_2_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_2"/></StgValue>
</operation>

<operation id="696" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_2, label %104, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="exitcond1_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_140 = shl i64 %i_33_2_1, 4

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="698" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="exitcond1_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="699" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_2 = phi i1 [ false, %81 ], [ true, %83 ]

]]></Node>
<StgValue><ssdm name="j_2_2_2"/></StgValue>
</operation>

<operation id="700" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_2 = phi float [ %sum_2_2_1, %81 ], [ %sum_4_2, %83 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>

<operation id="701" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="702" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_2, label %80, label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="j_2_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="704" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="j_2_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="j_2_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_60)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="706" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="j_2_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="707" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_2 = or i64 %i_2, 3

]]></Node>
<StgValue><ssdm name="i_33_2_2"/></StgValue>
</operation>

<operation id="709" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_3 = icmp eq i64 %i_33_2_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_3"/></StgValue>
</operation>

<operation id="710" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_3, label %104, label %85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond1_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_141 = shl i64 %i_33_2_2, 4

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="712" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond1_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="713" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_3 = phi i1 [ false, %85 ], [ true, %87 ]

]]></Node>
<StgValue><ssdm name="j_2_2_3"/></StgValue>
</operation>

<operation id="714" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_3 = phi float [ %sum_2_2_2, %85 ], [ %sum_4_2, %87 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>

<operation id="715" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="716" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_3, label %84, label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="j_2_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="718" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="j_2_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="j_2_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_61)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="720" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="j_2_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="721" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_3 = or i64 %i_2, 4

]]></Node>
<StgValue><ssdm name="i_33_2_3"/></StgValue>
</operation>

<operation id="723" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_4 = icmp eq i64 %i_33_2_3, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_4"/></StgValue>
</operation>

<operation id="724" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_4, label %104, label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond1_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_142 = shl i64 %i_33_2_3, 4

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="726" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond1_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="727" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_4 = phi i1 [ false, %89 ], [ true, %91 ]

]]></Node>
<StgValue><ssdm name="j_2_2_4"/></StgValue>
</operation>

<operation id="728" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_4 = phi float [ %sum_2_2_3, %89 ], [ %sum_4_2, %91 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>

<operation id="729" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="730" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_4, label %88, label %91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="j_2_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="732" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="j_2_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="j_2_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_62)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="734" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="j_2_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="735" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_4 = or i64 %i_2, 5

]]></Node>
<StgValue><ssdm name="i_33_2_4"/></StgValue>
</operation>

<operation id="737" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_5 = icmp eq i64 %i_33_2_4, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_5"/></StgValue>
</operation>

<operation id="738" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_5, label %104, label %93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond1_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_143 = shl i64 %i_33_2_4, 4

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="740" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond1_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="741" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_5 = phi i1 [ false, %93 ], [ true, %95 ]

]]></Node>
<StgValue><ssdm name="j_2_2_5"/></StgValue>
</operation>

<operation id="742" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_5 = phi float [ %sum_2_2_4, %93 ], [ %sum_4_2, %95 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_5"/></StgValue>
</operation>

<operation id="743" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="744" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_5, label %92, label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="j_2_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="746" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="j_2_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="j_2_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="748" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="j_2_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="749" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_5 = or i64 %i_2, 6

]]></Node>
<StgValue><ssdm name="i_33_2_5"/></StgValue>
</operation>

<operation id="751" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_6 = icmp eq i64 %i_33_2_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_6"/></StgValue>
</operation>

<operation id="752" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_6, label %104, label %97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond1_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_144 = shl i64 %i_33_2_5, 4

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="754" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond1_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="755" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_6 = phi i1 [ false, %97 ], [ true, %99 ]

]]></Node>
<StgValue><ssdm name="j_2_2_6"/></StgValue>
</operation>

<operation id="756" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_6 = phi float [ %sum_2_2_5, %97 ], [ %sum_4_2, %99 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_6"/></StgValue>
</operation>

<operation id="757" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="758" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_6, label %96, label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="j_2_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="760" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="j_2_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="j_2_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="762" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="j_2_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="763" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_6 = or i64 %i_2, 7

]]></Node>
<StgValue><ssdm name="i_33_2_6"/></StgValue>
</operation>

<operation id="765" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_7 = icmp eq i64 %i_33_2_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_7"/></StgValue>
</operation>

<operation id="766" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_7, label %104, label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="exitcond1_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_148 = shl i64 %i_33_2_6, 4

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="768" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="exitcond1_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="769" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_2_7 = phi i1 [ false, %101 ], [ true, %103 ]

]]></Node>
<StgValue><ssdm name="j_2_2_7"/></StgValue>
</operation>

<operation id="770" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_7 = phi float [ %sum_2_2_6, %101 ], [ %sum_4_2, %103 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_7"/></StgValue>
</operation>

<operation id="771" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="772" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_2_7, label %100, label %103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="j_2_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="774" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="j_2_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="j_2_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="776" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="j_2_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="777" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_2_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_2_7 = add i64 %i_2, 8

]]></Node>
<StgValue><ssdm name="i_33_2_7"/></StgValue>
</operation>

<operation id="779" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="780" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa_2 = phi float [ %sum_1_2, %71 ], [ %sum_2_2, %72 ], [ %sum_2_2_1, %76 ], [ %sum_2_2_2, %80 ], [ %sum_2_2_3, %84 ], [ %sum_2_2_4, %88 ], [ %sum_2_2_5, %92 ], [ %sum_2_2_6, %96 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa_2"/></StgValue>
</operation>

<operation id="781" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa_2 = phi i64 [ %inneridx_1_2, %71 ], [ %tmp_138, %72 ], [ %tmp_139, %76 ], [ %tmp_140, %80 ], [ %tmp_141, %84 ], [ %tmp_142, %88 ], [ %tmp_143, %92 ], [ %tmp_144, %96 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa_2"/></StgValue>
</operation>

<operation id="782" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa_2 = phi i2 [ %j_1_2, %71 ], [ 1, %72 ], [ 1, %76 ], [ 1, %80 ], [ 1, %84 ], [ 1, %88 ], [ 1, %92 ], [ 1, %96 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa_2"/></StgValue>
</operation>

<operation id="783" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="64">
<![CDATA[
:3  %tmp_145 = trunc i64 %inneridx_1_lcssa_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="784" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="2">
<![CDATA[
:4  %j_1_lcssa_2_cast = zext i2 %j_1_lcssa_2 to i4

]]></Node>
<StgValue><ssdm name="j_1_lcssa_2_cast"/></StgValue>
</operation>

<operation id="785" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %k_2_2 = or i4 %tmp, 3

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="786" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="4">
<![CDATA[
:6  %k_2_2_cast = zext i4 %k_2_2 to i6

]]></Node>
<StgValue><ssdm name="k_2_2_cast"/></StgValue>
</operation>

<operation id="787" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_65 = or i3 %tmp_104, 3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="788" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="3" op_0_bw="64">
<![CDATA[
:8  %tmp_146 = trunc i64 %inneridx_1_lcssa_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="789" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %sum3_3 = add i6 %tmp_145, %k_2_2_cast

]]></Node>
<StgValue><ssdm name="sum3_3"/></StgValue>
</operation>

<operation id="790" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %arrayNo_trunc = add i3 %tmp_65, %tmp_146

]]></Node>
<StgValue><ssdm name="arrayNo_trunc"/></StgValue>
</operation>

<operation id="791" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %newIndex = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum3_3, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="792" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="3">
<![CDATA[
:13  %newIndex_cast = zext i3 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="793" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_3 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="794" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="1">
<![CDATA[
:15  %A_load_3 = load float* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="795" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A1_addr_3 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A1_addr_3"/></StgValue>
</operation>

<operation id="796" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="1">
<![CDATA[
:17  %A1_load_3 = load float* %A1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A1_load_3"/></StgValue>
</operation>

<operation id="797" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A2_addr_3 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A2_addr_3"/></StgValue>
</operation>

<operation id="798" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="1">
<![CDATA[
:19  %A2_load_3 = load float* %A2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A2_load_3"/></StgValue>
</operation>

<operation id="799" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A3_addr_3 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A3_addr_3"/></StgValue>
</operation>

<operation id="800" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="1">
<![CDATA[
:21  %A3_load_3 = load float* %A3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A3_load_3"/></StgValue>
</operation>

<operation id="801" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A4_addr_3 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A4_addr_3"/></StgValue>
</operation>

<operation id="802" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="1">
<![CDATA[
:23  %A4_load_3 = load float* %A4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A4_load_3"/></StgValue>
</operation>

<operation id="803" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A5_addr_3 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A5_addr_3"/></StgValue>
</operation>

<operation id="804" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="1">
<![CDATA[
:25  %A5_load_3 = load float* %A5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A5_load_3"/></StgValue>
</operation>

<operation id="805" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A6_addr_3 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A6_addr_3"/></StgValue>
</operation>

<operation id="806" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="1">
<![CDATA[
:27  %A6_load_3 = load float* %A6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A6_load_3"/></StgValue>
</operation>

<operation id="807" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A7_addr_3 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A7_addr_3"/></StgValue>
</operation>

<operation id="808" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="1">
<![CDATA[
:29  %A7_load_3 = load float* %A7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A7_load_3"/></StgValue>
</operation>

<operation id="809" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="3" op_0_bw="2">
<![CDATA[
:31  %tmp_67 = zext i2 %j_1_lcssa_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="810" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sum6_3 = add i4 %k_2_2, %j_1_lcssa_2_cast

]]></Node>
<StgValue><ssdm name="sum6_3"/></StgValue>
</operation>

<operation id="811" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %arrayNo_trunc2 = add i3 %tmp_67, %tmp_65

]]></Node>
<StgValue><ssdm name="arrayNo_trunc2"/></StgValue>
</operation>

<operation id="812" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:34  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum6_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="813" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:35  %tmp_68 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc2, i1 %tmp_147)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="814" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_i3 = icmp eq i4 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="815" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_i3_78 = select i1 %tmp_i3, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i3_78"/></StgValue>
</operation>

<operation id="816" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_252_i2 = icmp eq i4 %tmp_68, 1

]]></Node>
<StgValue><ssdm name="tmp_252_i2"/></StgValue>
</operation>

<operation id="817" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:39  %tmp_254_i2 = icmp eq i4 %tmp_68, 2

]]></Node>
<StgValue><ssdm name="tmp_254_i2"/></StgValue>
</operation>

<operation id="818" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_253_i2 = select i1 %tmp_254_i2, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_253_i2"/></StgValue>
</operation>

<operation id="819" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %tmp_100 = or i1 %tmp_254_i2, %tmp_252_i2

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="820" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_255_i2 = select i1 %tmp_100, float %tmp_253_i2, float %tmp_i3_78

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="821" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_256_i2 = icmp eq i4 %tmp_68, 3

]]></Node>
<StgValue><ssdm name="tmp_256_i2"/></StgValue>
</operation>

<operation id="822" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:44  %tmp_258_i2 = icmp eq i4 %tmp_68, 4

]]></Node>
<StgValue><ssdm name="tmp_258_i2"/></StgValue>
</operation>

<operation id="823" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_257_i2 = select i1 %tmp_258_i2, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_257_i2"/></StgValue>
</operation>

<operation id="824" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46  %tmp_101 = or i1 %tmp_258_i2, %tmp_256_i2

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="825" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_259_i3 = select i1 %tmp_101, float %tmp_257_i2, float %tmp_255_i2

]]></Node>
<StgValue><ssdm name="tmp_259_i3"/></StgValue>
</operation>

<operation id="826" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_260_i3 = icmp eq i4 %tmp_68, 5

]]></Node>
<StgValue><ssdm name="tmp_260_i3"/></StgValue>
</operation>

<operation id="827" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:49  %tmp_262_i3 = icmp eq i4 %tmp_68, 6

]]></Node>
<StgValue><ssdm name="tmp_262_i3"/></StgValue>
</operation>

<operation id="828" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_264_i3 = icmp eq i4 %tmp_68, 7

]]></Node>
<StgValue><ssdm name="tmp_264_i3"/></StgValue>
</operation>

<operation id="829" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:54  %tmp_266_i3 = icmp eq i4 %tmp_68, -8

]]></Node>
<StgValue><ssdm name="tmp_266_i3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="830" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="3">
<![CDATA[
:11  %arrayNo = zext i3 %arrayNo_trunc to i64

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="831" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="1">
<![CDATA[
:15  %A_load_3 = load float* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="832" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="1">
<![CDATA[
:17  %A1_load_3 = load float* %A1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A1_load_3"/></StgValue>
</operation>

<operation id="833" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="1">
<![CDATA[
:19  %A2_load_3 = load float* %A2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A2_load_3"/></StgValue>
</operation>

<operation id="834" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="1">
<![CDATA[
:21  %A3_load_3 = load float* %A3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A3_load_3"/></StgValue>
</operation>

<operation id="835" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="1">
<![CDATA[
:23  %A4_load_3 = load float* %A4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A4_load_3"/></StgValue>
</operation>

<operation id="836" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="1">
<![CDATA[
:25  %A5_load_3 = load float* %A5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A5_load_3"/></StgValue>
</operation>

<operation id="837" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="1">
<![CDATA[
:27  %A6_load_3 = load float* %A6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A6_load_3"/></StgValue>
</operation>

<operation id="838" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="1">
<![CDATA[
:29  %A7_load_3 = load float* %A7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A7_load_3"/></StgValue>
</operation>

<operation id="839" st_id="102" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:30  %tmp_99 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_3, float %A1_load_3, float %A2_load_3, float %A3_load_3, float %A4_load_3, float %A5_load_3, float %A6_load_3, float %A7_load_3, i64 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="840" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_261_i3 = select i1 %tmp_262_i3, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_261_i3"/></StgValue>
</operation>

<operation id="841" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %tmp_102 = or i1 %tmp_262_i3, %tmp_260_i3

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="842" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_263_i3 = select i1 %tmp_102, float %tmp_261_i3, float %tmp_259_i3

]]></Node>
<StgValue><ssdm name="tmp_263_i3"/></StgValue>
</operation>

<operation id="843" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_265_i3 = select i1 %tmp_266_i3, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_265_i3"/></StgValue>
</operation>

<operation id="844" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:56  %tmp_108 = or i1 %tmp_266_i3, %tmp_264_i3

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="845" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_267_i3 = select i1 %tmp_108, float %tmp_265_i3, float %tmp_263_i3

]]></Node>
<StgValue><ssdm name="tmp_267_i3"/></StgValue>
</operation>

<operation id="846" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_268_i3 = icmp eq i4 %tmp_68, -7

]]></Node>
<StgValue><ssdm name="tmp_268_i3"/></StgValue>
</operation>

<operation id="847" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:59  %tmp_270_i3 = icmp eq i4 %tmp_68, -6

]]></Node>
<StgValue><ssdm name="tmp_270_i3"/></StgValue>
</operation>

<operation id="848" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_269_i3 = select i1 %tmp_270_i3, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_269_i3"/></StgValue>
</operation>

<operation id="849" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %tmp_109 = or i1 %tmp_270_i3, %tmp_268_i3

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="850" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_271_i3 = select i1 %tmp_109, float %tmp_269_i3, float %tmp_267_i3

]]></Node>
<StgValue><ssdm name="tmp_271_i3"/></StgValue>
</operation>

<operation id="851" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_272_i3 = icmp eq i4 %tmp_68, -5

]]></Node>
<StgValue><ssdm name="tmp_272_i3"/></StgValue>
</operation>

<operation id="852" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:64  %tmp_274_i3 = icmp eq i4 %tmp_68, -4

]]></Node>
<StgValue><ssdm name="tmp_274_i3"/></StgValue>
</operation>

<operation id="853" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %tmp_273_i3 = select i1 %tmp_274_i3, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_273_i3"/></StgValue>
</operation>

<operation id="854" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:66  %tmp_110 = or i1 %tmp_274_i3, %tmp_272_i3

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="855" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %tmp_275_i3 = select i1 %tmp_110, float %tmp_273_i3, float %tmp_271_i3

]]></Node>
<StgValue><ssdm name="tmp_275_i3"/></StgValue>
</operation>

<operation id="856" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:68  %tmp_276_i3 = icmp eq i4 %tmp_68, -3

]]></Node>
<StgValue><ssdm name="tmp_276_i3"/></StgValue>
</operation>

<operation id="857" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:69  %tmp_278_i3 = icmp eq i4 %tmp_68, -2

]]></Node>
<StgValue><ssdm name="tmp_278_i3"/></StgValue>
</operation>

<operation id="858" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %tmp_277_i3 = select i1 %tmp_278_i3, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_277_i3"/></StgValue>
</operation>

<operation id="859" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %tmp_111 = or i1 %tmp_278_i3, %tmp_276_i3

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="860" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %merge_i3 = select i1 %tmp_111, float %tmp_277_i3, float %tmp_275_i3

]]></Node>
<StgValue><ssdm name="merge_i3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="861" st_id="103" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_3 = fmul float %tmp_99, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="862" st_id="104" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_3 = fmul float %tmp_99, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="863" st_id="105" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_3 = fmul float %tmp_99, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="864" st_id="106" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_3 = fmul float %tmp_99, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="865" st_id="107" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_36_3 = fmul float %tmp_99, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="866" st_id="108" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="867" st_id="109" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="868" st_id="110" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="869" st_id="111" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="870" st_id="112" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="871" st_id="113" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="872" st_id="114" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="873" st_id="115" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="874" st_id="116" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sum_4_3 = fadd float %tmp_36_3, 0xBFA3F6A9E0000000

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="875" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
:75  br label %105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="876" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i64 [ 0, %104 ], [ %i_33_3_7, %134 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="877" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j_1_3 = phi i2 [ %j_1_lcssa_2, %104 ], [ 1, %134 ]

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="878" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1_3 = phi i64 [ %inneridx_1_lcssa_2, %104 ], [ %tmp_156, %134 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_3"/></StgValue>
</operation>

<operation id="879" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1_3 = phi float [ %sum_1_lcssa_2, %104 ], [ %sum_2_3_7, %134 ]

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="880" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1_3 = icmp eq i64 %i_3, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3"/></StgValue>
</operation>

<operation id="881" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_3, label %138, label %107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_149 = shl i64 %i_3, 4

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="883" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="884" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3 = phi i1 [ false, %107 ], [ true, %109 ]

]]></Node>
<StgValue><ssdm name="j_2_3"/></StgValue>
</operation>

<operation id="885" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3 = phi float [ %sum_1_3, %107 ], [ %sum_4_3, %109 ]

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>

<operation id="886" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="887" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3, label %106, label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="j_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="889" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="j_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="j_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_71)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="891" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="j_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="892" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_s = or i64 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_33_3_s"/></StgValue>
</operation>

<operation id="894" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_1 = icmp eq i64 %i_33_3_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_1"/></StgValue>
</operation>

<operation id="895" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_1, label %138, label %111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_150 = shl i64 %i_33_3_s, 4

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="897" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="898" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_1 = phi i1 [ false, %111 ], [ true, %113 ]

]]></Node>
<StgValue><ssdm name="j_2_3_1"/></StgValue>
</operation>

<operation id="899" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_1 = phi float [ %sum_2_3, %111 ], [ %sum_4_3, %113 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>

<operation id="900" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="901" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_1, label %110, label %113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="j_2_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="903" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="j_2_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="j_2_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_72)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="905" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="j_2_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="906" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_1 = or i64 %i_3, 2

]]></Node>
<StgValue><ssdm name="i_33_3_1"/></StgValue>
</operation>

<operation id="908" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_2 = icmp eq i64 %i_33_3_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_2"/></StgValue>
</operation>

<operation id="909" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_2, label %138, label %115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond1_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_151 = shl i64 %i_33_3_1, 4

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="911" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond1_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="912" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_2 = phi i1 [ false, %115 ], [ true, %117 ]

]]></Node>
<StgValue><ssdm name="j_2_3_2"/></StgValue>
</operation>

<operation id="913" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_2 = phi float [ %sum_2_3_1, %115 ], [ %sum_4_3, %117 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>

<operation id="914" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="915" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_2, label %114, label %117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="j_2_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="917" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="j_2_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="j_2_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_75)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="919" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="j_2_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="920" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_2 = or i64 %i_3, 3

]]></Node>
<StgValue><ssdm name="i_33_3_2"/></StgValue>
</operation>

<operation id="922" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_3 = icmp eq i64 %i_33_3_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_3"/></StgValue>
</operation>

<operation id="923" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_3, label %138, label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="exitcond1_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_152 = shl i64 %i_33_3_2, 4

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="925" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="exitcond1_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="926" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_3 = phi i1 [ false, %119 ], [ true, %121 ]

]]></Node>
<StgValue><ssdm name="j_2_3_3"/></StgValue>
</operation>

<operation id="927" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_3 = phi float [ %sum_2_3_2, %119 ], [ %sum_4_3, %121 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>

<operation id="928" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="929" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_3, label %118, label %121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="j_2_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="931" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="j_2_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="j_2_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="933" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="j_2_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="934" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_3 = or i64 %i_3, 4

]]></Node>
<StgValue><ssdm name="i_33_3_3"/></StgValue>
</operation>

<operation id="936" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_4 = icmp eq i64 %i_33_3_3, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_4"/></StgValue>
</operation>

<operation id="937" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_4, label %138, label %123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="exitcond1_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_153 = shl i64 %i_33_3_3, 4

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="939" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="exitcond1_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="940" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_4 = phi i1 [ false, %123 ], [ true, %125 ]

]]></Node>
<StgValue><ssdm name="j_2_3_4"/></StgValue>
</operation>

<operation id="941" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_4 = phi float [ %sum_2_3_3, %123 ], [ %sum_4_3, %125 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>

<operation id="942" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="943" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_4, label %122, label %125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="j_2_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="945" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="j_2_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="j_2_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_77)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="947" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="j_2_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="948" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_4 = or i64 %i_3, 5

]]></Node>
<StgValue><ssdm name="i_33_3_4"/></StgValue>
</operation>

<operation id="950" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_5 = icmp eq i64 %i_33_3_4, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_5"/></StgValue>
</operation>

<operation id="951" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_5, label %138, label %127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="exitcond1_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_154 = shl i64 %i_33_3_4, 4

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="953" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="exitcond1_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="954" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_5 = phi i1 [ false, %127 ], [ true, %129 ]

]]></Node>
<StgValue><ssdm name="j_2_3_5"/></StgValue>
</operation>

<operation id="955" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_5 = phi float [ %sum_2_3_4, %127 ], [ %sum_4_3, %129 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_5"/></StgValue>
</operation>

<operation id="956" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="957" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_5, label %126, label %129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="j_2_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="959" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="j_2_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="j_2_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_78)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="961" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="j_2_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="962" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_5 = or i64 %i_3, 6

]]></Node>
<StgValue><ssdm name="i_33_3_5"/></StgValue>
</operation>

<operation id="964" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_6 = icmp eq i64 %i_33_3_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_6"/></StgValue>
</operation>

<operation id="965" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_6, label %138, label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond1_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_155 = shl i64 %i_33_3_5, 4

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="967" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond1_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="968" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_6 = phi i1 [ false, %131 ], [ true, %133 ]

]]></Node>
<StgValue><ssdm name="j_2_3_6"/></StgValue>
</operation>

<operation id="969" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_6 = phi float [ %sum_2_3_5, %131 ], [ %sum_4_3, %133 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_6"/></StgValue>
</operation>

<operation id="970" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="971" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_6, label %130, label %133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="j_2_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="973" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="j_2_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="j_2_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_79)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="975" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="j_2_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="976" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_6 = or i64 %i_3, 7

]]></Node>
<StgValue><ssdm name="i_33_3_6"/></StgValue>
</operation>

<operation id="978" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_7 = icmp eq i64 %i_33_3_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_7"/></StgValue>
</operation>

<operation id="979" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_7, label %138, label %135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond1_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_156 = shl i64 %i_33_3_6, 4

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="981" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond1_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="982" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_2_3_7 = phi i1 [ false, %135 ], [ true, %137 ]

]]></Node>
<StgValue><ssdm name="j_2_3_7"/></StgValue>
</operation>

<operation id="983" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_7 = phi float [ %sum_2_3_6, %135 ], [ %sum_4_3, %137 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_7"/></StgValue>
</operation>

<operation id="984" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="985" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %j_2_3_7, label %134, label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="j_2_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="987" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="j_2_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="j_2_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_80)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="989" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="j_2_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="990" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum_2_3_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %i_33_3_7 = add i64 %i_3, 8

]]></Node>
<StgValue><ssdm name="i_33_3_7"/></StgValue>
</operation>

<operation id="992" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="993" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa_3 = phi float [ %sum_1_3, %105 ], [ %sum_2_3, %106 ], [ %sum_2_3_1, %110 ], [ %sum_2_3_2, %114 ], [ %sum_2_3_3, %118 ], [ %sum_2_3_4, %122 ], [ %sum_2_3_5, %126 ], [ %sum_2_3_6, %130 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa_3"/></StgValue>
</operation>

<operation id="994" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa_3 = phi i64 [ %inneridx_1_3, %105 ], [ %tmp_149, %106 ], [ %tmp_150, %110 ], [ %tmp_151, %114 ], [ %tmp_152, %118 ], [ %tmp_153, %122 ], [ %tmp_154, %126 ], [ %tmp_155, %130 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa_3"/></StgValue>
</operation>

<operation id="995" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa_3 = phi i2 [ %j_1_3, %105 ], [ 1, %106 ], [ 1, %110 ], [ 1, %114 ], [ 1, %118 ], [ 1, %122 ], [ 1, %126 ], [ 1, %130 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa_3"/></StgValue>
</operation>

<operation id="996" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_3 = add i5 %k, 4

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="997" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
