vendor_name = ModelSim
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/calculette_v3.cbx.xml
design_name = hard_block
design_name = ErorControlAdd
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ErorControlAdd, 1
instance = comp, \erorTotale~output\, erorTotale~output, ErorControlAdd, 1
instance = comp, \CoutAdd~input\, CoutAdd~input, ErorControlAdd, 1
instance = comp, \BSigned~input\, BSigned~input, ErorControlAdd, 1
instance = comp, \ResSigned~input\, ResSigned~input, ErorControlAdd, 1
instance = comp, \ASigned~input\, ASigned~input, ErorControlAdd, 1
instance = comp, \erorTotale~0\, erorTotale~0, ErorControlAdd, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, ErorControlAdd, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, ErorControlAdd, 1
