{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537309413602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537309413605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 19:23:33 2018 " "Processing started: Tue Sep 18 19:23:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537309413605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537309413605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM -c SM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM -c SM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537309413607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1537309414320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gauer/ENC/VHDL/trabalhomemoria-note/RAM/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gauer/ENC/VHDL/trabalhomemoria-note/RAM/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-behavioral " "Found design unit 1: single_port_ram-behavioral" {  } { { "../RAM/RAM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/RAM/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537309415140 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../RAM/RAM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/RAM/RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537309415140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537309415140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-behavioral " "Found design unit 1: SM-behavioral" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537309415143 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537309415143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537309415143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM " "Elaborating entity \"SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537309415257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state SM.vhd(59) " "VHDL Process Statement warning at SM.vhd(59): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537309415262 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_addr SM.vhd(71) " "VHDL Process Statement warning at SM.vhd(71): signal \"w_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_addr SM.vhd(76) " "VHDL Process Statement warning at SM.vhd(76): signal \"w_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_we SM.vhd(57) " "VHDL Process Statement warning at SM.vhd(57): inferring latch(es) for signal or variable \"w_we\", which holds its previous value in one or more paths through the process" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_addr SM.vhd(57) " "VHDL Process Statement warning at SM.vhd(57): inferring latch(es) for signal or variable \"w_addr\", which holds its previous value in one or more paths through the process" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state SM.vhd(57) " "VHDL Process Statement warning at SM.vhd(57): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_7seg SM.vhd(93) " "VHDL Process Statement warning at SM.vhd(93): inferring latch(es) for signal or variable \"o_7seg\", which holds its previous value in one or more paths through the process" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[0\] SM.vhd(93) " "Inferred latch for \"o_7seg\[0\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[1\] SM.vhd(93) " "Inferred latch for \"o_7seg\[1\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[2\] SM.vhd(93) " "Inferred latch for \"o_7seg\[2\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415263 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[3\] SM.vhd(93) " "Inferred latch for \"o_7seg\[3\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[4\] SM.vhd(93) " "Inferred latch for \"o_7seg\[4\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[5\] SM.vhd(93) " "Inferred latch for \"o_7seg\[5\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[6\] SM.vhd(93) " "Inferred latch for \"o_7seg\[6\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[7\] SM.vhd(93) " "Inferred latch for \"o_7seg\[7\]\" at SM.vhd(93)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.st_dec SM.vhd(57) " "Inferred latch for \"state.st_dec\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.st_inc SM.vhd(57) " "Inferred latch for \"state.st_inc\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.st_idle SM.vhd(57) " "Inferred latch for \"state.st_idle\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[0\] SM.vhd(57) " "Inferred latch for \"w_addr\[0\]\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[1\] SM.vhd(57) " "Inferred latch for \"w_addr\[1\]\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[2\] SM.vhd(57) " "Inferred latch for \"w_addr\[2\]\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[3\] SM.vhd(57) " "Inferred latch for \"w_addr\[3\]\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_we SM.vhd(57) " "Inferred latch for \"w_we\" at SM.vhd(57)" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537309415264 "|SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:MM0 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:MM0\"" {  } { { "SM.vhd" "MM0" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537309415270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_addr RAM.vhd(42) " "VHDL Process Statement warning at RAM.vhd(42): signal \"i_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM/RAM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/RAM/RAM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537309415272 "|SM|single_port_ram:MM0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_ram:MM0\|ram " "RAM logic \"single_port_ram:MM0\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../RAM/RAM.vhd" "ram" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/RAM/RAM.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1537309415779 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1537309415779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[1\] " "Latch w_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416478 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[0\] " "Latch w_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416478 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_we " "Latch w_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416478 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.st_idle_398 " "Latch state.st_idle_398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_idle_398 " "Ports D and ENA on the latch are fed by the same signal state.st_idle_398" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416478 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[2\] " "Latch w_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416478 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[3\] " "Latch w_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416479 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.st_dec_368 " "Latch state.st_dec_368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_idle_398 " "Ports D and ENA on the latch are fed by the same signal state.st_idle_398" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537309416479 ""}  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537309416479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_7seg\[7\] VCC " "Pin \"o_7seg\[7\]\" is stuck at VCC" {  } { { "SM.vhd" "" { Text "/home/gauer/ENC/VHDL/trabalhomemoria-note/SM/SM.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537309416531 "|SM|o_7seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537309416531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1537309416820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537309417358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537309417358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537309417516 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537309417516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537309417516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537309417516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537309417568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 19:23:37 2018 " "Processing ended: Tue Sep 18 19:23:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537309417568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537309417568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537309417568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537309417568 ""}
