{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574192021551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574192021552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 20:33:41 2019 " "Processing started: Tue Nov 19 20:33:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574192021552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192021552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192021552 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1574192022354 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkctrl_main.qsys " "Elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574192035392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:00 Progress: Loading fpga/clkctrl_main.qsys " "2019.11.19.20:34:00 Progress: Loading fpga/clkctrl_main.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192040986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:01 Progress: Reading input file " "2019.11.19.20:34:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192041749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:01 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\] " "2019.11.19.20:34:01 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192041914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:03 Progress: Parameterizing module altclkctrl_0 " "2019.11.19.20:34:03 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192043327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:03 Progress: Building connections " "2019.11.19.20:34:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192043330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:03 Progress: Parameterizing connections " "2019.11.19.20:34:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192043331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:03 Progress: Validating " "2019.11.19.20:34:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192043373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:04 Progress: Done reading input file " "2019.11.19.20:34:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192044513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:04 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E. " "2019.11.19.20:34:04 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192044669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.19.20:34:04 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2019.11.19.20:34:04 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192044670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH " "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192045722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192046130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192046569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files " "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192046569 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkctrl_main.qsys " "Finished elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574192047304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trx " "Found entity 1: trx" {  } { { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192047430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192047430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-counter_arch " "Found design unit 1: clkdiv-counter_arch" {  } { { "counter.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048028 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "counter.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_dac-SYN " "Found design unit 1: pll_dac-SYN" {  } { { "pll_dac.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/pll_dac.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048029 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/pll_dac.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac5672_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac5672_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac5672_interface-dac5672_interface_arch " "Found design unit 1: dac5672_interface-dac5672_interface_arch" {  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048043 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac5672_interface " "Found entity 1: dac5672_interface" {  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048043 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or an identifier (\"then\" is a reserved keyword), or  unary operator agc.vhd(97) " "VHDL syntax error at agc.vhd(97) near text \"then\";  expecting \"(\", or an identifier (\"then\" is a reserved keyword), or  unary operator" {  } { { "agc.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/agc.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048044 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" agc.vhd(295) " "VHDL syntax error at agc.vhd(295) near text \"if\";  expecting \"process\"" {  } { { "agc.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/agc.vhd" 295 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048045 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "tx_rx_agc_bypass agc.vhd(307) " "Ignored construct tx_rx_agc_bypass at agc.vhd(307) due to previous errors" {  } { { "agc.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/agc.vhd" 307 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574192048045 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "post_agc_rx_filt agc.vhd(338) " "Ignored construct post_agc_rx_filt at agc.vhd(338) due to previous errors" {  } { { "agc.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/agc.vhd" 338 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574192048045 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "post_agc_filt agc.vhd(910) " "Ignored construct post_agc_filt at agc.vhd(910) due to previous errors" {  } { { "agc.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/agc.vhd" 910 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574192048046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file agc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_rx_clock_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_rx_clock_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_clock_mux-clock_mux_arch " "Found design unit 1: tx_rx_clock_mux-clock_mux_arch" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048048 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_clock_mux " "Found entity 1: tx_rx_clock_mux" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cw_tonegen.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cw_tonegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cw_nco-nco_arch " "Found design unit 1: cw_nco-nco_arch" {  } { { "cw_tonegen.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 secondtone_nco-nco_arch " "Found design unit 2: secondtone_nco-nco_arch" {  } { { "cw_tonegen.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tonesum-sum_arch " "Found design unit 3: tonesum-sum_arch" {  } { { "cw_tonegen.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048050 ""} { "Info" "ISGN_ENTITY_NAME" "1 cw_nco " "Found entity 1: cw_nco" {  } { { "cw_tonegen.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048050 ""} { "Info" "ISGN_ENTITY_NAME" "2 secondtone_nco " "Found entity 2: secondtone_nco" {  } { { "cw_tonegen.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048050 ""} { "Info" "ISGN_ENTITY_NAME" "3 tonesum " "Found entity 3: tonesum" {  } { { "cw_tonegen.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tonegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tonegen " "Found entity 1: tonegen" {  } { { "tonegen.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tonegen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cw_costable_raw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cw_costable_raw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cw_costable_raw-SYN " "Found design unit 1: cw_costable_raw-SYN" {  } { { "cw_costable_raw.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048068 ""} { "Info" "ISGN_ENTITY_NAME" "1 cw_costable_raw " "Found entity 1: cw_costable_raw" {  } { { "cw_costable_raw.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moddemod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moddemod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 moddemod " "Found entity 1: moddemod" {  } { { "moddemod.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/moddemod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_nco_weaver.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mix_nco_weaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_audio_mix-audio_arch " "Found design unit 1: rx_audio_mix-audio_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weaver_mixsum-mixsum_arch " "Found design unit 2: weaver_mixsum-mixsum_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 weaver_nco-nco_arch " "Found design unit 3: weaver_nco-nco_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_audio_mix " "Found entity 1: rx_audio_mix" {  } { { "mix_nco_weaver.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""} { "Info" "ISGN_ENTITY_NAME" "2 weaver_mixsum " "Found entity 2: weaver_mixsum" {  } { { "mix_nco_weaver.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""} { "Info" "ISGN_ENTITY_NAME" "3 weaver_nco " "Found entity 3: weaver_nco" {  } { { "mix_nco_weaver.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amsqrt-SYN " "Found design unit 1: amsqrt-SYN" {  } { { "amsqrt.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/amsqrt.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""} { "Info" "ISGN_ENTITY_NAME" "1 amsqrt " "Found entity 1: amsqrt" {  } { { "amsqrt.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/amsqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_cos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weaver_cos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weaver_cos-SYN " "Found design unit 1: weaver_cos-SYN" {  } { { "weaver_cos.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048096 ""} { "Info" "ISGN_ENTITY_NAME" "1 weaver_cos " "Found entity 1: weaver_cos" {  } { { "weaver_cos.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weaver_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weaver_sin-SYN " "Found design unit 1: weaver_sin-SYN" {  } { { "weaver_sin.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048096 ""} { "Info" "ISGN_ENTITY_NAME" "1 weaver_sin " "Found entity 1: weaver_sin" {  } { { "weaver_sin.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.vhd 4 2 " "Found 4 design units, including 2 entities, in source file i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_bridge-arch " "Found design unit 1: i2c_bridge-arch" {  } { { "i2c_slave.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048106 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i2c_slave-i2c_slave_arch " "Found design unit 2: i2c_slave-i2c_slave_arch" {  } { { "i2c_slave.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048106 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_bridge " "Found entity 1: i2c_bridge" {  } { { "i2c_slave.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048106 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_slave " "Found entity 2: i2c_slave" {  } { { "i2c_slave.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup.vhd 4 2 " "Found 4 design units, including 2 entities, in source file setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_interface-setup_arch " "Found design unit 1: setup_interface-setup_arch" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048112 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io_select-select_arch " "Found design unit 2: io_select-select_arch" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048112 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_interface " "Found entity 1: setup_interface" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048112 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_select " "Found entity 2: io_select" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_nco.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rf_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_nco2-nco_arch " "Found design unit 1: rf_nco2-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/rf_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf_nco-nco_arch " "Found design unit 2: rf_nco-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/rf_nco.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048118 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_nco2 " "Found entity 1: rf_nco2" {  } { { "rf_nco.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/rf_nco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048118 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf_nco " "Found entity 2: rf_nco" {  } { { "rf_nco.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/rf_nco.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlv320aic20k_interface.vhd 4 2 " "Found 4 design units, including 2 entities, in source file tlv320aic20k_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLV320AIC20K_interface-Codec_ctrl " "Found design unit 1: TLV320AIC20K_interface-Codec_ctrl" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TLV320AIC20K_intf_noI2C-Codec_ctrl " "Found design unit 2: TLV320AIC20K_intf_noI2C-Codec_ctrl" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048119 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLV320AIC20K_interface " "Found entity 1: TLV320AIC20K_interface" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048119 ""} { "Info" "ISGN_ENTITY_NAME" "2 TLV320AIC20K_intf_noI2C " "Found entity 2: TLV320AIC20K_intf_noI2C" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7760_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad7760_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad7760_interface-ad7760_interface_arch " "Found design unit 1: ad7760_interface-ad7760_interface_arch" {  } { { "ad7760_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048125 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad7760_interface " "Found entity 1: ad7760_interface" {  } { { "ad7760_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downmix_decimation.vhd 4 2 " "Found 4 design units, including 2 entities, in source file downmix_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_dec-down_dec_arch " "Found design unit 1: down_dec-down_dec_arch" {  } { { "downmix_decimation.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048142 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 down_dec_old-down_dec_arch " "Found design unit 2: down_dec_old-down_dec_arch" {  } { { "downmix_decimation.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048142 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_dec " "Found entity 1: down_dec" {  } { { "downmix_decimation.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048142 ""} { "Info" "ISGN_ENTITY_NAME" "2 down_dec_old " "Found entity 2: down_dec_old" {  } { { "downmix_decimation.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_DACB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_DACB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_dacb-SYN " "Found design unit 1: cos_dacb-SYN" {  } { { "cos_DACB.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048143 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_DACB " "Found entity 1: cos_DACB" {  } { { "cos_DACB.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_DACB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_DACB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_dacb-SYN " "Found design unit 1: sin_dacb-SYN" {  } { { "sin_DACB.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048144 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_DACB " "Found entity 1: sin_DACB" {  } { { "sin_DACB.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_DACA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_DACA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_daca-SYN " "Found design unit 1: cos_daca-SYN" {  } { { "cos_DACA.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048145 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_DACA " "Found entity 1: cos_DACA" {  } { { "cos_DACA.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.vhd 14 7 " "Found 14 design units, including 7 entities, in source file audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomux_sp-mux_arch " "Found design unit 1: audiomux_sp-mux_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 squelch-sq_arch " "Found design unit 2: squelch-sq_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audiomux_tx-mux_arch " "Found design unit 3: audiomux_tx-mux_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 rx_audio_antialias_lpf-antialias_arch " "Found design unit 4: rx_audio_antialias_lpf-antialias_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 audio_filt-filter_arch " "Found design unit 5: audio_filt-filter_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 audio_filt_bypass-filter_arch " "Found design unit 6: audio_filt_bypass-filter_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 744 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 audio_mux_source-mux_arch " "Found design unit 7: audio_mux_source-mux_arch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomux_sp " "Found entity 1: audiomux_sp" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "2 squelch " "Found entity 2: squelch" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "3 audiomux_tx " "Found entity 3: audiomux_tx" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_audio_antialias_lpf " "Found entity 4: rx_audio_antialias_lpf" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_filt " "Found entity 5: audio_filt" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_filt_bypass " "Found entity 6: audio_filt_bypass" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_mux_source " "Found entity 7: audio_mux_source" {  } { { "audio.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/audio.vhd" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_channel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_channel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filt_channel-filter_arch " "Found design unit 1: fir_filt_channel-filter_arch" {  } { { "fir_channel.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/fir_channel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048183 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filt_channel " "Found entity 1: fir_filt_channel" {  } { { "fir_channel.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/fir_channel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_b-SYN " "Found design unit 1: pll_b-SYN" {  } { { "pll_b.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/pll_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048185 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_b " "Found entity 1: pll_b" {  } { { "pll_b.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/pll_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_tx_mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file weaver_tx_mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 weaver_tx_mult " "Found entity 1: weaver_tx_mult" {  } { { "weaver_tx_mult.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_weaver_tx.vhd 8 4 " "Found 8 design units, including 4 entities, in source file mix_weaver_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_synchbuff-synchbuff_arch " "Found design unit 1: tx_synchbuff-synchbuff_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weaver_tx_mixsum-mixsum_arch " "Found design unit 2: weaver_tx_mixsum-mixsum_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LO_select-select_arch " "Found design unit 3: LO_select-select_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mod_clock_mux-clock_mux_arch " "Found design unit 4: mod_clock_mux-clock_mux_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_synchbuff " "Found entity 1: tx_synchbuff" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_ENTITY_NAME" "2 weaver_tx_mixsum " "Found entity 2: weaver_tx_mixsum" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_ENTITY_NAME" "3 LO_select " "Found entity 3: LO_select" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""} { "Info" "ISGN_ENTITY_NAME" "4 mod_clock_mux " "Found entity 4: mod_clock_mux" {  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_upsample.vhd 6 3 " "Found 6 design units, including 3 entities, in source file tx_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_upsample_bypass-bypass_arch " "Found design unit 1: tx_upsample_bypass-bypass_arch" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048221 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_upsample1-filter_arch " "Found design unit 2: tx_upsample1-filter_arch" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048221 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tx_upsample2-filter_arch " "Found design unit 3: tx_upsample2-filter_arch" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048221 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_upsample_bypass " "Found entity 1: tx_upsample_bypass" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048221 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_upsample1 " "Found entity 2: tx_upsample1" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048221 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_upsample2 " "Found entity 3: tx_upsample2" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txmult-SYN " "Found design unit 1: txmult-SYN" {  } { { "txmult.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/txmult.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048222 ""} { "Info" "ISGN_ENTITY_NAME" "1 txmult " "Found entity 1: txmult" {  } { { "txmult.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/txmult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_arch " "Found design unit 1: uart-uart_arch" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048228 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "control_interface.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/control_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_select-select_arch " "Found design unit 1: clk_select-select_arch" {  } { { "clock_select.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/clock_select.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048236 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_select " "Found entity 1: clk_select" {  } { { "clock_select.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/clock_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_DACA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_DACA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_daca-SYN " "Found design unit 1: sin_daca-SYN" {  } { { "sin_DACA.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048237 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_DACA " "Found entity 1: sin_DACA" {  } { { "sin_DACA.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atantableIQ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atantableIQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atantableiq-SYN " "Found design unit 1: atantableiq-SYN" {  } { { "atantableIQ.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/atantableIQ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048237 ""} { "Info" "ISGN_ENTITY_NAME" "1 atantableIQ " "Found entity 1: atantableIQ" {  } { { "atantableIQ.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/atantableIQ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_blocks.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fm_blocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atan_addr_trunk-trunk_arch " "Found design unit 1: atan_addr_trunk-trunk_arch" {  } { { "fm_blocks.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 differentiator-diff_arch1 " "Found design unit 2: differentiator-diff_arch1" {  } { { "fm_blocks.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048251 ""} { "Info" "ISGN_ENTITY_NAME" "1 atan_addr_trunk " "Found entity 1: atan_addr_trunk" {  } { { "fm_blocks.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048251 ""} { "Info" "ISGN_ENTITY_NAME" "2 differentiator " "Found entity 2: differentiator" {  } { { "fm_blocks.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-arch " "Found design unit 1: i2s_master-arch" {  } { { "i2s.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2s.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048254 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "i2s.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiseblanker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noiseblanker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noise_blanker-nb_arch " "Found design unit 1: noise_blanker-nb_arch" {  } { { "noiseblanker.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/noiseblanker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048259 ""} { "Info" "ISGN_ENTITY_NAME" "1 noise_blanker " "Found entity 1: noise_blanker" {  } { { "noiseblanker.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/noiseblanker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/clkctrl_main.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkctrl_main/clkctrl_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main " "Found entity 1: clkctrl_main" {  } { { "db/ip/clkctrl_main/clkctrl_main.v" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/clkctrl_main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main_altclkctrl_0_sub " "Found entity 1: clkctrl_main_altclkctrl_0_sub" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048464 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_main_altclkctrl_0 " "Found entity 2: clkctrl_main_altclkctrl_0" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574192048464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1202 " "Peak virtual memory: 1202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574192048663 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 19 20:34:08 2019 " "Processing ended: Tue Nov 19 20:34:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574192048663 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574192048663 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574192048663 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192048663 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574192049043 ""}
