ARM GAS  /tmp/cc7aO6up.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hw_spi2.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI2_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/hw_spi2.c"
   1:Core/Src/hw_spi2.c **** /* USER CODE BEGIN Header */
   2:Core/Src/hw_spi2.c **** /**
   3:Core/Src/hw_spi2.c ****   ******************************************************************************
   4:Core/Src/hw_spi2.c ****   * @file           : main.c
   5:Core/Src/hw_spi2.c ****   * @brief          : Main program body
   6:Core/Src/hw_spi2.c ****   ******************************************************************************
   7:Core/Src/hw_spi2.c ****   * @attention
   8:Core/Src/hw_spi2.c ****   *
   9:Core/Src/hw_spi2.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/hw_spi2.c ****   * All rights reserved.</center></h2>
  11:Core/Src/hw_spi2.c ****   *
  12:Core/Src/hw_spi2.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/hw_spi2.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/hw_spi2.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/hw_spi2.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/hw_spi2.c ****   *
  17:Core/Src/hw_spi2.c ****   ******************************************************************************
  18:Core/Src/hw_spi2.c ****   */
  19:Core/Src/hw_spi2.c **** /* USER CODE END Header */
  20:Core/Src/hw_spi2.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/hw_spi2.c **** #include "hw_spi2.h"
  22:Core/Src/hw_spi2.c **** 
  23:Core/Src/hw_spi2.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/hw_spi2.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/hw_spi2.c **** 
  26:Core/Src/hw_spi2.c **** /* USER CODE END Includes */
  27:Core/Src/hw_spi2.c **** 
  28:Core/Src/hw_spi2.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/hw_spi2.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/hw_spi2.c **** 
  31:Core/Src/hw_spi2.c **** /* USER CODE END PTD */
  32:Core/Src/hw_spi2.c **** 
ARM GAS  /tmp/cc7aO6up.s 			page 2


  33:Core/Src/hw_spi2.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/hw_spi2.c **** /* USER CODE BEGIN PD */
  35:Core/Src/hw_spi2.c **** /* USER CODE END PD */
  36:Core/Src/hw_spi2.c **** 
  37:Core/Src/hw_spi2.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/hw_spi2.c **** /* USER CODE BEGIN PM */
  39:Core/Src/hw_spi2.c **** 
  40:Core/Src/hw_spi2.c **** /* USER CODE END PM */
  41:Core/Src/hw_spi2.c **** 
  42:Core/Src/hw_spi2.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/hw_spi2.c **** 
  44:Core/Src/hw_spi2.c **** 
  45:Core/Src/hw_spi2.c **** SPI_HandleTypeDef hspi2;
  46:Core/Src/hw_spi2.c **** 
  47:Core/Src/hw_spi2.c **** /**
  48:Core/Src/hw_spi2.c ****   * @brief SPI2 Initialization Function
  49:Core/Src/hw_spi2.c ****   * @param None
  50:Core/Src/hw_spi2.c ****   * @retval None
  51:Core/Src/hw_spi2.c ****   */
  52:Core/Src/hw_spi2.c **** void MX_SPI2_Init(void)
  53:Core/Src/hw_spi2.c **** {
  27              		.loc 1 53 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  54:Core/Src/hw_spi2.c **** 
  55:Core/Src/hw_spi2.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  56:Core/Src/hw_spi2.c **** 
  57:Core/Src/hw_spi2.c ****   /* USER CODE END SPI2_Init 0 */
  58:Core/Src/hw_spi2.c **** 
  59:Core/Src/hw_spi2.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  60:Core/Src/hw_spi2.c **** 
  61:Core/Src/hw_spi2.c ****   /* USER CODE END SPI2_Init 1 */
  62:Core/Src/hw_spi2.c ****   /* SPI2 parameter configuration*/
  63:Core/Src/hw_spi2.c ****   hspi2.Instance = SPI2;
  36              		.loc 1 63 3 view .LVU1
  37              		.loc 1 63 18 is_stmt 0 view .LVU2
  38 0002 0D48     		ldr	r0, .L5
  39 0004 0D4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  64:Core/Src/hw_spi2.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 64 3 is_stmt 1 view .LVU3
  42              		.loc 1 64 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  65:Core/Src/hw_spi2.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 65 3 is_stmt 1 view .LVU5
  46              		.loc 1 65 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  66:Core/Src/hw_spi2.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 66 3 is_stmt 1 view .LVU7
ARM GAS  /tmp/cc7aO6up.s 			page 3


  50              		.loc 1 66 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  67:Core/Src/hw_spi2.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 67 3 is_stmt 1 view .LVU9
  53              		.loc 1 67 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  68:Core/Src/hw_spi2.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 68 3 is_stmt 1 view .LVU11
  56              		.loc 1 68 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  69:Core/Src/hw_spi2.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 69 3 is_stmt 1 view .LVU13
  59              		.loc 1 69 18 is_stmt 0 view .LVU14
  60 0018 4FF40072 		mov	r2, #512
  61 001c 8261     		str	r2, [r0, #24]
  70:Core/Src/hw_spi2.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  62              		.loc 1 70 3 is_stmt 1 view .LVU15
  63              		.loc 1 70 32 is_stmt 0 view .LVU16
  64 001e C361     		str	r3, [r0, #28]
  71:Core/Src/hw_spi2.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  65              		.loc 1 71 3 is_stmt 1 view .LVU17
  66              		.loc 1 71 23 is_stmt 0 view .LVU18
  67 0020 0362     		str	r3, [r0, #32]
  72:Core/Src/hw_spi2.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  68              		.loc 1 72 3 is_stmt 1 view .LVU19
  69              		.loc 1 72 21 is_stmt 0 view .LVU20
  70 0022 4362     		str	r3, [r0, #36]
  73:Core/Src/hw_spi2.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  71              		.loc 1 73 3 is_stmt 1 view .LVU21
  72              		.loc 1 73 29 is_stmt 0 view .LVU22
  73 0024 8362     		str	r3, [r0, #40]
  74:Core/Src/hw_spi2.c ****   hspi2.Init.CRCPolynomial = 10;
  74              		.loc 1 74 3 is_stmt 1 view .LVU23
  75              		.loc 1 74 28 is_stmt 0 view .LVU24
  76 0026 0A23     		movs	r3, #10
  77 0028 C362     		str	r3, [r0, #44]
  75:Core/Src/hw_spi2.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  78              		.loc 1 75 3 is_stmt 1 view .LVU25
  79              		.loc 1 75 7 is_stmt 0 view .LVU26
  80 002a FFF7FEFF 		bl	HAL_SPI_Init
  81              	.LVL0:
  82              		.loc 1 75 6 view .LVU27
  83 002e 00B9     		cbnz	r0, .L4
  84              	.L1:
  76:Core/Src/hw_spi2.c ****   {
  77:Core/Src/hw_spi2.c ****     Error_Handler();
  78:Core/Src/hw_spi2.c ****   }
  79:Core/Src/hw_spi2.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  80:Core/Src/hw_spi2.c **** 
  81:Core/Src/hw_spi2.c ****   /* USER CODE END SPI2_Init 2 */
  82:Core/Src/hw_spi2.c **** 
  83:Core/Src/hw_spi2.c **** }
  85              		.loc 1 83 1 view .LVU28
  86 0030 08BD     		pop	{r3, pc}
  87              	.L4:
  88              	.LBB2:
  77:Core/Src/hw_spi2.c ****   }
ARM GAS  /tmp/cc7aO6up.s 			page 4


  89              		.loc 1 77 5 is_stmt 1 view .LVU29
  90 0032 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              	.LBE2:
  93              		.loc 1 83 1 is_stmt 0 view .LVU30
  94 0036 FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0038 00000000 		.word	.LANCHOR0
  99 003c 00380040 		.word	1073756160
 100              		.cfi_endproc
 101              	.LFE65:
 103              		.global	hspi2
 104              		.section	.bss.hspi2,"aw",%nobits
 105              		.align	2
 106              		.set	.LANCHOR0,. + 0
 109              	hspi2:
 110 0000 00000000 		.space	88
 110      00000000 
 110      00000000 
 110      00000000 
 110      00000000 
 111              		.text
 112              	.Letext0:
 113              		.file 2 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 114              		.file 3 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 115              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 116              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 117              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 118              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
ARM GAS  /tmp/cc7aO6up.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_spi2.c
     /tmp/cc7aO6up.s:18     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cc7aO6up.s:24     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cc7aO6up.s:98     .text.MX_SPI2_Init:0000000000000038 $d
     /tmp/cc7aO6up.s:109    .bss.hspi2:0000000000000000 hspi2
     /tmp/cc7aO6up.s:105    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
