INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:26:17 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.241ns  (required time - arrival time)
  Source:                 Buffer_4/oehb1/data_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_B/loadQ/addrQ_8_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 1.730ns (25.431%)  route 5.073ns (74.569%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 5.262 - 4.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4404, unset)         1.446     1.446    Buffer_4/oehb1/clk
    SLICE_X16Y133        FDCE                                         r  Buffer_4/oehb1/data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDCE (Prop_fdce_C_Q)         0.308     1.754 r  Buffer_4/oehb1/data_reg_reg[13]/Q
                         net (fo=24, routed)          0.486     2.240    add_20/Q[13]
    SLICE_X19Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.606 r  add_20/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.606    add_20/data_reg_reg[16]_i_2_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.664 r  add_20/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.664    add_20/data_reg_reg[20]_i_2_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.722 r  add_20/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.722    add_20/data_reg_reg[24]_i_2_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.935 f  add_20/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, routed)           0.413     3.348    add_20/add_20_dataOutArray_0[26]
    SLICE_X18Y134        LUT2 (Prop_lut2_I0_O)        0.152     3.500 r  add_20/dataOutArray[0]__0_i_7/O
                         net (fo=1, routed)           0.000     3.500    icmp_21/full_reg_i_2__15[1]
    SLICE_X18Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.810 f  icmp_21/dataOutArray[0]__0_i_2/CO[3]
                         net (fo=10, routed)          0.711     4.521    start_0/startBuff/oehb1/data_reg_reg[0][0]
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.053     4.574 r  start_0/startBuff/oehb1/dataOutArray[0]__0_i_1/O
                         net (fo=2, routed)           0.366     4.940    phi_n24/tehb1/tehb_data_in[0]
    SLICE_X18Y142        LUT3 (Prop_lut3_I1_O)        0.053     4.993 r  phi_n24/tehb1/dataOutArray[0]__0/O
                         net (fo=20, routed)          0.931     5.924    fork_2/generateBlocks[1].regblock/phi_n24_dataOutArray_0[0]
    SLICE_X36Y144        LUT6 (Prop_lut6_I2_O)        0.053     5.977 r  fork_2/generateBlocks[1].regblock/tail[3]_i_3/O
                         net (fo=90, routed)          0.738     6.715    c_LSQ_B/loadQ/GA_io_storePortsEnable_0
    SLICE_X44Y152        LUT2 (Prop_lut2_I1_O)        0.053     6.768 f  c_LSQ_B/loadQ/allocatedEntries_13_i_2/O
                         net (fo=43, routed)          0.905     7.674    c_LSQ_B/loadQ/allocatedEntries_13_i_2_n_0
    SLICE_X54Y162        LUT6 (Prop_lut6_I5_O)        0.053     7.727 r  c_LSQ_B/loadQ/addrQ_8[31]_i_1/O
                         net (fo=32, routed)          0.522     8.249    c_LSQ_B/loadQ/addrQ_8
    SLICE_X54Y164        FDRE                                         r  c_LSQ_B/loadQ/addrQ_8_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4404, unset)         1.262     5.262    c_LSQ_B/loadQ/clk
    SLICE_X54Y164        FDRE                                         r  c_LSQ_B/loadQ/addrQ_8_reg[19]/C
                         clock pessimism              0.000     5.262    
                         clock uncertainty           -0.035     5.227    
    SLICE_X54Y164        FDRE (Setup_fdre_C_CE)      -0.219     5.008    c_LSQ_B/loadQ/addrQ_8_reg[19]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 -3.241    




