{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 761, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0009859836427494884, "power__switching__total": 0.001101115019991994, "power__leakage__total": 5.126607138805639e-09, "power__total": 0.002087103668600321, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.005923, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.005923, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.328544, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.597089, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 18, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.009575, "clock__skew__worst_setup": 0.009575, "timing__hold__ws": 0.112852, "timing__setup__ws": -0.617196, "timing__hold__tns": 0.0, "timing__setup__tns": -34.980194, "timing__hold__wns": 0.0, "timing__setup__wns": -0.617196, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 108, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 96.05 106.77", "design__core__bbox": "5.52 10.88 90.16 95.2", "design__io": 127, "design__die__area": 10255.3, "design__core__area": 7136.84, "design__instance__area": 5636.66, "design__instance__count__stdcell": 761, "design__instance__area__stdcell": 5636.66, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.789797, "design__instance__utilization__stdcell": 0.789797, "floorplan__design__io": 125, "design__io__hpwl": 3964628, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13926.8, "design__violations": 0, "design__instance__count__setup_buffer": 6, "design__instance__count__hold_buffer": 9, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 744, "route__net__special": 2, "route__drc_errors__iter:1": 543, "route__wirelength__iter:1": 15677, "route__drc_errors__iter:2": 457, "route__wirelength__iter:2": 15582, "route__drc_errors__iter:3": 360, "route__wirelength__iter:3": 15601, "route__drc_errors__iter:4": 130, "route__wirelength__iter:4": 15588, "route__drc_errors__iter:5": 29, "route__wirelength__iter:5": 15563, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 15565, "route__drc_errors": 0, "route__wirelength": 15565, "route__vias": 5042, "route__vias__singlecut": 5042, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 148.24, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.009745, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.009745, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.681253, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.524131, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -11.523469, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.524131, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 36, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.004847, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.004847, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.115737, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.797201, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.005834, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.005834, "timing__hold__ws__corner:min_tt_025C_1v80": 0.324731, "timing__setup__ws__corner:min_tt_025C_1v80": 2.630757, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.009575, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.009575, "timing__hold__ws__corner:min_ss_100C_1v60": 0.689463, "timing__setup__ws__corner:min_ss_100C_1v60": -0.433732, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -8.969687, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.433732, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 36, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.004825, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.004825, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.112852, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.82092, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.006602, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.006602, "timing__hold__ws__corner:max_tt_025C_1v80": 0.332799, "timing__setup__ws__corner:max_tt_025C_1v80": 2.55892, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.010822, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.010822, "timing__hold__ws__corner:max_ss_100C_1v60": 0.672412, "timing__setup__ws__corner:max_ss_100C_1v60": -0.617196, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -14.487038, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.617196, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 36, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.005393, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.005393, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.118679, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.772009, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79838, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000545031, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00162162, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000545, "ir__drop__worst": 0.00162, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}