ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_Base_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_Base_MspInit:
  26              	.LVL0:
  27              	.LFB67:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 2


  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  72:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  78:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  81:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  82:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  88:Core/Src/tim.c ****   {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 3


  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
  96:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 107:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****     Error_Handler();
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 114:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c **** }
 117:Core/Src/tim.c **** /* TIM2 init function */
 118:Core/Src/tim.c **** void MX_TIM2_Init(void)
 119:Core/Src/tim.c **** {
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 126:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 127:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 132:Core/Src/tim.c ****   htim2.Instance = TIM2;
 133:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 134:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 135:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 136:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 137:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 138:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 143:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 4


 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 152:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 153:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****     Error_Handler();
 156:Core/Src/tim.c ****   }
 157:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 158:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 159:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 160:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 161:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****     Error_Handler();
 164:Core/Src/tim.c ****   }
 165:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 166:Core/Src/tim.c ****   {
 167:Core/Src/tim.c ****     Error_Handler();
 168:Core/Src/tim.c ****   }
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 172:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c **** }
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 177:Core/Src/tim.c **** {
  28              		.loc 1 177 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 177 1 is_stmt 0 view .LVU1
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  37              		.loc 1 179 3 is_stmt 1 view .LVU2
  38              		.loc 1 179 20 is_stmt 0 view .LVU3
  39 0002 0368     		ldr	r3, [r0]
  40              		.loc 1 179 5 view .LVU4
  41 0004 0F4A     		ldr	r2, .L7
  42 0006 9342     		cmp	r3, r2
  43 0008 04D0     		beq	.L5
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 184:Core/Src/tim.c ****     /* TIM1 clock enable */
 185:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 5


 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 189:Core/Src/tim.c ****   }
 190:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  44              		.loc 1 190 8 is_stmt 1 view .LVU5
  45              		.loc 1 190 10 is_stmt 0 view .LVU6
  46 000a B3F1804F 		cmp	r3, #1073741824
  47 000e 0CD0     		beq	.L6
  48              	.L1:
 191:Core/Src/tim.c ****   {
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 195:Core/Src/tim.c ****     /* TIM2 clock enable */
 196:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 200:Core/Src/tim.c ****   }
 201:Core/Src/tim.c **** }
  49              		.loc 1 201 1 view .LVU7
  50 0010 02B0     		add	sp, sp, #8
  51              	.LCFI1:
  52              		.cfi_remember_state
  53              		.cfi_def_cfa_offset 0
  54              		@ sp needed
  55 0012 7047     		bx	lr
  56              	.L5:
  57              	.LCFI2:
  58              		.cfi_restore_state
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  59              		.loc 1 185 5 is_stmt 1 view .LVU8
  60              	.LBB2:
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  61              		.loc 1 185 5 view .LVU9
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  62              		.loc 1 185 5 view .LVU10
  63 0014 0C4B     		ldr	r3, .L7+4
  64 0016 9A69     		ldr	r2, [r3, #24]
  65 0018 42F40062 		orr	r2, r2, #2048
  66 001c 9A61     		str	r2, [r3, #24]
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  67              		.loc 1 185 5 view .LVU11
  68 001e 9B69     		ldr	r3, [r3, #24]
  69 0020 03F40063 		and	r3, r3, #2048
  70 0024 0093     		str	r3, [sp]
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  71              		.loc 1 185 5 view .LVU12
  72 0026 009B     		ldr	r3, [sp]
  73              	.LBE2:
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  74              		.loc 1 185 5 view .LVU13
  75 0028 F2E7     		b	.L1
  76              	.L6:
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  77              		.loc 1 196 5 view .LVU14
  78              	.LBB3:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 6


 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  79              		.loc 1 196 5 view .LVU15
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  80              		.loc 1 196 5 view .LVU16
  81 002a 03F50433 		add	r3, r3, #135168
  82 002e DA69     		ldr	r2, [r3, #28]
  83 0030 42F00102 		orr	r2, r2, #1
  84 0034 DA61     		str	r2, [r3, #28]
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  85              		.loc 1 196 5 view .LVU17
  86 0036 DB69     		ldr	r3, [r3, #28]
  87 0038 03F00103 		and	r3, r3, #1
  88 003c 0193     		str	r3, [sp, #4]
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  89              		.loc 1 196 5 view .LVU18
  90 003e 019B     		ldr	r3, [sp, #4]
  91              	.LBE3:
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  92              		.loc 1 196 5 discriminator 1 view .LVU19
  93              		.loc 1 201 1 is_stmt 0 view .LVU20
  94 0040 E6E7     		b	.L1
  95              	.L8:
  96 0042 00BF     		.align	2
  97              	.L7:
  98 0044 002C0140 		.word	1073818624
  99 0048 00100240 		.word	1073876992
 100              		.cfi_endproc
 101              	.LFE67:
 103              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_TIM_MspPostInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_TIM_MspPostInit:
 111              	.LVL1:
 112              	.LFB68:
 202:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 203:Core/Src/tim.c **** {
 113              		.loc 1 203 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 24
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 203 1 is_stmt 0 view .LVU22
 118 0000 00B5     		push	{lr}
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
 122 0002 87B0     		sub	sp, sp, #28
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 32
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 125              		.loc 1 205 3 is_stmt 1 view .LVU23
 126              		.loc 1 205 20 is_stmt 0 view .LVU24
 127 0004 0023     		movs	r3, #0
 128 0006 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 7


 129 0008 0393     		str	r3, [sp, #12]
 130 000a 0493     		str	r3, [sp, #16]
 131 000c 0593     		str	r3, [sp, #20]
 206:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 132              		.loc 1 206 3 is_stmt 1 view .LVU25
 133              		.loc 1 206 15 is_stmt 0 view .LVU26
 134 000e 0368     		ldr	r3, [r0]
 135              		.loc 1 206 5 view .LVU27
 136 0010 194A     		ldr	r2, .L15
 137 0012 9342     		cmp	r3, r2
 138 0014 05D0     		beq	.L13
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 211:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 212:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 213:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 214:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 215:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 216:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 217:Core/Src/tim.c ****     */
 218:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 219:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 139              		.loc 1 227 8 is_stmt 1 view .LVU28
 140              		.loc 1 227 10 is_stmt 0 view .LVU29
 141 0016 B3F1804F 		cmp	r3, #1073741824
 142 001a 17D0     		beq	.L14
 143              	.LVL2:
 144              	.L9:
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 235:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 236:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 237:Core/Src/tim.c ****     */
 238:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 246:Core/Src/tim.c ****   }
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 8


 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c **** }
 145              		.loc 1 248 1 view .LVU30
 146 001c 07B0     		add	sp, sp, #28
 147              	.LCFI5:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 4
 150              		@ sp needed
 151 001e 5DF804FB 		ldr	pc, [sp], #4
 152              	.LVL3:
 153              	.L13:
 154              	.LCFI6:
 155              		.cfi_restore_state
 211:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 156              		.loc 1 211 5 is_stmt 1 view .LVU31
 157              	.LBB4:
 211:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 158              		.loc 1 211 5 view .LVU32
 211:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 159              		.loc 1 211 5 view .LVU33
 160 0022 164B     		ldr	r3, .L15+4
 161 0024 9A69     		ldr	r2, [r3, #24]
 162 0026 42F00402 		orr	r2, r2, #4
 163 002a 9A61     		str	r2, [r3, #24]
 211:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 164              		.loc 1 211 5 view .LVU34
 165 002c 9B69     		ldr	r3, [r3, #24]
 166 002e 03F00403 		and	r3, r3, #4
 167 0032 0093     		str	r3, [sp]
 211:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 168              		.loc 1 211 5 view .LVU35
 169 0034 009B     		ldr	r3, [sp]
 170              	.LBE4:
 211:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 171              		.loc 1 211 5 view .LVU36
 218:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172              		.loc 1 218 5 view .LVU37
 218:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173              		.loc 1 218 25 is_stmt 0 view .LVU38
 174 0036 4FF47063 		mov	r3, #3840
 175 003a 0293     		str	r3, [sp, #8]
 219:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 219 5 is_stmt 1 view .LVU39
 219:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 177              		.loc 1 219 26 is_stmt 0 view .LVU40
 178 003c 0223     		movs	r3, #2
 179 003e 0393     		str	r3, [sp, #12]
 220:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 220 5 is_stmt 1 view .LVU41
 220:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 220 27 is_stmt 0 view .LVU42
 182 0040 0593     		str	r3, [sp, #20]
 221:Core/Src/tim.c **** 
 183              		.loc 1 221 5 is_stmt 1 view .LVU43
 184 0042 02A9     		add	r1, sp, #8
 185 0044 0E48     		ldr	r0, .L15+8
 186              	.LVL4:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 9


 221:Core/Src/tim.c **** 
 187              		.loc 1 221 5 is_stmt 0 view .LVU44
 188 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL5:
 190 004a E7E7     		b	.L9
 191              	.LVL6:
 192              	.L14:
 233:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 193              		.loc 1 233 5 is_stmt 1 view .LVU45
 194              	.LBB5:
 233:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 195              		.loc 1 233 5 view .LVU46
 233:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 196              		.loc 1 233 5 view .LVU47
 197 004c 03F50433 		add	r3, r3, #135168
 198 0050 9A69     		ldr	r2, [r3, #24]
 199 0052 42F00402 		orr	r2, r2, #4
 200 0056 9A61     		str	r2, [r3, #24]
 233:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 201              		.loc 1 233 5 view .LVU48
 202 0058 9B69     		ldr	r3, [r3, #24]
 203 005a 03F00403 		and	r3, r3, #4
 204 005e 0193     		str	r3, [sp, #4]
 233:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 205              		.loc 1 233 5 view .LVU49
 206 0060 019B     		ldr	r3, [sp, #4]
 207              	.LBE5:
 233:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 208              		.loc 1 233 5 view .LVU50
 238:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 238 5 view .LVU51
 238:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 238 25 is_stmt 0 view .LVU52
 211 0062 0323     		movs	r3, #3
 212 0064 0293     		str	r3, [sp, #8]
 239:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213              		.loc 1 239 5 is_stmt 1 view .LVU53
 239:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214              		.loc 1 239 26 is_stmt 0 view .LVU54
 215 0066 0223     		movs	r3, #2
 216 0068 0393     		str	r3, [sp, #12]
 240:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 217              		.loc 1 240 5 is_stmt 1 view .LVU55
 240:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 218              		.loc 1 240 27 is_stmt 0 view .LVU56
 219 006a 0593     		str	r3, [sp, #20]
 241:Core/Src/tim.c **** 
 220              		.loc 1 241 5 is_stmt 1 view .LVU57
 221 006c 02A9     		add	r1, sp, #8
 222 006e 0448     		ldr	r0, .L15+8
 223              	.LVL7:
 241:Core/Src/tim.c **** 
 224              		.loc 1 241 5 is_stmt 0 view .LVU58
 225 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL8:
 227              		.loc 1 248 1 view .LVU59
 228 0074 D2E7     		b	.L9
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 10


 229              	.L16:
 230 0076 00BF     		.align	2
 231              	.L15:
 232 0078 002C0140 		.word	1073818624
 233 007c 00100240 		.word	1073876992
 234 0080 00080140 		.word	1073809408
 235              		.cfi_endproc
 236              	.LFE68:
 238              		.section	.text.MX_TIM1_Init,"ax",%progbits
 239              		.align	1
 240              		.global	MX_TIM1_Init
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	MX_TIM1_Init:
 246              	.LFB65:
  32:Core/Src/tim.c **** 
 247              		.loc 1 32 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 88
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 10B5     		push	{r4, lr}
 252              	.LCFI7:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 4, -8
 255              		.cfi_offset 14, -4
 256 0002 96B0     		sub	sp, sp, #88
 257              	.LCFI8:
 258              		.cfi_def_cfa_offset 96
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 259              		.loc 1 38 3 view .LVU61
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 260              		.loc 1 38 26 is_stmt 0 view .LVU62
 261 0004 0024     		movs	r4, #0
 262 0006 1294     		str	r4, [sp, #72]
 263 0008 1394     		str	r4, [sp, #76]
 264 000a 1494     		str	r4, [sp, #80]
 265 000c 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 266              		.loc 1 39 3 is_stmt 1 view .LVU63
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 267              		.loc 1 39 27 is_stmt 0 view .LVU64
 268 000e 1094     		str	r4, [sp, #64]
 269 0010 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 270              		.loc 1 40 3 is_stmt 1 view .LVU65
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 271              		.loc 1 40 22 is_stmt 0 view .LVU66
 272 0012 0994     		str	r4, [sp, #36]
 273 0014 0A94     		str	r4, [sp, #40]
 274 0016 0B94     		str	r4, [sp, #44]
 275 0018 0C94     		str	r4, [sp, #48]
 276 001a 0D94     		str	r4, [sp, #52]
 277 001c 0E94     		str	r4, [sp, #56]
 278 001e 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 279              		.loc 1 41 3 is_stmt 1 view .LVU67
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 11


  41:Core/Src/tim.c **** 
 280              		.loc 1 41 34 is_stmt 0 view .LVU68
 281 0020 2022     		movs	r2, #32
 282 0022 2146     		mov	r1, r4
 283 0024 01A8     		add	r0, sp, #4
 284 0026 FFF7FEFF 		bl	memset
 285              	.LVL9:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 286              		.loc 1 46 3 is_stmt 1 view .LVU69
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 287              		.loc 1 46 18 is_stmt 0 view .LVU70
 288 002a 4048     		ldr	r0, .L39
 289 002c 404B     		ldr	r3, .L39+4
 290 002e 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 291              		.loc 1 47 3 is_stmt 1 view .LVU71
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 292              		.loc 1 47 24 is_stmt 0 view .LVU72
 293 0030 4460     		str	r4, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 294              		.loc 1 48 3 is_stmt 1 view .LVU73
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 295              		.loc 1 48 26 is_stmt 0 view .LVU74
 296 0032 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 297              		.loc 1 49 3 is_stmt 1 view .LVU75
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 298              		.loc 1 49 21 is_stmt 0 view .LVU76
 299 0034 4FF6FF73 		movw	r3, #65535
 300 0038 C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 301              		.loc 1 50 3 is_stmt 1 view .LVU77
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 302              		.loc 1 50 28 is_stmt 0 view .LVU78
 303 003a 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 304              		.loc 1 51 3 is_stmt 1 view .LVU79
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 305              		.loc 1 51 32 is_stmt 0 view .LVU80
 306 003c 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 307              		.loc 1 52 3 is_stmt 1 view .LVU81
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 308              		.loc 1 52 32 is_stmt 0 view .LVU82
 309 003e 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 310              		.loc 1 53 3 is_stmt 1 view .LVU83
  53:Core/Src/tim.c ****   {
 311              		.loc 1 53 7 is_stmt 0 view .LVU84
 312 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 313              	.LVL10:
  53:Core/Src/tim.c ****   {
 314              		.loc 1 53 6 discriminator 1 view .LVU85
 315 0044 0028     		cmp	r0, #0
 316 0046 53D1     		bne	.L29
 317              	.L18:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 12


 318              		.loc 1 57 3 is_stmt 1 view .LVU86
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 319              		.loc 1 57 34 is_stmt 0 view .LVU87
 320 0048 4FF48053 		mov	r3, #4096
 321 004c 1293     		str	r3, [sp, #72]
  58:Core/Src/tim.c ****   {
 322              		.loc 1 58 3 is_stmt 1 view .LVU88
  58:Core/Src/tim.c ****   {
 323              		.loc 1 58 7 is_stmt 0 view .LVU89
 324 004e 12A9     		add	r1, sp, #72
 325 0050 3648     		ldr	r0, .L39
 326 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 327              	.LVL11:
  58:Core/Src/tim.c ****   {
 328              		.loc 1 58 6 discriminator 1 view .LVU90
 329 0056 0028     		cmp	r0, #0
 330 0058 4DD1     		bne	.L30
 331              	.L19:
  62:Core/Src/tim.c ****   {
 332              		.loc 1 62 3 is_stmt 1 view .LVU91
  62:Core/Src/tim.c ****   {
 333              		.loc 1 62 7 is_stmt 0 view .LVU92
 334 005a 3448     		ldr	r0, .L39
 335 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 336              	.LVL12:
  62:Core/Src/tim.c ****   {
 337              		.loc 1 62 6 discriminator 1 view .LVU93
 338 0060 0028     		cmp	r0, #0
 339 0062 4BD1     		bne	.L31
 340              	.L20:
  66:Core/Src/tim.c ****   {
 341              		.loc 1 66 3 is_stmt 1 view .LVU94
  66:Core/Src/tim.c ****   {
 342              		.loc 1 66 7 is_stmt 0 view .LVU95
 343 0064 3148     		ldr	r0, .L39
 344 0066 FFF7FEFF 		bl	HAL_TIM_OC_Init
 345              	.LVL13:
  66:Core/Src/tim.c ****   {
 346              		.loc 1 66 6 discriminator 1 view .LVU96
 347 006a 0028     		cmp	r0, #0
 348 006c 49D1     		bne	.L32
 349              	.L21:
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 350              		.loc 1 70 3 is_stmt 1 view .LVU97
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 351              		.loc 1 70 37 is_stmt 0 view .LVU98
 352 006e 0023     		movs	r3, #0
 353 0070 1093     		str	r3, [sp, #64]
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 354              		.loc 1 71 3 is_stmt 1 view .LVU99
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 355              		.loc 1 71 33 is_stmt 0 view .LVU100
 356 0072 1193     		str	r3, [sp, #68]
  72:Core/Src/tim.c ****   {
 357              		.loc 1 72 3 is_stmt 1 view .LVU101
  72:Core/Src/tim.c ****   {
 358              		.loc 1 72 7 is_stmt 0 view .LVU102
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 13


 359 0074 10A9     		add	r1, sp, #64
 360 0076 2D48     		ldr	r0, .L39
 361 0078 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 362              	.LVL14:
  72:Core/Src/tim.c ****   {
 363              		.loc 1 72 6 discriminator 1 view .LVU103
 364 007c 0028     		cmp	r0, #0
 365 007e 43D1     		bne	.L33
 366              	.L22:
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 367              		.loc 1 76 3 is_stmt 1 view .LVU104
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 368              		.loc 1 76 20 is_stmt 0 view .LVU105
 369 0080 6023     		movs	r3, #96
 370 0082 0993     		str	r3, [sp, #36]
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 371              		.loc 1 77 3 is_stmt 1 view .LVU106
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 372              		.loc 1 77 19 is_stmt 0 view .LVU107
 373 0084 0022     		movs	r2, #0
 374 0086 0A92     		str	r2, [sp, #40]
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 375              		.loc 1 78 3 is_stmt 1 view .LVU108
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 376              		.loc 1 78 24 is_stmt 0 view .LVU109
 377 0088 0B92     		str	r2, [sp, #44]
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 378              		.loc 1 79 3 is_stmt 1 view .LVU110
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 379              		.loc 1 79 25 is_stmt 0 view .LVU111
 380 008a 0C92     		str	r2, [sp, #48]
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 381              		.loc 1 80 3 is_stmt 1 view .LVU112
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 382              		.loc 1 80 24 is_stmt 0 view .LVU113
 383 008c 0D92     		str	r2, [sp, #52]
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 384              		.loc 1 81 3 is_stmt 1 view .LVU114
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 385              		.loc 1 81 25 is_stmt 0 view .LVU115
 386 008e 0E92     		str	r2, [sp, #56]
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 387              		.loc 1 82 3 is_stmt 1 view .LVU116
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 388              		.loc 1 82 26 is_stmt 0 view .LVU117
 389 0090 0F92     		str	r2, [sp, #60]
  83:Core/Src/tim.c ****   {
 390              		.loc 1 83 3 is_stmt 1 view .LVU118
  83:Core/Src/tim.c ****   {
 391              		.loc 1 83 7 is_stmt 0 view .LVU119
 392 0092 09A9     		add	r1, sp, #36
 393 0094 2548     		ldr	r0, .L39
 394 0096 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 395              	.LVL15:
  83:Core/Src/tim.c ****   {
 396              		.loc 1 83 6 discriminator 1 view .LVU120
 397 009a 0028     		cmp	r0, #0
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 14


 398 009c 37D1     		bne	.L34
 399              	.L23:
  87:Core/Src/tim.c ****   {
 400              		.loc 1 87 3 is_stmt 1 view .LVU121
  87:Core/Src/tim.c ****   {
 401              		.loc 1 87 7 is_stmt 0 view .LVU122
 402 009e 0422     		movs	r2, #4
 403 00a0 09A9     		add	r1, sp, #36
 404 00a2 2248     		ldr	r0, .L39
 405 00a4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 406              	.LVL16:
  87:Core/Src/tim.c ****   {
 407              		.loc 1 87 6 discriminator 1 view .LVU123
 408 00a8 0028     		cmp	r0, #0
 409 00aa 33D1     		bne	.L35
 410              	.L24:
  91:Core/Src/tim.c ****   {
 411              		.loc 1 91 3 is_stmt 1 view .LVU124
  91:Core/Src/tim.c ****   {
 412              		.loc 1 91 7 is_stmt 0 view .LVU125
 413 00ac 0822     		movs	r2, #8
 414 00ae 09A9     		add	r1, sp, #36
 415 00b0 1E48     		ldr	r0, .L39
 416 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 417              	.LVL17:
  91:Core/Src/tim.c ****   {
 418              		.loc 1 91 6 discriminator 1 view .LVU126
 419 00b6 80BB     		cbnz	r0, .L36
 420              	.L25:
  95:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 421              		.loc 1 95 3 is_stmt 1 view .LVU127
  95:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 422              		.loc 1 95 20 is_stmt 0 view .LVU128
 423 00b8 0023     		movs	r3, #0
 424 00ba 0993     		str	r3, [sp, #36]
  96:Core/Src/tim.c ****   {
 425              		.loc 1 96 3 is_stmt 1 view .LVU129
  96:Core/Src/tim.c ****   {
 426              		.loc 1 96 7 is_stmt 0 view .LVU130
 427 00bc 0C22     		movs	r2, #12
 428 00be 09A9     		add	r1, sp, #36
 429 00c0 1A48     		ldr	r0, .L39
 430 00c2 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 431              	.LVL18:
  96:Core/Src/tim.c ****   {
 432              		.loc 1 96 6 discriminator 1 view .LVU131
 433 00c6 58BB     		cbnz	r0, .L37
 434              	.L26:
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 435              		.loc 1 100 3 is_stmt 1 view .LVU132
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 436              		.loc 1 100 40 is_stmt 0 view .LVU133
 437 00c8 0023     		movs	r3, #0
 438 00ca 0193     		str	r3, [sp, #4]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 439              		.loc 1 101 3 is_stmt 1 view .LVU134
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 15


 440              		.loc 1 101 41 is_stmt 0 view .LVU135
 441 00cc 0293     		str	r3, [sp, #8]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 442              		.loc 1 102 3 is_stmt 1 view .LVU136
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 443              		.loc 1 102 34 is_stmt 0 view .LVU137
 444 00ce 0393     		str	r3, [sp, #12]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 445              		.loc 1 103 3 is_stmt 1 view .LVU138
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 446              		.loc 1 103 33 is_stmt 0 view .LVU139
 447 00d0 0493     		str	r3, [sp, #16]
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 448              		.loc 1 104 3 is_stmt 1 view .LVU140
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 449              		.loc 1 104 35 is_stmt 0 view .LVU141
 450 00d2 0593     		str	r3, [sp, #20]
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 451              		.loc 1 105 3 is_stmt 1 view .LVU142
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 452              		.loc 1 105 38 is_stmt 0 view .LVU143
 453 00d4 4FF40052 		mov	r2, #8192
 454 00d8 0692     		str	r2, [sp, #24]
 106:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 455              		.loc 1 106 3 is_stmt 1 view .LVU144
 106:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 456              		.loc 1 106 40 is_stmt 0 view .LVU145
 457 00da 0893     		str	r3, [sp, #32]
 107:Core/Src/tim.c ****   {
 458              		.loc 1 107 3 is_stmt 1 view .LVU146
 107:Core/Src/tim.c ****   {
 459              		.loc 1 107 7 is_stmt 0 view .LVU147
 460 00dc 01A9     		add	r1, sp, #4
 461 00de 1348     		ldr	r0, .L39
 462 00e0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 463              	.LVL19:
 107:Core/Src/tim.c ****   {
 464              		.loc 1 107 6 discriminator 1 view .LVU148
 465 00e4 F8B9     		cbnz	r0, .L38
 466              	.L27:
 114:Core/Src/tim.c **** 
 467              		.loc 1 114 3 is_stmt 1 view .LVU149
 468 00e6 1148     		ldr	r0, .L39
 469 00e8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 470              	.LVL20:
 116:Core/Src/tim.c **** /* TIM2 init function */
 471              		.loc 1 116 1 is_stmt 0 view .LVU150
 472 00ec 16B0     		add	sp, sp, #88
 473              	.LCFI9:
 474              		.cfi_remember_state
 475              		.cfi_def_cfa_offset 8
 476              		@ sp needed
 477 00ee 10BD     		pop	{r4, pc}
 478              	.L29:
 479              	.LCFI10:
 480              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 16


 481              		.loc 1 55 5 is_stmt 1 view .LVU151
 482 00f0 FFF7FEFF 		bl	Error_Handler
 483              	.LVL21:
 484 00f4 A8E7     		b	.L18
 485              	.L30:
  60:Core/Src/tim.c ****   }
 486              		.loc 1 60 5 view .LVU152
 487 00f6 FFF7FEFF 		bl	Error_Handler
 488              	.LVL22:
 489 00fa AEE7     		b	.L19
 490              	.L31:
  64:Core/Src/tim.c ****   }
 491              		.loc 1 64 5 view .LVU153
 492 00fc FFF7FEFF 		bl	Error_Handler
 493              	.LVL23:
 494 0100 B0E7     		b	.L20
 495              	.L32:
  68:Core/Src/tim.c ****   }
 496              		.loc 1 68 5 view .LVU154
 497 0102 FFF7FEFF 		bl	Error_Handler
 498              	.LVL24:
 499 0106 B2E7     		b	.L21
 500              	.L33:
  74:Core/Src/tim.c ****   }
 501              		.loc 1 74 5 view .LVU155
 502 0108 FFF7FEFF 		bl	Error_Handler
 503              	.LVL25:
 504 010c B8E7     		b	.L22
 505              	.L34:
  85:Core/Src/tim.c ****   }
 506              		.loc 1 85 5 view .LVU156
 507 010e FFF7FEFF 		bl	Error_Handler
 508              	.LVL26:
 509 0112 C4E7     		b	.L23
 510              	.L35:
  89:Core/Src/tim.c ****   }
 511              		.loc 1 89 5 view .LVU157
 512 0114 FFF7FEFF 		bl	Error_Handler
 513              	.LVL27:
 514 0118 C8E7     		b	.L24
 515              	.L36:
  93:Core/Src/tim.c ****   }
 516              		.loc 1 93 5 view .LVU158
 517 011a FFF7FEFF 		bl	Error_Handler
 518              	.LVL28:
 519 011e CBE7     		b	.L25
 520              	.L37:
  98:Core/Src/tim.c ****   }
 521              		.loc 1 98 5 view .LVU159
 522 0120 FFF7FEFF 		bl	Error_Handler
 523              	.LVL29:
 524 0124 D0E7     		b	.L26
 525              	.L38:
 109:Core/Src/tim.c ****   }
 526              		.loc 1 109 5 view .LVU160
 527 0126 FFF7FEFF 		bl	Error_Handler
 528              	.LVL30:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 17


 529 012a DCE7     		b	.L27
 530              	.L40:
 531              		.align	2
 532              	.L39:
 533 012c 00000000 		.word	htim1
 534 0130 002C0140 		.word	1073818624
 535              		.cfi_endproc
 536              	.LFE65:
 538              		.section	.text.MX_TIM2_Init,"ax",%progbits
 539              		.align	1
 540              		.global	MX_TIM2_Init
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	MX_TIM2_Init:
 546              	.LFB66:
 119:Core/Src/tim.c **** 
 547              		.loc 1 119 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 56
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551 0000 00B5     		push	{lr}
 552              	.LCFI11:
 553              		.cfi_def_cfa_offset 4
 554              		.cfi_offset 14, -4
 555 0002 8FB0     		sub	sp, sp, #60
 556              	.LCFI12:
 557              		.cfi_def_cfa_offset 64
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 558              		.loc 1 125 3 view .LVU162
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 559              		.loc 1 125 26 is_stmt 0 view .LVU163
 560 0004 0023     		movs	r3, #0
 561 0006 0A93     		str	r3, [sp, #40]
 562 0008 0B93     		str	r3, [sp, #44]
 563 000a 0C93     		str	r3, [sp, #48]
 564 000c 0D93     		str	r3, [sp, #52]
 126:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 565              		.loc 1 126 3 is_stmt 1 view .LVU164
 126:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 566              		.loc 1 126 27 is_stmt 0 view .LVU165
 567 000e 0893     		str	r3, [sp, #32]
 568 0010 0993     		str	r3, [sp, #36]
 127:Core/Src/tim.c **** 
 569              		.loc 1 127 3 is_stmt 1 view .LVU166
 127:Core/Src/tim.c **** 
 570              		.loc 1 127 22 is_stmt 0 view .LVU167
 571 0012 0193     		str	r3, [sp, #4]
 572 0014 0293     		str	r3, [sp, #8]
 573 0016 0393     		str	r3, [sp, #12]
 574 0018 0493     		str	r3, [sp, #16]
 575 001a 0593     		str	r3, [sp, #20]
 576 001c 0693     		str	r3, [sp, #24]
 577 001e 0793     		str	r3, [sp, #28]
 132:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 578              		.loc 1 132 3 is_stmt 1 view .LVU168
 132:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 18


 579              		.loc 1 132 18 is_stmt 0 view .LVU169
 580 0020 2548     		ldr	r0, .L55
 581 0022 4FF08042 		mov	r2, #1073741824
 582 0026 0260     		str	r2, [r0]
 133:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 583              		.loc 1 133 3 is_stmt 1 view .LVU170
 133:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 584              		.loc 1 133 24 is_stmt 0 view .LVU171
 585 0028 4360     		str	r3, [r0, #4]
 134:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 586              		.loc 1 134 3 is_stmt 1 view .LVU172
 134:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 587              		.loc 1 134 26 is_stmt 0 view .LVU173
 588 002a 8360     		str	r3, [r0, #8]
 135:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 589              		.loc 1 135 3 is_stmt 1 view .LVU174
 135:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 590              		.loc 1 135 21 is_stmt 0 view .LVU175
 591 002c 4FF6FF72 		movw	r2, #65535
 592 0030 C260     		str	r2, [r0, #12]
 136:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 593              		.loc 1 136 3 is_stmt 1 view .LVU176
 136:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 594              		.loc 1 136 28 is_stmt 0 view .LVU177
 595 0032 0361     		str	r3, [r0, #16]
 137:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 596              		.loc 1 137 3 is_stmt 1 view .LVU178
 137:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 597              		.loc 1 137 32 is_stmt 0 view .LVU179
 598 0034 8361     		str	r3, [r0, #24]
 138:Core/Src/tim.c ****   {
 599              		.loc 1 138 3 is_stmt 1 view .LVU180
 138:Core/Src/tim.c ****   {
 600              		.loc 1 138 7 is_stmt 0 view .LVU181
 601 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 602              	.LVL31:
 138:Core/Src/tim.c ****   {
 603              		.loc 1 138 6 discriminator 1 view .LVU182
 604 003a 58BB     		cbnz	r0, .L49
 605              	.L42:
 142:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 606              		.loc 1 142 3 is_stmt 1 view .LVU183
 142:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 607              		.loc 1 142 34 is_stmt 0 view .LVU184
 608 003c 4FF48053 		mov	r3, #4096
 609 0040 0A93     		str	r3, [sp, #40]
 143:Core/Src/tim.c ****   {
 610              		.loc 1 143 3 is_stmt 1 view .LVU185
 143:Core/Src/tim.c ****   {
 611              		.loc 1 143 7 is_stmt 0 view .LVU186
 612 0042 0AA9     		add	r1, sp, #40
 613 0044 1C48     		ldr	r0, .L55
 614 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 615              	.LVL32:
 143:Core/Src/tim.c ****   {
 616              		.loc 1 143 6 discriminator 1 view .LVU187
 617 004a 30BB     		cbnz	r0, .L50
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 19


 618              	.L43:
 147:Core/Src/tim.c ****   {
 619              		.loc 1 147 3 is_stmt 1 view .LVU188
 147:Core/Src/tim.c ****   {
 620              		.loc 1 147 7 is_stmt 0 view .LVU189
 621 004c 1A48     		ldr	r0, .L55
 622 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 623              	.LVL33:
 147:Core/Src/tim.c ****   {
 624              		.loc 1 147 6 discriminator 1 view .LVU190
 625 0052 28BB     		cbnz	r0, .L51
 626              	.L44:
 151:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 627              		.loc 1 151 3 is_stmt 1 view .LVU191
 151:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 628              		.loc 1 151 37 is_stmt 0 view .LVU192
 629 0054 0023     		movs	r3, #0
 630 0056 0893     		str	r3, [sp, #32]
 152:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 631              		.loc 1 152 3 is_stmt 1 view .LVU193
 152:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 632              		.loc 1 152 33 is_stmt 0 view .LVU194
 633 0058 0993     		str	r3, [sp, #36]
 153:Core/Src/tim.c ****   {
 634              		.loc 1 153 3 is_stmt 1 view .LVU195
 153:Core/Src/tim.c ****   {
 635              		.loc 1 153 7 is_stmt 0 view .LVU196
 636 005a 08A9     		add	r1, sp, #32
 637 005c 1648     		ldr	r0, .L55
 638 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 639              	.LVL34:
 153:Core/Src/tim.c ****   {
 640              		.loc 1 153 6 discriminator 1 view .LVU197
 641 0062 00BB     		cbnz	r0, .L52
 642              	.L45:
 157:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 643              		.loc 1 157 3 is_stmt 1 view .LVU198
 157:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 644              		.loc 1 157 20 is_stmt 0 view .LVU199
 645 0064 6023     		movs	r3, #96
 646 0066 0193     		str	r3, [sp, #4]
 158:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 647              		.loc 1 158 3 is_stmt 1 view .LVU200
 158:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 648              		.loc 1 158 19 is_stmt 0 view .LVU201
 649 0068 0022     		movs	r2, #0
 650 006a 0292     		str	r2, [sp, #8]
 159:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 651              		.loc 1 159 3 is_stmt 1 view .LVU202
 159:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 652              		.loc 1 159 24 is_stmt 0 view .LVU203
 653 006c 0392     		str	r2, [sp, #12]
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 654              		.loc 1 160 3 is_stmt 1 view .LVU204
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 655              		.loc 1 160 24 is_stmt 0 view .LVU205
 656 006e 0592     		str	r2, [sp, #20]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 20


 161:Core/Src/tim.c ****   {
 657              		.loc 1 161 3 is_stmt 1 view .LVU206
 161:Core/Src/tim.c ****   {
 658              		.loc 1 161 7 is_stmt 0 view .LVU207
 659 0070 01A9     		add	r1, sp, #4
 660 0072 1148     		ldr	r0, .L55
 661 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 662              	.LVL35:
 161:Core/Src/tim.c ****   {
 663              		.loc 1 161 6 discriminator 1 view .LVU208
 664 0078 C0B9     		cbnz	r0, .L53
 665              	.L46:
 165:Core/Src/tim.c ****   {
 666              		.loc 1 165 3 is_stmt 1 view .LVU209
 165:Core/Src/tim.c ****   {
 667              		.loc 1 165 7 is_stmt 0 view .LVU210
 668 007a 0422     		movs	r2, #4
 669 007c 0DEB0201 		add	r1, sp, r2
 670 0080 0D48     		ldr	r0, .L55
 671 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 672              	.LVL36:
 165:Core/Src/tim.c ****   {
 673              		.loc 1 165 6 discriminator 1 view .LVU211
 674 0086 A0B9     		cbnz	r0, .L54
 675              	.L47:
 172:Core/Src/tim.c **** 
 676              		.loc 1 172 3 is_stmt 1 view .LVU212
 677 0088 0B48     		ldr	r0, .L55
 678 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 679              	.LVL37:
 174:Core/Src/tim.c **** 
 680              		.loc 1 174 1 is_stmt 0 view .LVU213
 681 008e 0FB0     		add	sp, sp, #60
 682              	.LCFI13:
 683              		.cfi_remember_state
 684              		.cfi_def_cfa_offset 4
 685              		@ sp needed
 686 0090 5DF804FB 		ldr	pc, [sp], #4
 687              	.L49:
 688              	.LCFI14:
 689              		.cfi_restore_state
 140:Core/Src/tim.c ****   }
 690              		.loc 1 140 5 is_stmt 1 view .LVU214
 691 0094 FFF7FEFF 		bl	Error_Handler
 692              	.LVL38:
 693 0098 D0E7     		b	.L42
 694              	.L50:
 145:Core/Src/tim.c ****   }
 695              		.loc 1 145 5 view .LVU215
 696 009a FFF7FEFF 		bl	Error_Handler
 697              	.LVL39:
 698 009e D5E7     		b	.L43
 699              	.L51:
 149:Core/Src/tim.c ****   }
 700              		.loc 1 149 5 view .LVU216
 701 00a0 FFF7FEFF 		bl	Error_Handler
 702              	.LVL40:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 21


 703 00a4 D6E7     		b	.L44
 704              	.L52:
 155:Core/Src/tim.c ****   }
 705              		.loc 1 155 5 view .LVU217
 706 00a6 FFF7FEFF 		bl	Error_Handler
 707              	.LVL41:
 708 00aa DBE7     		b	.L45
 709              	.L53:
 163:Core/Src/tim.c ****   }
 710              		.loc 1 163 5 view .LVU218
 711 00ac FFF7FEFF 		bl	Error_Handler
 712              	.LVL42:
 713 00b0 E3E7     		b	.L46
 714              	.L54:
 167:Core/Src/tim.c ****   }
 715              		.loc 1 167 5 view .LVU219
 716 00b2 FFF7FEFF 		bl	Error_Handler
 717              	.LVL43:
 718 00b6 E7E7     		b	.L47
 719              	.L56:
 720              		.align	2
 721              	.L55:
 722 00b8 00000000 		.word	htim2
 723              		.cfi_endproc
 724              	.LFE66:
 726              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 727              		.align	1
 728              		.global	HAL_TIM_Base_MspDeInit
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 733              	HAL_TIM_Base_MspDeInit:
 734              	.LVL44:
 735              	.LFB69:
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 251:Core/Src/tim.c **** {
 736              		.loc 1 251 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              		@ link register save eliminated.
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 741              		.loc 1 253 3 view .LVU221
 742              		.loc 1 253 20 is_stmt 0 view .LVU222
 743 0000 0368     		ldr	r3, [r0]
 744              		.loc 1 253 5 view .LVU223
 745 0002 0A4A     		ldr	r2, .L62
 746 0004 9342     		cmp	r3, r2
 747 0006 03D0     		beq	.L60
 254:Core/Src/tim.c ****   {
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 258:Core/Src/tim.c ****     /* Peripheral clock disable */
 259:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 22


 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 263:Core/Src/tim.c ****   }
 264:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 748              		.loc 1 264 8 is_stmt 1 view .LVU224
 749              		.loc 1 264 10 is_stmt 0 view .LVU225
 750 0008 B3F1804F 		cmp	r3, #1073741824
 751 000c 07D0     		beq	.L61
 752              	.L57:
 265:Core/Src/tim.c ****   {
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 269:Core/Src/tim.c ****     /* Peripheral clock disable */
 270:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c **** }
 753              		.loc 1 275 1 view .LVU226
 754 000e 7047     		bx	lr
 755              	.L60:
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 756              		.loc 1 259 5 is_stmt 1 view .LVU227
 757 0010 02F56442 		add	r2, r2, #58368
 758 0014 9369     		ldr	r3, [r2, #24]
 759 0016 23F40063 		bic	r3, r3, #2048
 760 001a 9361     		str	r3, [r2, #24]
 761 001c 7047     		bx	lr
 762              	.L61:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 763              		.loc 1 270 5 view .LVU228
 764 001e 044A     		ldr	r2, .L62+4
 765 0020 D369     		ldr	r3, [r2, #28]
 766 0022 23F00103 		bic	r3, r3, #1
 767 0026 D361     		str	r3, [r2, #28]
 768              		.loc 1 275 1 is_stmt 0 view .LVU229
 769 0028 F1E7     		b	.L57
 770              	.L63:
 771 002a 00BF     		.align	2
 772              	.L62:
 773 002c 002C0140 		.word	1073818624
 774 0030 00100240 		.word	1073876992
 775              		.cfi_endproc
 776              	.LFE69:
 778              		.global	htim2
 779              		.section	.bss.htim2,"aw",%nobits
 780              		.align	2
 783              	htim2:
 784 0000 00000000 		.space	72
 784      00000000 
 784      00000000 
 784      00000000 
 784      00000000 
 785              		.global	htim1
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 23


 786              		.section	.bss.htim1,"aw",%nobits
 787              		.align	2
 790              	htim1:
 791 0000 00000000 		.space	72
 791      00000000 
 791      00000000 
 791      00000000 
 791      00000000 
 792              		.text
 793              	.Letext0:
 794              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 795              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 796              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 797              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 798              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 799              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 800              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 801              		.file 9 "Core/Inc/tim.h"
 802              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 803              		.file 11 "Core/Inc/main.h"
 804              		.file 12 "<built-in>"
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:19     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:25     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:98     .text.HAL_TIM_Base_MspInit:00000044 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:104    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:110    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:232    .text.HAL_TIM_MspPostInit:00000078 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:239    .text.MX_TIM1_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:245    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:533    .text.MX_TIM1_Init:0000012c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:790    .bss.htim1:00000000 htim1
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:539    .text.MX_TIM2_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:545    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:722    .text.MX_TIM2_Init:000000b8 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:783    .bss.htim2:00000000 htim2
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:727    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:733    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:773    .text.HAL_TIM_Base_MspDeInit:0000002c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:780    .bss.htim2:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//cclbfoLX.s:787    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
