INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/FinalProject/sourcesfromother/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/FinalProject/FinalProject.srcs/sources_1/new/rcvr_bram_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_bram_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/bram_rcvr_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_rcvr_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
