INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LorenzoLLC/OneDrive/Documenti/Progetti_FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sim_1/new/tb_BrentKung_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_32b_tb'
