//file 32bitadder.v

module miniadd(
input wire A[31:0],		//First input
input wire B[31:0],		//Second input
output reg OUT[31:0]);		//Result


always @* begin
	OUT = A+B;
end
endmodule