<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 20.10-p004_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID edatools-server2.iiitd.edu.in)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun Jan 11 16:35:22 2026</TD></TR>
<TR><TD>#  Design:          /TD><TD>picorv32</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -netlist</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Port connected to core instances</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Port connected to core instances</B></P></CAPTION>
    <TR>
    <TD><B>Port name</B><BR></TD>
    <TD><B># of connections</B><BR></TD>
    <TR>
    <TD>DFT_sdo_1<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>DFT_sdi_1<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>shift_en<BR></TD>
    <TD>1577<BR></TD>
    <TR>
    <TD>pcpi_rs2[0]<BR></TD>
    <TD>11<BR></TD>
    <TR>
    <TD>pcpi_rs2[1]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[2]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[3]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[4]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[5]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[6]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[7]<BR></TD>
    <TD>12<BR></TD>
    <TR>
    <TD>pcpi_rs2[8]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[9]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[10]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[11]<BR></TD>
    <TD>10<BR></TD>
    <TR>
    <TD>pcpi_rs2[12]<BR></TD>
    <TD>10<BR></TD>
    <TR>
    <TD>pcpi_rs2[13]<BR></TD>
    <TD>10<BR></TD>
    <TR>
    <TD>pcpi_rs2[14]<BR></TD>
    <TD>10<BR></TD>
    <TR>
    <TD>pcpi_rs2[15]<BR></TD>
    <TD>10<BR></TD>
    <TR>
    <TD>pcpi_rs2[16]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[17]<BR></TD>
    <TD>8<BR></TD>
    <TR>
    <TD>pcpi_rs2[18]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[19]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[20]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[21]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[22]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[23]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[24]<BR></TD>
    <TD>8<BR></TD>
    <TR>
    <TD>pcpi_rs2[25]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[26]<BR></TD>
    <TD>9<BR></TD>
    <TR>
    <TD>pcpi_rs2[27]<BR></TD>
    <TD>7<BR></TD>
    <TR>
    <TD>pcpi_rs2[28]<BR></TD>
    <TD>7<BR></TD>
    <TR>
    <TD>pcpi_rs2[29]<BR></TD>
    <TD>7<BR></TD>
    <TR>
    <TD>pcpi_rs2[30]<BR></TD>
    <TD>7<BR></TD>
    <TR>
    <TD>pcpi_rs2[31]<BR></TD>
    <TD>7<BR></TD>
    <TR>
    <TD>pcpi_rs1[0]<BR></TD>
    <TD>20<BR></TD>
    <TR>
    <TD>pcpi_rs1[1]<BR></TD>
    <TD>22<BR></TD>
    <TR>
    <TD>pcpi_rs1[2]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[3]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[4]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[5]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[6]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[7]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[8]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[9]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[10]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[11]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[12]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[13]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[14]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[15]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[16]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[17]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[18]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[19]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[20]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[21]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[22]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[23]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[24]<BR></TD>
    <TD>17<BR></TD>
    <TR>
    <TD>pcpi_rs1[25]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[26]<BR></TD>
    <TD>16<BR></TD>
    <TR>
    <TD>pcpi_rs1[27]<BR></TD>
    <TD>15<BR></TD>
    <TR>
    <TD>pcpi_rs1[28]<BR></TD>
    <TD>14<BR></TD>
    <TR>
    <TD>pcpi_rs1[29]<BR></TD>
    <TD>14<BR></TD>
    <TR>
    <TD>pcpi_rs1[30]<BR></TD>
    <TD>14<BR></TD>
    <TR>
    <TD>pcpi_rs1[31]<BR></TD>
    <TD>15<BR></TD>
    <TR>
    <TD>mem_la_wstrb[0]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wstrb[1]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wstrb[2]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wstrb[3]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[0]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[1]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[2]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[3]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[4]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[5]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[6]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[7]<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_wdata[8]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[9]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[10]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[11]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[12]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[13]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[14]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[15]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[16]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[17]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[18]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[19]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[20]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[21]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[22]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[23]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[24]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[25]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[26]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[27]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[28]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[29]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[30]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_wdata[31]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[2]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[3]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[4]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[5]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[6]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[7]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[8]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[9]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[10]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[11]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[12]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[13]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[14]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[15]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[16]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[17]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[18]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[19]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[20]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[21]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[22]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[23]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[24]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[25]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[26]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[27]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[28]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[29]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[30]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_addr[31]<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_la_write<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_la_read<BR></TD>
    <TD>1<BR></TD>
    <TR>
    <TD>mem_rdata[0]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[1]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[2]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[3]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[4]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[5]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[6]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[7]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_rdata[8]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[9]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[10]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[11]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[12]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[13]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[14]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[15]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[16]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[17]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[18]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[19]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[20]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[21]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[22]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[23]<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>mem_rdata[24]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[25]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[26]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[27]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[28]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[29]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[30]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_rdata[31]<BR></TD>
    <TD>5<BR></TD>
    <TR>
    <TD>mem_wstrb[0]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wstrb[1]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wstrb[2]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wstrb[3]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[0]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[1]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[2]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[3]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[4]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[5]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[6]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[7]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[8]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[9]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[10]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[11]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[12]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[13]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[14]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[15]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[16]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[17]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[18]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[19]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[20]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[21]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[22]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[23]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[24]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[25]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[26]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[27]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[28]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[29]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[30]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_wdata[31]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[2]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[3]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[4]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[5]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[6]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[7]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[8]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[9]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[10]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[11]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[12]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[13]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[14]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[15]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[16]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[17]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[18]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[19]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[20]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[21]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[22]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[23]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[24]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[25]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[26]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[27]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[28]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[29]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[30]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_addr[31]<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_ready<BR></TD>
    <TD>2<BR></TD>
    <TR>
    <TD>mem_instr<BR></TD>
    <TD>3<BR></TD>
    <TR>
    <TD>mem_valid<BR></TD>
    <TD>4<BR></TD>
    <TR>
    <TD>trap<BR></TD>
    <TD>7<BR></TD>
    <TR>
    <TD>resetn<BR></TD>
    <TD>75<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>1577<BR></TD>
</TABLE>

</BODY>
</HTML>
