

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Sun Sep  3 07:20:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28753933|  28753933|  0.288 sec|  0.288 sec|  28753933|  28753933|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100  |Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2  |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106  |Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4  |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
        |grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112                   |Linear_layer_ds1_Pipeline_l_bias_i16_l_j15                   |    36872|    36872|  0.369 ms|  0.369 ms|  36872|  36872|       no|
        |grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121                         |Linear_layer_ds1_Pipeline_l_S_k_0_k4                         |      773|      773|  7.730 us|  7.730 us|    773|    773|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- l_gemm_i15_l_j14  |  28680192|  28680192|       778|          -|          -|  36864|        no|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j14 = alloca i32 1"   --->   Operation 9 'alloca' 'j14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i15 = alloca i32 1"   --->   Operation 10 'alloca' 'i15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%outp1_V = alloca i64 1" [kernel.cpp:310]   --->   Operation 12 'alloca' 'outp1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2, i24 %outp1_V"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, i32 %v179"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln321 = store i16 0, i16 %indvar_flatten13" [kernel.cpp:321]   --->   Operation 15 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln321 = store i4 0, i4 %i15" [kernel.cpp:321]   --->   Operation 16 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln321 = store i12 0, i12 %j14" [kernel.cpp:321]   --->   Operation 17 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v252, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v251, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2, i24 %outp1_V"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, i32 %v179"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln321 = br void %l_S_k_0_k4" [kernel.cpp:321]   --->   Operation 22 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [kernel.cpp:321]   --->   Operation 23 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln321 = icmp_eq  i16 %indvar_flatten13_load, i16 36864" [kernel.cpp:321]   --->   Operation 24 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.07ns)   --->   "%add_ln321_1 = add i16 %indvar_flatten13_load, i16 1" [kernel.cpp:321]   --->   Operation 25 'add' 'add_ln321_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %for.inc71, void %for.body81.preheader" [kernel.cpp:321]   --->   Operation 26 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j14_load = load i12 %j14" [kernel.cpp:322]   --->   Operation 27 'load' 'j14_load' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i15_load = load i4 %i15" [kernel.cpp:321]   --->   Operation 28 'load' 'i15_load' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln321 = add i4 %i15_load, i4 1" [kernel.cpp:321]   --->   Operation 29 'add' 'add_ln321' <Predicate = (!icmp_ln321)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln322 = icmp_eq  i12 %j14_load, i12 3072" [kernel.cpp:322]   --->   Operation 30 'icmp' 'icmp_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln321 = select i1 %icmp_ln322, i12 0, i12 %j14_load" [kernel.cpp:321]   --->   Operation 31 'select' 'select_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln321_1 = select i1 %icmp_ln322, i4 %add_ln321, i4 %i15_load" [kernel.cpp:321]   --->   Operation 32 'select' 'select_ln321_1' <Predicate = (!icmp_ln321)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln322 = add i12 %select_ln321, i12 1" [kernel.cpp:322]   --->   Operation 33 'add' 'add_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln322 = store i16 %add_ln321_1, i16 %indvar_flatten13" [kernel.cpp:322]   --->   Operation 34 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln322 = store i4 %select_ln321_1, i4 %i15" [kernel.cpp:322]   --->   Operation 35 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln322 = store i12 %add_ln322, i12 %j14" [kernel.cpp:322]   --->   Operation 36 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, i32 %v179, i24 %outp1_V, i24 %v252"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln321)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln321_1, i10 0" [kernel.cpp:324]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i14 %tmp_s" [kernel.cpp:324]   --->   Operation 39 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln321_1, i8 0" [kernel.cpp:324]   --->   Operation 40 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i12 %tmp_32" [kernel.cpp:324]   --->   Operation 41 'zext' 'zext_ln324_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.81ns)   --->   "%sub_ln324 = sub i14 %tmp_s, i14 %zext_ln324_3" [kernel.cpp:324]   --->   Operation 42 'sub' 'sub_ln324' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln321_1, i12 0" [kernel.cpp:321]   --->   Operation 43 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_409 = sub i16 %tmp_33, i16 %zext_ln324" [kernel.cpp:321]   --->   Operation 44 'sub' 'empty_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i12 %select_ln321" [kernel.cpp:325]   --->   Operation 45 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%empty_410 = add i16 %empty_409, i16 %zext_ln325" [kernel.cpp:321]   --->   Operation 46 'add' 'empty_410' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i16 %empty_410" [kernel.cpp:321]   --->   Operation 47 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%outp1_V_addr = getelementptr i24 %outp1_V, i64 0, i64 %p_cast" [kernel.cpp:321]   --->   Operation 48 'getelementptr' 'outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%outp1_V_load = load i16 %outp1_V_addr" [kernel.cpp:329]   --->   Operation 49 'load' 'outp1_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln321, i10 0" [kernel.cpp:325]   --->   Operation 50 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln321, i8 0" [kernel.cpp:325]   --->   Operation 51 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i20 %tmp_35" [kernel.cpp:325]   --->   Operation 52 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.25ns)   --->   "%sub_ln325 = sub i22 %tmp_34, i22 %zext_ln325_1" [kernel.cpp:325]   --->   Operation 53 'sub' 'sub_ln325' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%outp1_V_load = load i16 %outp1_V_addr" [kernel.cpp:329]   --->   Operation 54 'load' 'outp1_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>

State 6 <SV = 5> <Delay = 5.50>
ST_6 : Operation 55 [2/2] (5.50ns)   --->   "%call_ln329 = call void @Linear_layer_ds1_Pipeline_l_S_k_0_k4, i24 %outp1_V_load, i24 %outp1_V, i16 %empty_410, i14 %sub_ln324, i24 %v176, i22 %sub_ln325, i24 %v251" [kernel.cpp:329]   --->   Operation 55 'call' 'call_ln329' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i15_l_j14_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:322]   --->   Operation 58 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln329 = call void @Linear_layer_ds1_Pipeline_l_S_k_0_k4, i24 %outp1_V_load, i24 %outp1_V, i16 %empty_410, i14 %sub_ln324, i24 %v176, i22 %sub_ln325, i24 %v251" [kernel.cpp:329]   --->   Operation 59 'call' 'call_ln329' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln322 = br void %l_S_k_0_k4" [kernel.cpp:322]   --->   Operation 60 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, i32 %v179, i24 %outp1_V, i24 %v252"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln347 = ret" [kernel.cpp:347]   --->   Operation 62 'ret' 'ret_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v251]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v252]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v179]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j14                   (alloca           ) [ 011111110]
i15                   (alloca           ) [ 011111110]
indvar_flatten13      (alloca           ) [ 011111110]
outp1_V               (alloca           ) [ 001111111]
store_ln321           (store            ) [ 000000000]
store_ln321           (store            ) [ 000000000]
store_ln321           (store            ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
call_ln0              (call             ) [ 000000000]
call_ln0              (call             ) [ 000000000]
br_ln321              (br               ) [ 000000000]
indvar_flatten13_load (load             ) [ 000000000]
icmp_ln321            (icmp             ) [ 000111110]
add_ln321_1           (add              ) [ 000000000]
br_ln321              (br               ) [ 000000000]
j14_load              (load             ) [ 000000000]
i15_load              (load             ) [ 000000000]
add_ln321             (add              ) [ 000000000]
icmp_ln322            (icmp             ) [ 000000000]
select_ln321          (select           ) [ 000011000]
select_ln321_1        (select           ) [ 000010000]
add_ln322             (add              ) [ 000000000]
store_ln322           (store            ) [ 000000000]
store_ln322           (store            ) [ 000000000]
store_ln322           (store            ) [ 000000000]
tmp_s                 (bitconcatenate   ) [ 000000000]
zext_ln324            (zext             ) [ 000000000]
tmp_32                (bitconcatenate   ) [ 000000000]
zext_ln324_3          (zext             ) [ 000000000]
sub_ln324             (sub              ) [ 000001110]
tmp_33                (bitconcatenate   ) [ 000000000]
empty_409             (sub              ) [ 000000000]
zext_ln325            (zext             ) [ 000000000]
empty_410             (add              ) [ 000001110]
p_cast                (zext             ) [ 000000000]
outp1_V_addr          (getelementptr    ) [ 000001000]
tmp_34                (bitconcatenate   ) [ 000000000]
tmp_35                (bitconcatenate   ) [ 000000000]
zext_ln325_1          (zext             ) [ 000000000]
sub_ln325             (sub              ) [ 000000110]
outp1_V_load          (load             ) [ 000000110]
specloopname_ln0      (specloopname     ) [ 000000000]
empty                 (speclooptripcount) [ 000000000]
specloopname_ln322    (specloopname     ) [ 000000000]
call_ln329            (call             ) [ 000000000]
br_ln322              (br               ) [ 000000000]
call_ln0              (call             ) [ 000000000]
ret_ln347             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v176">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v176"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v251">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v251"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v252">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v252"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v179">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v179"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_bias_i16_l_j15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_S_k_0_k4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i15_l_j14_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j14_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j14/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i15_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i15/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten13_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="outp1_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp1_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="outp1_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outp1_V_load/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="116" dir="0" index="3" bw="24" slack="0"/>
<pin id="117" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="1"/>
<pin id="124" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="125" dir="0" index="3" bw="16" slack="2"/>
<pin id="126" dir="0" index="4" bw="14" slack="2"/>
<pin id="127" dir="0" index="5" bw="24" slack="0"/>
<pin id="128" dir="0" index="6" bw="22" slack="1"/>
<pin id="129" dir="0" index="7" bw="24" slack="0"/>
<pin id="130" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln329/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln321_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln321_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln321_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten13_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="2"/>
<pin id="151" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln321_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln321_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j14_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="2"/>
<pin id="166" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j14_load/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i15_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="2"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i15_load/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln321_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln322_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln321_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln321_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln322_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln322_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="2"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln322_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="2"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln322_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="12" slack="2"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln324_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_32_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln324_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_3/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln324_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="0"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln324/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_33_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="1"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_409_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_409/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln325_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_410_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_410/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_34_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="22" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="2"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_35_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="0"/>
<pin id="283" dir="0" index="1" bw="12" slack="2"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln325_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="20" slack="0"/>
<pin id="290" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325_1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln325_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="0" index="1" bw="20" slack="0"/>
<pin id="295" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln325/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j14_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j14 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i15_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i15 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten13_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="322" class="1005" name="select_ln321_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="1"/>
<pin id="324" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln321 "/>
</bind>
</comp>

<comp id="329" class="1005" name="select_ln321_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln321_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sub_ln324_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="2"/>
<pin id="338" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln324 "/>
</bind>
</comp>

<comp id="341" class="1005" name="empty_410_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="2"/>
<pin id="343" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_410 "/>
</bind>
</comp>

<comp id="346" class="1005" name="outp1_V_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="1"/>
<pin id="348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outp1_V_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="sub_ln325_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="1"/>
<pin id="353" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln325 "/>
</bind>
</comp>

<comp id="356" class="1005" name="outp1_V_load_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="1"/>
<pin id="358" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="outp1_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="84" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="121" pin=5"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="121" pin=7"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="164" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="164" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="176" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="170" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="167" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="182" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="158" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="190" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="198" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="219" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="226" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="274" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="72" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="308"><net_src comp="76" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="315"><net_src comp="80" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="325"><net_src comp="182" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="332"><net_src comp="190" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="339"><net_src comp="241" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="344"><net_src comp="263" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="349"><net_src comp="88" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="354"><net_src comp="292" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="121" pin=6"/></net>

<net id="359"><net_src comp="94" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v179 | {1 2 3 8 }
 - Input state : 
	Port: Linear_layer_ds1 : v176 | {6 7 }
	Port: Linear_layer_ds1 : v251 | {6 7 }
	Port: Linear_layer_ds1 : v252 | {3 8 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln321 : 1
		store_ln321 : 1
		store_ln321 : 1
	State 2
	State 3
		icmp_ln321 : 1
		add_ln321_1 : 1
		br_ln321 : 2
		add_ln321 : 1
		icmp_ln322 : 1
		select_ln321 : 2
		select_ln321_1 : 2
		add_ln322 : 3
		store_ln322 : 2
		store_ln322 : 3
		store_ln322 : 4
	State 4
		zext_ln324 : 1
		zext_ln324_3 : 1
		sub_ln324 : 2
		empty_409 : 2
		empty_410 : 3
		p_cast : 4
		outp1_V_addr : 5
		outp1_V_load : 6
	State 5
		zext_ln325_1 : 1
		sub_ln325 : 2
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100 |    0    |    0    |    48   |   121   |
|   call   | grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106 |    0    |    0    |    48   |   121   |
|          |          grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112         |    0    |  3.176  |   394   |   889   |
|          |             grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121            |    4    |  6.352  |   565   |   229   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           add_ln321_1_fu_158                           |    0    |    0    |    0    |    23   |
|    add   |                            add_ln321_fu_170                            |    0    |    0    |    0    |    13   |
|          |                            add_ln322_fu_198                            |    0    |    0    |    0    |    12   |
|          |                            empty_410_fu_263                            |    0    |    0    |    0    |    16   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln324_fu_241                            |    0    |    0    |    0    |    17   |
|    sub   |                            empty_409_fu_254                            |    0    |    0    |    0    |    16   |
|          |                            sub_ln325_fu_292                            |    0    |    0    |    0    |    29   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                            icmp_ln321_fu_152                           |    0    |    0    |    0    |    13   |
|          |                            icmp_ln322_fu_176                           |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln321_fu_182                          |    0    |    0    |    0    |    12   |
|          |                          select_ln321_1_fu_190                         |    0    |    0    |    0    |    4    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_s_fu_219                              |    0    |    0    |    0    |    0    |
|          |                              tmp_32_fu_230                             |    0    |    0    |    0    |    0    |
|bitconcatenate|                              tmp_33_fu_247                             |    0    |    0    |    0    |    0    |
|          |                              tmp_34_fu_274                             |    0    |    0    |    0    |    0    |
|          |                              tmp_35_fu_281                             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln324_fu_226                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln324_3_fu_237                          |    0    |    0    |    0    |    0    |
|   zext   |                            zext_ln325_fu_260                           |    0    |    0    |    0    |    0    |
|          |                              p_cast_fu_269                             |    0    |    0    |    0    |    0    |
|          |                           zext_ln325_1_fu_288                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    4    |  9.528  |   1055  |   1527  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|outp1_V|   96   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   96   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_410_reg_341   |   16   |
|       i15_reg_305      |    4   |
|indvar_flatten13_reg_312|   16   |
|       j14_reg_298      |   12   |
|  outp1_V_addr_reg_346  |   16   |
|  outp1_V_load_reg_356  |   24   |
| select_ln321_1_reg_329 |    4   |
|  select_ln321_reg_322  |   12   |
|    sub_ln324_reg_336   |   14   |
|    sub_ln325_reg_351   |   22   |
+------------------------+--------+
|          Total         |   140  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_94 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    9   |  1055  |  1527  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   140  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |    4   |   11   |  1195  |  1536  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
