===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1894 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2509 ( 16.5%)    0.2509 ( 21.1%)  FIR Parser
    0.9997 ( 65.6%)    0.6663 ( 56.0%)  'firrtl.circuit' Pipeline
    0.1225 (  8.0%)    0.0678 (  5.7%)    'firrtl.module' Pipeline
    0.1064 (  7.0%)    0.0588 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0161 (  1.1%)    0.0090 (  0.8%)      LowerCHIRRTL
    0.0146 (  1.0%)    0.0146 (  1.2%)    InferWidths
    0.0552 (  3.6%)    0.0552 (  4.6%)    InferResets
    0.0018 (  0.1%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0026 (  0.2%)    0.0026 (  0.2%)    PrefixModules
    0.0631 (  4.1%)    0.0631 (  5.3%)    LowerFIRRTLTypes
    0.5788 ( 38.0%)    0.3001 ( 25.2%)    'firrtl.module' Pipeline
    0.0826 (  5.4%)    0.0464 (  3.9%)      ExpandWhens
    0.4961 ( 32.6%)    0.2536 ( 21.3%)      Canonicalizer
    0.0216 (  1.4%)    0.0216 (  1.8%)    Inliner
    0.0267 (  1.8%)    0.0267 (  2.2%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1047 (  6.9%)    0.1047 (  8.8%)    'firrtl.module' Pipeline
    0.1047 (  6.9%)    0.1047 (  8.8%)      Canonicalizer
    0.0097 (  0.6%)    0.0097 (  0.8%)    CreateSiFiveMetadata
    0.0920 (  6.0%)    0.0920 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1113 (  7.3%)    0.1113 (  9.4%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0308 (  2.0%)    0.0308 (  2.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0631 (  4.1%)    0.0631 (  5.3%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0153 (  1.0%)    0.0153 (  1.3%)    PrettifyVerilog
    0.0679 (  4.5%)    0.0679 (  5.7%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5228 (100.0%)    1.1894 (100.0%)  Total

{
  totalTime: 1.199,
  maxMemory: 69201920
}
