{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1730054058249 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bram EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"bram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730054058256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730054058283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730054058283 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730054058325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730054058332 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730054058695 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730054058695 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730054058695 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730054058697 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730054058697 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730054058697 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730054058697 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "443 443 " "No exact pin location assignment(s) for 443 pins of 443 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[0\] " "Pin o_data\[0\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[1\] " "Pin o_data\[0\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[2\] " "Pin o_data\[0\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[3\] " "Pin o_data\[0\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[4\] " "Pin o_data\[0\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[5\] " "Pin o_data\[0\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[6\] " "Pin o_data\[0\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[0\]\[7\] " "Pin o_data\[0\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][0][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[0\] " "Pin o_data\[0\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[1\] " "Pin o_data\[0\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[2\] " "Pin o_data\[0\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[3\] " "Pin o_data\[0\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[4\] " "Pin o_data\[0\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[5\] " "Pin o_data\[0\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[6\] " "Pin o_data\[0\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[1\]\[7\] " "Pin o_data\[0\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][1][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[0\] " "Pin o_data\[0\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[1\] " "Pin o_data\[0\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[2\] " "Pin o_data\[0\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[3\] " "Pin o_data\[0\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[4\] " "Pin o_data\[0\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[5\] " "Pin o_data\[0\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[6\] " "Pin o_data\[0\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[2\]\[7\] " "Pin o_data\[0\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][2][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[0\] " "Pin o_data\[0\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[1\] " "Pin o_data\[0\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[2\] " "Pin o_data\[0\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[3\] " "Pin o_data\[0\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[4\] " "Pin o_data\[0\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[5\] " "Pin o_data\[0\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[6\] " "Pin o_data\[0\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[3\]\[7\] " "Pin o_data\[0\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][3][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[0\] " "Pin o_data\[0\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[1\] " "Pin o_data\[0\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[2\] " "Pin o_data\[0\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[3\] " "Pin o_data\[0\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[4\] " "Pin o_data\[0\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[5\] " "Pin o_data\[0\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[6\] " "Pin o_data\[0\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[4\]\[7\] " "Pin o_data\[0\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][4][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[0\] " "Pin o_data\[0\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[1\] " "Pin o_data\[0\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[2\] " "Pin o_data\[0\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[3\] " "Pin o_data\[0\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[4\] " "Pin o_data\[0\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[5\] " "Pin o_data\[0\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[6\] " "Pin o_data\[0\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[5\]\[7\] " "Pin o_data\[0\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][5][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[0\] " "Pin o_data\[0\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[1\] " "Pin o_data\[0\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[2\] " "Pin o_data\[0\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[3\] " "Pin o_data\[0\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[4\] " "Pin o_data\[0\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[5\] " "Pin o_data\[0\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[6\] " "Pin o_data\[0\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[6\]\[7\] " "Pin o_data\[0\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][6][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[0\] " "Pin o_data\[0\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[1\] " "Pin o_data\[0\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[2\] " "Pin o_data\[0\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[3\] " "Pin o_data\[0\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[4\] " "Pin o_data\[0\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[5\] " "Pin o_data\[0\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[6\] " "Pin o_data\[0\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[7\]\[7\] " "Pin o_data\[0\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][7][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[0\] " "Pin o_data\[0\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[1\] " "Pin o_data\[0\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[2\] " "Pin o_data\[0\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[3\] " "Pin o_data\[0\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[4\] " "Pin o_data\[0\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[5\] " "Pin o_data\[0\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[6\] " "Pin o_data\[0\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\]\[8\]\[7\] " "Pin o_data\[0\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[0][8][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[0][8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[0\] " "Pin o_data\[1\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[1\] " "Pin o_data\[1\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[2\] " "Pin o_data\[1\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[3\] " "Pin o_data\[1\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[4\] " "Pin o_data\[1\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[5\] " "Pin o_data\[1\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[6\] " "Pin o_data\[1\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[0\]\[7\] " "Pin o_data\[1\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][0][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[0\] " "Pin o_data\[1\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[1\] " "Pin o_data\[1\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[2\] " "Pin o_data\[1\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[3\] " "Pin o_data\[1\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[4\] " "Pin o_data\[1\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[5\] " "Pin o_data\[1\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[6\] " "Pin o_data\[1\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[1\]\[7\] " "Pin o_data\[1\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][1][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[0\] " "Pin o_data\[1\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[1\] " "Pin o_data\[1\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[2\] " "Pin o_data\[1\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[3\] " "Pin o_data\[1\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[4\] " "Pin o_data\[1\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[5\] " "Pin o_data\[1\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[6\] " "Pin o_data\[1\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[2\]\[7\] " "Pin o_data\[1\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][2][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[0\] " "Pin o_data\[1\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[1\] " "Pin o_data\[1\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[2\] " "Pin o_data\[1\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[3\] " "Pin o_data\[1\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[4\] " "Pin o_data\[1\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[5\] " "Pin o_data\[1\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[6\] " "Pin o_data\[1\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[3\]\[7\] " "Pin o_data\[1\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][3][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[0\] " "Pin o_data\[1\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[1\] " "Pin o_data\[1\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[2\] " "Pin o_data\[1\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[3\] " "Pin o_data\[1\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[4\] " "Pin o_data\[1\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[5\] " "Pin o_data\[1\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[6\] " "Pin o_data\[1\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[4\]\[7\] " "Pin o_data\[1\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][4][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[0\] " "Pin o_data\[1\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[1\] " "Pin o_data\[1\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[2\] " "Pin o_data\[1\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[3\] " "Pin o_data\[1\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[4\] " "Pin o_data\[1\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[5\] " "Pin o_data\[1\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[6\] " "Pin o_data\[1\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[5\]\[7\] " "Pin o_data\[1\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][5][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[0\] " "Pin o_data\[1\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[1\] " "Pin o_data\[1\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[2\] " "Pin o_data\[1\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[3\] " "Pin o_data\[1\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[4\] " "Pin o_data\[1\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[5\] " "Pin o_data\[1\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[6\] " "Pin o_data\[1\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[6\]\[7\] " "Pin o_data\[1\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][6][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[0\] " "Pin o_data\[1\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[1\] " "Pin o_data\[1\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[2\] " "Pin o_data\[1\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[3\] " "Pin o_data\[1\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[4\] " "Pin o_data\[1\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[5\] " "Pin o_data\[1\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[6\] " "Pin o_data\[1\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[7\]\[7\] " "Pin o_data\[1\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][7][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[0\] " "Pin o_data\[1\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[1\] " "Pin o_data\[1\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[2\] " "Pin o_data\[1\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[3\] " "Pin o_data\[1\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[4\] " "Pin o_data\[1\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[5\] " "Pin o_data\[1\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[6\] " "Pin o_data\[1\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\]\[8\]\[7\] " "Pin o_data\[1\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[1][8][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[1][8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[0\] " "Pin o_data\[2\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[1\] " "Pin o_data\[2\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[2\] " "Pin o_data\[2\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[3\] " "Pin o_data\[2\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[4\] " "Pin o_data\[2\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[5\] " "Pin o_data\[2\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[6\] " "Pin o_data\[2\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[0\]\[7\] " "Pin o_data\[2\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][0][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[0\] " "Pin o_data\[2\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[1\] " "Pin o_data\[2\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[2\] " "Pin o_data\[2\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[3\] " "Pin o_data\[2\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[4\] " "Pin o_data\[2\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[5\] " "Pin o_data\[2\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[6\] " "Pin o_data\[2\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[1\]\[7\] " "Pin o_data\[2\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][1][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[0\] " "Pin o_data\[2\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[1\] " "Pin o_data\[2\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[2\] " "Pin o_data\[2\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[3\] " "Pin o_data\[2\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[4\] " "Pin o_data\[2\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[5\] " "Pin o_data\[2\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[6\] " "Pin o_data\[2\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[2\]\[7\] " "Pin o_data\[2\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][2][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[0\] " "Pin o_data\[2\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[1\] " "Pin o_data\[2\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[2\] " "Pin o_data\[2\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[3\] " "Pin o_data\[2\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[4\] " "Pin o_data\[2\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[5\] " "Pin o_data\[2\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[6\] " "Pin o_data\[2\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[3\]\[7\] " "Pin o_data\[2\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][3][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[0\] " "Pin o_data\[2\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[1\] " "Pin o_data\[2\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[2\] " "Pin o_data\[2\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[3\] " "Pin o_data\[2\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[4\] " "Pin o_data\[2\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[5\] " "Pin o_data\[2\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[6\] " "Pin o_data\[2\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[4\]\[7\] " "Pin o_data\[2\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][4][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[0\] " "Pin o_data\[2\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[1\] " "Pin o_data\[2\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[2\] " "Pin o_data\[2\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[3\] " "Pin o_data\[2\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[4\] " "Pin o_data\[2\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[5\] " "Pin o_data\[2\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[6\] " "Pin o_data\[2\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[5\]\[7\] " "Pin o_data\[2\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][5][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[0\] " "Pin o_data\[2\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[1\] " "Pin o_data\[2\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[2\] " "Pin o_data\[2\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[3\] " "Pin o_data\[2\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[4\] " "Pin o_data\[2\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[5\] " "Pin o_data\[2\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[6\] " "Pin o_data\[2\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[6\]\[7\] " "Pin o_data\[2\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][6][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[0\] " "Pin o_data\[2\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[1\] " "Pin o_data\[2\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[2\] " "Pin o_data\[2\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[3\] " "Pin o_data\[2\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[4\] " "Pin o_data\[2\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[5\] " "Pin o_data\[2\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[6\] " "Pin o_data\[2\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[7\]\[7\] " "Pin o_data\[2\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][7][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[0\] " "Pin o_data\[2\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[1\] " "Pin o_data\[2\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[2\] " "Pin o_data\[2\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[3\] " "Pin o_data\[2\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[4\] " "Pin o_data\[2\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[5\] " "Pin o_data\[2\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[6\] " "Pin o_data\[2\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\]\[8\]\[7\] " "Pin o_data\[2\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[2][8][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[2][8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[0\] " "Pin o_data\[3\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[1\] " "Pin o_data\[3\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[2\] " "Pin o_data\[3\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[3\] " "Pin o_data\[3\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[4\] " "Pin o_data\[3\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[5\] " "Pin o_data\[3\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[6\] " "Pin o_data\[3\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[0\]\[7\] " "Pin o_data\[3\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][0][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[0\] " "Pin o_data\[3\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[1\] " "Pin o_data\[3\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[2\] " "Pin o_data\[3\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[3\] " "Pin o_data\[3\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[4\] " "Pin o_data\[3\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[5\] " "Pin o_data\[3\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[6\] " "Pin o_data\[3\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[1\]\[7\] " "Pin o_data\[3\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][1][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[0\] " "Pin o_data\[3\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[1\] " "Pin o_data\[3\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[2\] " "Pin o_data\[3\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[3\] " "Pin o_data\[3\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[4\] " "Pin o_data\[3\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[5\] " "Pin o_data\[3\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[6\] " "Pin o_data\[3\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[2\]\[7\] " "Pin o_data\[3\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][2][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[0\] " "Pin o_data\[3\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[1\] " "Pin o_data\[3\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[2\] " "Pin o_data\[3\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[3\] " "Pin o_data\[3\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[4\] " "Pin o_data\[3\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[5\] " "Pin o_data\[3\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[6\] " "Pin o_data\[3\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[3\]\[7\] " "Pin o_data\[3\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][3][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[0\] " "Pin o_data\[3\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[1\] " "Pin o_data\[3\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[2\] " "Pin o_data\[3\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[3\] " "Pin o_data\[3\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[4\] " "Pin o_data\[3\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[5\] " "Pin o_data\[3\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[6\] " "Pin o_data\[3\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[4\]\[7\] " "Pin o_data\[3\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][4][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[0\] " "Pin o_data\[3\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[1\] " "Pin o_data\[3\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[2\] " "Pin o_data\[3\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[3\] " "Pin o_data\[3\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[4\] " "Pin o_data\[3\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[5\] " "Pin o_data\[3\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[6\] " "Pin o_data\[3\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[5\]\[7\] " "Pin o_data\[3\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][5][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[0\] " "Pin o_data\[3\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[1\] " "Pin o_data\[3\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[2\] " "Pin o_data\[3\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[3\] " "Pin o_data\[3\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[4\] " "Pin o_data\[3\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[5\] " "Pin o_data\[3\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[6\] " "Pin o_data\[3\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[6\]\[7\] " "Pin o_data\[3\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][6][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[0\] " "Pin o_data\[3\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[1\] " "Pin o_data\[3\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[2\] " "Pin o_data\[3\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[3\] " "Pin o_data\[3\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[4\] " "Pin o_data\[3\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[5\] " "Pin o_data\[3\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[6\] " "Pin o_data\[3\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[7\]\[7\] " "Pin o_data\[3\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][7][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[0\] " "Pin o_data\[3\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[1\] " "Pin o_data\[3\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[2\] " "Pin o_data\[3\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[3\] " "Pin o_data\[3\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[4\] " "Pin o_data\[3\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[5\] " "Pin o_data\[3\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[6\] " "Pin o_data\[3\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\]\[8\]\[7\] " "Pin o_data\[3\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[3][8][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[3][8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[0\] " "Pin o_data\[4\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[1\] " "Pin o_data\[4\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[2\] " "Pin o_data\[4\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[3\] " "Pin o_data\[4\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[4\] " "Pin o_data\[4\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[5\] " "Pin o_data\[4\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[6\] " "Pin o_data\[4\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[0\]\[7\] " "Pin o_data\[4\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][0][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[0\] " "Pin o_data\[4\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[1\] " "Pin o_data\[4\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[2\] " "Pin o_data\[4\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[3\] " "Pin o_data\[4\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[4\] " "Pin o_data\[4\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[5\] " "Pin o_data\[4\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[6\] " "Pin o_data\[4\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[1\]\[7\] " "Pin o_data\[4\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][1][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[0\] " "Pin o_data\[4\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[1\] " "Pin o_data\[4\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[2\] " "Pin o_data\[4\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[3\] " "Pin o_data\[4\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[4\] " "Pin o_data\[4\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[5\] " "Pin o_data\[4\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[6\] " "Pin o_data\[4\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[2\]\[7\] " "Pin o_data\[4\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][2][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[0\] " "Pin o_data\[4\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[1\] " "Pin o_data\[4\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[2\] " "Pin o_data\[4\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[3\] " "Pin o_data\[4\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[4\] " "Pin o_data\[4\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[5\] " "Pin o_data\[4\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[6\] " "Pin o_data\[4\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[3\]\[7\] " "Pin o_data\[4\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][3][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[0\] " "Pin o_data\[4\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[1\] " "Pin o_data\[4\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[2\] " "Pin o_data\[4\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[3\] " "Pin o_data\[4\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[4\] " "Pin o_data\[4\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[5\] " "Pin o_data\[4\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[6\] " "Pin o_data\[4\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[4\]\[7\] " "Pin o_data\[4\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][4][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[0\] " "Pin o_data\[4\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[1\] " "Pin o_data\[4\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[2\] " "Pin o_data\[4\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[3\] " "Pin o_data\[4\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[4\] " "Pin o_data\[4\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[5\] " "Pin o_data\[4\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[6\] " "Pin o_data\[4\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[5\]\[7\] " "Pin o_data\[4\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][5][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[0\] " "Pin o_data\[4\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[1\] " "Pin o_data\[4\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[2\] " "Pin o_data\[4\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[3\] " "Pin o_data\[4\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[4\] " "Pin o_data\[4\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[5\] " "Pin o_data\[4\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[6\] " "Pin o_data\[4\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[6\]\[7\] " "Pin o_data\[4\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][6][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[0\] " "Pin o_data\[4\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[1\] " "Pin o_data\[4\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[2\] " "Pin o_data\[4\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[3\] " "Pin o_data\[4\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[4\] " "Pin o_data\[4\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[5\] " "Pin o_data\[4\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[6\] " "Pin o_data\[4\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[7\]\[7\] " "Pin o_data\[4\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][7][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[0\] " "Pin o_data\[4\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[1\] " "Pin o_data\[4\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[2\] " "Pin o_data\[4\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[3\] " "Pin o_data\[4\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[4\] " "Pin o_data\[4\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[5\] " "Pin o_data\[4\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[6\] " "Pin o_data\[4\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\]\[8\]\[7\] " "Pin o_data\[4\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[4][8][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[4][8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[0\] " "Pin o_data\[5\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[1\] " "Pin o_data\[5\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[2\] " "Pin o_data\[5\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[3\] " "Pin o_data\[5\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[4\] " "Pin o_data\[5\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[5\] " "Pin o_data\[5\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[6\] " "Pin o_data\[5\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[0\]\[7\] " "Pin o_data\[5\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][0][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[0\] " "Pin o_data\[5\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[1\] " "Pin o_data\[5\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[2\] " "Pin o_data\[5\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[3\] " "Pin o_data\[5\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[4\] " "Pin o_data\[5\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[5\] " "Pin o_data\[5\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[6\] " "Pin o_data\[5\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[1\]\[7\] " "Pin o_data\[5\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][1][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[0\] " "Pin o_data\[5\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[1\] " "Pin o_data\[5\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[2\] " "Pin o_data\[5\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[3\] " "Pin o_data\[5\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[4\] " "Pin o_data\[5\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[5\] " "Pin o_data\[5\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[6\] " "Pin o_data\[5\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[2\]\[7\] " "Pin o_data\[5\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][2][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[0\] " "Pin o_data\[5\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[1\] " "Pin o_data\[5\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[2\] " "Pin o_data\[5\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[3\] " "Pin o_data\[5\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[4\] " "Pin o_data\[5\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[5\] " "Pin o_data\[5\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[6\] " "Pin o_data\[5\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[3\]\[7\] " "Pin o_data\[5\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][3][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[0\] " "Pin o_data\[5\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[1\] " "Pin o_data\[5\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[2\] " "Pin o_data\[5\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[3\] " "Pin o_data\[5\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[4\] " "Pin o_data\[5\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[5\] " "Pin o_data\[5\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[6\] " "Pin o_data\[5\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[4\]\[7\] " "Pin o_data\[5\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][4][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[0\] " "Pin o_data\[5\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[1\] " "Pin o_data\[5\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[2\] " "Pin o_data\[5\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[3\] " "Pin o_data\[5\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[4\] " "Pin o_data\[5\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[5\] " "Pin o_data\[5\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[6\] " "Pin o_data\[5\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[5\]\[7\] " "Pin o_data\[5\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][5][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[0\] " "Pin o_data\[5\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[1\] " "Pin o_data\[5\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[2\] " "Pin o_data\[5\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[3\] " "Pin o_data\[5\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[4\] " "Pin o_data\[5\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[5\] " "Pin o_data\[5\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[6\] " "Pin o_data\[5\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[6\]\[7\] " "Pin o_data\[5\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][6][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[0\] " "Pin o_data\[5\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[1\] " "Pin o_data\[5\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[2\] " "Pin o_data\[5\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[3\] " "Pin o_data\[5\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[4\] " "Pin o_data\[5\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[5\] " "Pin o_data\[5\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[6\] " "Pin o_data\[5\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[7\]\[7\] " "Pin o_data\[5\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][7][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[0\] " "Pin o_data\[5\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[1\] " "Pin o_data\[5\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[2\] " "Pin o_data\[5\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[3\] " "Pin o_data\[5\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[4\] " "Pin o_data\[5\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[5\] " "Pin o_data\[5\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[6\] " "Pin o_data\[5\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\]\[8\]\[7\] " "Pin o_data\[5\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_data[5][8][7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data[5][8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clk " "Pin i_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_rst " "Pin in_rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_rst } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_wren " "Pin i_wren not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_wren } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[0\] " "Pin i_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[0] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[1\] " "Pin i_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[1] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[2\] " "Pin i_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[2] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[3\] " "Pin i_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[3] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[4\] " "Pin i_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[4] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[5\] " "Pin i_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[5] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[6\] " "Pin i_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[6] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[7\] " "Pin i_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_data[7] } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730054058771 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1730054058771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bram.sdc " "Synopsys Design Constraints File file not found: 'bram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730054058879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730054058879 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730054058882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node i_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730054058891 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730054058891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node in_rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730054058892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel0\[0\]~0 " "Destination node pixel0\[0\]~0" {  } { { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel0[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1730054058892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1730054058892 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_rst } } } { "bram.sv" "" { Text "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/bram.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730054058892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730054058939 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730054058940 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730054058940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730054058940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730054058941 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730054058941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730054058941 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730054058942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730054058952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1730054058952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730054058952 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "441 unused 3.3V 9 432 0 " "Number of I/O pins in group: 441 (unused VREF, 3.3V VCCIO, 9 input, 432 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1730054058954 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1730054058954 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730054058954 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730054058955 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1730054058955 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730054058955 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730054059069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730054060118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730054060176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730054060184 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730054060752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730054060752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730054060804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1730054061424 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730054061424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730054061676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1730054061677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730054061677 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1730054061689 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730054061692 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "432 " "Found 432 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[0\] 0 " "Pin \"o_data\[0\]\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[1\] 0 " "Pin \"o_data\[0\]\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[2\] 0 " "Pin \"o_data\[0\]\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[3\] 0 " "Pin \"o_data\[0\]\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[4\] 0 " "Pin \"o_data\[0\]\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[5\] 0 " "Pin \"o_data\[0\]\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[6\] 0 " "Pin \"o_data\[0\]\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[0\]\[7\] 0 " "Pin \"o_data\[0\]\[0\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[0\] 0 " "Pin \"o_data\[0\]\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[1\] 0 " "Pin \"o_data\[0\]\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[2\] 0 " "Pin \"o_data\[0\]\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[3\] 0 " "Pin \"o_data\[0\]\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[4\] 0 " "Pin \"o_data\[0\]\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[5\] 0 " "Pin \"o_data\[0\]\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[6\] 0 " "Pin \"o_data\[0\]\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[1\]\[7\] 0 " "Pin \"o_data\[0\]\[1\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[0\] 0 " "Pin \"o_data\[0\]\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[1\] 0 " "Pin \"o_data\[0\]\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[2\] 0 " "Pin \"o_data\[0\]\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[3\] 0 " "Pin \"o_data\[0\]\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[4\] 0 " "Pin \"o_data\[0\]\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[5\] 0 " "Pin \"o_data\[0\]\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[6\] 0 " "Pin \"o_data\[0\]\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[2\]\[7\] 0 " "Pin \"o_data\[0\]\[2\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[0\] 0 " "Pin \"o_data\[0\]\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[1\] 0 " "Pin \"o_data\[0\]\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[2\] 0 " "Pin \"o_data\[0\]\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[3\] 0 " "Pin \"o_data\[0\]\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[4\] 0 " "Pin \"o_data\[0\]\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[5\] 0 " "Pin \"o_data\[0\]\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[6\] 0 " "Pin \"o_data\[0\]\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[3\]\[7\] 0 " "Pin \"o_data\[0\]\[3\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[0\] 0 " "Pin \"o_data\[0\]\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[1\] 0 " "Pin \"o_data\[0\]\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[2\] 0 " "Pin \"o_data\[0\]\[4\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[3\] 0 " "Pin \"o_data\[0\]\[4\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[4\] 0 " "Pin \"o_data\[0\]\[4\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[5\] 0 " "Pin \"o_data\[0\]\[4\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[6\] 0 " "Pin \"o_data\[0\]\[4\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[4\]\[7\] 0 " "Pin \"o_data\[0\]\[4\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[0\] 0 " "Pin \"o_data\[0\]\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[1\] 0 " "Pin \"o_data\[0\]\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[2\] 0 " "Pin \"o_data\[0\]\[5\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[3\] 0 " "Pin \"o_data\[0\]\[5\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[4\] 0 " "Pin \"o_data\[0\]\[5\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[5\] 0 " "Pin \"o_data\[0\]\[5\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[6\] 0 " "Pin \"o_data\[0\]\[5\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[5\]\[7\] 0 " "Pin \"o_data\[0\]\[5\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[0\] 0 " "Pin \"o_data\[0\]\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[1\] 0 " "Pin \"o_data\[0\]\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[2\] 0 " "Pin \"o_data\[0\]\[6\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[3\] 0 " "Pin \"o_data\[0\]\[6\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[4\] 0 " "Pin \"o_data\[0\]\[6\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[5\] 0 " "Pin \"o_data\[0\]\[6\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[6\] 0 " "Pin \"o_data\[0\]\[6\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[6\]\[7\] 0 " "Pin \"o_data\[0\]\[6\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[0\] 0 " "Pin \"o_data\[0\]\[7\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[1\] 0 " "Pin \"o_data\[0\]\[7\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[2\] 0 " "Pin \"o_data\[0\]\[7\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[3\] 0 " "Pin \"o_data\[0\]\[7\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[4\] 0 " "Pin \"o_data\[0\]\[7\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[5\] 0 " "Pin \"o_data\[0\]\[7\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[6\] 0 " "Pin \"o_data\[0\]\[7\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[7\]\[7\] 0 " "Pin \"o_data\[0\]\[7\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[0\] 0 " "Pin \"o_data\[0\]\[8\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[1\] 0 " "Pin \"o_data\[0\]\[8\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[2\] 0 " "Pin \"o_data\[0\]\[8\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[3\] 0 " "Pin \"o_data\[0\]\[8\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[4\] 0 " "Pin \"o_data\[0\]\[8\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[5\] 0 " "Pin \"o_data\[0\]\[8\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[6\] 0 " "Pin \"o_data\[0\]\[8\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\]\[8\]\[7\] 0 " "Pin \"o_data\[0\]\[8\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[0\] 0 " "Pin \"o_data\[1\]\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[1\] 0 " "Pin \"o_data\[1\]\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[2\] 0 " "Pin \"o_data\[1\]\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[3\] 0 " "Pin \"o_data\[1\]\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[4\] 0 " "Pin \"o_data\[1\]\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[5\] 0 " "Pin \"o_data\[1\]\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[6\] 0 " "Pin \"o_data\[1\]\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[0\]\[7\] 0 " "Pin \"o_data\[1\]\[0\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[0\] 0 " "Pin \"o_data\[1\]\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[1\] 0 " "Pin \"o_data\[1\]\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[2\] 0 " "Pin \"o_data\[1\]\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[3\] 0 " "Pin \"o_data\[1\]\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[4\] 0 " "Pin \"o_data\[1\]\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[5\] 0 " "Pin \"o_data\[1\]\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[6\] 0 " "Pin \"o_data\[1\]\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[1\]\[7\] 0 " "Pin \"o_data\[1\]\[1\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[0\] 0 " "Pin \"o_data\[1\]\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[1\] 0 " "Pin \"o_data\[1\]\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[2\] 0 " "Pin \"o_data\[1\]\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[3\] 0 " "Pin \"o_data\[1\]\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[4\] 0 " "Pin \"o_data\[1\]\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[5\] 0 " "Pin \"o_data\[1\]\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[6\] 0 " "Pin \"o_data\[1\]\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[2\]\[7\] 0 " "Pin \"o_data\[1\]\[2\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[0\] 0 " "Pin \"o_data\[1\]\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[1\] 0 " "Pin \"o_data\[1\]\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[2\] 0 " "Pin \"o_data\[1\]\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[3\] 0 " "Pin \"o_data\[1\]\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[4\] 0 " "Pin \"o_data\[1\]\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[5\] 0 " "Pin \"o_data\[1\]\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[6\] 0 " "Pin \"o_data\[1\]\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[3\]\[7\] 0 " "Pin \"o_data\[1\]\[3\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[0\] 0 " "Pin \"o_data\[1\]\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[1\] 0 " "Pin \"o_data\[1\]\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[2\] 0 " "Pin \"o_data\[1\]\[4\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[3\] 0 " "Pin \"o_data\[1\]\[4\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[4\] 0 " "Pin \"o_data\[1\]\[4\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[5\] 0 " "Pin \"o_data\[1\]\[4\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[6\] 0 " "Pin \"o_data\[1\]\[4\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[4\]\[7\] 0 " "Pin \"o_data\[1\]\[4\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[0\] 0 " "Pin \"o_data\[1\]\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[1\] 0 " "Pin \"o_data\[1\]\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[2\] 0 " "Pin \"o_data\[1\]\[5\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[3\] 0 " "Pin \"o_data\[1\]\[5\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[4\] 0 " "Pin \"o_data\[1\]\[5\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[5\] 0 " "Pin \"o_data\[1\]\[5\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[6\] 0 " "Pin \"o_data\[1\]\[5\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[5\]\[7\] 0 " "Pin \"o_data\[1\]\[5\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[0\] 0 " "Pin \"o_data\[1\]\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[1\] 0 " "Pin \"o_data\[1\]\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[2\] 0 " "Pin \"o_data\[1\]\[6\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[3\] 0 " "Pin \"o_data\[1\]\[6\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[4\] 0 " "Pin \"o_data\[1\]\[6\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[5\] 0 " "Pin \"o_data\[1\]\[6\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[6\] 0 " "Pin \"o_data\[1\]\[6\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[6\]\[7\] 0 " "Pin \"o_data\[1\]\[6\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[0\] 0 " "Pin \"o_data\[1\]\[7\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[1\] 0 " "Pin \"o_data\[1\]\[7\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[2\] 0 " "Pin \"o_data\[1\]\[7\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[3\] 0 " "Pin \"o_data\[1\]\[7\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[4\] 0 " "Pin \"o_data\[1\]\[7\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[5\] 0 " "Pin \"o_data\[1\]\[7\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[6\] 0 " "Pin \"o_data\[1\]\[7\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[7\]\[7\] 0 " "Pin \"o_data\[1\]\[7\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[0\] 0 " "Pin \"o_data\[1\]\[8\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[1\] 0 " "Pin \"o_data\[1\]\[8\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[2\] 0 " "Pin \"o_data\[1\]\[8\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[3\] 0 " "Pin \"o_data\[1\]\[8\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[4\] 0 " "Pin \"o_data\[1\]\[8\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[5\] 0 " "Pin \"o_data\[1\]\[8\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[6\] 0 " "Pin \"o_data\[1\]\[8\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\]\[8\]\[7\] 0 " "Pin \"o_data\[1\]\[8\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[0\] 0 " "Pin \"o_data\[2\]\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[1\] 0 " "Pin \"o_data\[2\]\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[2\] 0 " "Pin \"o_data\[2\]\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[3\] 0 " "Pin \"o_data\[2\]\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[4\] 0 " "Pin \"o_data\[2\]\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[5\] 0 " "Pin \"o_data\[2\]\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[6\] 0 " "Pin \"o_data\[2\]\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[0\]\[7\] 0 " "Pin \"o_data\[2\]\[0\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[0\] 0 " "Pin \"o_data\[2\]\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[1\] 0 " "Pin \"o_data\[2\]\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[2\] 0 " "Pin \"o_data\[2\]\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[3\] 0 " "Pin \"o_data\[2\]\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[4\] 0 " "Pin \"o_data\[2\]\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[5\] 0 " "Pin \"o_data\[2\]\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[6\] 0 " "Pin \"o_data\[2\]\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[1\]\[7\] 0 " "Pin \"o_data\[2\]\[1\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[0\] 0 " "Pin \"o_data\[2\]\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[1\] 0 " "Pin \"o_data\[2\]\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[2\] 0 " "Pin \"o_data\[2\]\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[3\] 0 " "Pin \"o_data\[2\]\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[4\] 0 " "Pin \"o_data\[2\]\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[5\] 0 " "Pin \"o_data\[2\]\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[6\] 0 " "Pin \"o_data\[2\]\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[2\]\[7\] 0 " "Pin \"o_data\[2\]\[2\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[0\] 0 " "Pin \"o_data\[2\]\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[1\] 0 " "Pin \"o_data\[2\]\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[2\] 0 " "Pin \"o_data\[2\]\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[3\] 0 " "Pin \"o_data\[2\]\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[4\] 0 " "Pin \"o_data\[2\]\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[5\] 0 " "Pin \"o_data\[2\]\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[6\] 0 " "Pin \"o_data\[2\]\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[3\]\[7\] 0 " "Pin \"o_data\[2\]\[3\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[0\] 0 " "Pin \"o_data\[2\]\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[1\] 0 " "Pin \"o_data\[2\]\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[2\] 0 " "Pin \"o_data\[2\]\[4\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[3\] 0 " "Pin \"o_data\[2\]\[4\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[4\] 0 " "Pin \"o_data\[2\]\[4\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[5\] 0 " "Pin \"o_data\[2\]\[4\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[6\] 0 " "Pin \"o_data\[2\]\[4\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[4\]\[7\] 0 " "Pin \"o_data\[2\]\[4\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[0\] 0 " "Pin \"o_data\[2\]\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[1\] 0 " "Pin \"o_data\[2\]\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[2\] 0 " "Pin \"o_data\[2\]\[5\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[3\] 0 " "Pin \"o_data\[2\]\[5\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[4\] 0 " "Pin \"o_data\[2\]\[5\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[5\] 0 " "Pin \"o_data\[2\]\[5\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[6\] 0 " "Pin \"o_data\[2\]\[5\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[5\]\[7\] 0 " "Pin \"o_data\[2\]\[5\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[0\] 0 " "Pin \"o_data\[2\]\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[1\] 0 " "Pin \"o_data\[2\]\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[2\] 0 " "Pin \"o_data\[2\]\[6\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[3\] 0 " "Pin \"o_data\[2\]\[6\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[4\] 0 " "Pin \"o_data\[2\]\[6\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[5\] 0 " "Pin \"o_data\[2\]\[6\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[6\] 0 " "Pin \"o_data\[2\]\[6\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[6\]\[7\] 0 " "Pin \"o_data\[2\]\[6\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[0\] 0 " "Pin \"o_data\[2\]\[7\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[1\] 0 " "Pin \"o_data\[2\]\[7\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[2\] 0 " "Pin \"o_data\[2\]\[7\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[3\] 0 " "Pin \"o_data\[2\]\[7\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[4\] 0 " "Pin \"o_data\[2\]\[7\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[5\] 0 " "Pin \"o_data\[2\]\[7\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[6\] 0 " "Pin \"o_data\[2\]\[7\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[7\]\[7\] 0 " "Pin \"o_data\[2\]\[7\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[0\] 0 " "Pin \"o_data\[2\]\[8\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[1\] 0 " "Pin \"o_data\[2\]\[8\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[2\] 0 " "Pin \"o_data\[2\]\[8\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[3\] 0 " "Pin \"o_data\[2\]\[8\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[4\] 0 " "Pin \"o_data\[2\]\[8\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[5\] 0 " "Pin \"o_data\[2\]\[8\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[6\] 0 " "Pin \"o_data\[2\]\[8\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\]\[8\]\[7\] 0 " "Pin \"o_data\[2\]\[8\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[0\] 0 " "Pin \"o_data\[3\]\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[1\] 0 " "Pin \"o_data\[3\]\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[2\] 0 " "Pin \"o_data\[3\]\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[3\] 0 " "Pin \"o_data\[3\]\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[4\] 0 " "Pin \"o_data\[3\]\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[5\] 0 " "Pin \"o_data\[3\]\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[6\] 0 " "Pin \"o_data\[3\]\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[0\]\[7\] 0 " "Pin \"o_data\[3\]\[0\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[0\] 0 " "Pin \"o_data\[3\]\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[1\] 0 " "Pin \"o_data\[3\]\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[2\] 0 " "Pin \"o_data\[3\]\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[3\] 0 " "Pin \"o_data\[3\]\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[4\] 0 " "Pin \"o_data\[3\]\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[5\] 0 " "Pin \"o_data\[3\]\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[6\] 0 " "Pin \"o_data\[3\]\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[1\]\[7\] 0 " "Pin \"o_data\[3\]\[1\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[0\] 0 " "Pin \"o_data\[3\]\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[1\] 0 " "Pin \"o_data\[3\]\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[2\] 0 " "Pin \"o_data\[3\]\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[3\] 0 " "Pin \"o_data\[3\]\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[4\] 0 " "Pin \"o_data\[3\]\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[5\] 0 " "Pin \"o_data\[3\]\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[6\] 0 " "Pin \"o_data\[3\]\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[2\]\[7\] 0 " "Pin \"o_data\[3\]\[2\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[0\] 0 " "Pin \"o_data\[3\]\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[1\] 0 " "Pin \"o_data\[3\]\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[2\] 0 " "Pin \"o_data\[3\]\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[3\] 0 " "Pin \"o_data\[3\]\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[4\] 0 " "Pin \"o_data\[3\]\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[5\] 0 " "Pin \"o_data\[3\]\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[6\] 0 " "Pin \"o_data\[3\]\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[3\]\[7\] 0 " "Pin \"o_data\[3\]\[3\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[0\] 0 " "Pin \"o_data\[3\]\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[1\] 0 " "Pin \"o_data\[3\]\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[2\] 0 " "Pin \"o_data\[3\]\[4\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[3\] 0 " "Pin \"o_data\[3\]\[4\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[4\] 0 " "Pin \"o_data\[3\]\[4\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[5\] 0 " "Pin \"o_data\[3\]\[4\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[6\] 0 " "Pin \"o_data\[3\]\[4\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[4\]\[7\] 0 " "Pin \"o_data\[3\]\[4\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[0\] 0 " "Pin \"o_data\[3\]\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[1\] 0 " "Pin \"o_data\[3\]\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[2\] 0 " "Pin \"o_data\[3\]\[5\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[3\] 0 " "Pin \"o_data\[3\]\[5\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[4\] 0 " "Pin \"o_data\[3\]\[5\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[5\] 0 " "Pin \"o_data\[3\]\[5\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[6\] 0 " "Pin \"o_data\[3\]\[5\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[5\]\[7\] 0 " "Pin \"o_data\[3\]\[5\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[0\] 0 " "Pin \"o_data\[3\]\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[1\] 0 " "Pin \"o_data\[3\]\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[2\] 0 " "Pin \"o_data\[3\]\[6\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[3\] 0 " "Pin \"o_data\[3\]\[6\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[4\] 0 " "Pin \"o_data\[3\]\[6\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[5\] 0 " "Pin \"o_data\[3\]\[6\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[6\] 0 " "Pin \"o_data\[3\]\[6\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[6\]\[7\] 0 " "Pin \"o_data\[3\]\[6\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[0\] 0 " "Pin \"o_data\[3\]\[7\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[1\] 0 " "Pin \"o_data\[3\]\[7\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[2\] 0 " "Pin \"o_data\[3\]\[7\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[3\] 0 " "Pin \"o_data\[3\]\[7\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[4\] 0 " "Pin \"o_data\[3\]\[7\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[5\] 0 " "Pin \"o_data\[3\]\[7\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[6\] 0 " "Pin \"o_data\[3\]\[7\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[7\]\[7\] 0 " "Pin \"o_data\[3\]\[7\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[0\] 0 " "Pin \"o_data\[3\]\[8\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[1\] 0 " "Pin \"o_data\[3\]\[8\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[2\] 0 " "Pin \"o_data\[3\]\[8\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[3\] 0 " "Pin \"o_data\[3\]\[8\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[4\] 0 " "Pin \"o_data\[3\]\[8\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[5\] 0 " "Pin \"o_data\[3\]\[8\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[6\] 0 " "Pin \"o_data\[3\]\[8\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\]\[8\]\[7\] 0 " "Pin \"o_data\[3\]\[8\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[0\] 0 " "Pin \"o_data\[4\]\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[1\] 0 " "Pin \"o_data\[4\]\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[2\] 0 " "Pin \"o_data\[4\]\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[3\] 0 " "Pin \"o_data\[4\]\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[4\] 0 " "Pin \"o_data\[4\]\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[5\] 0 " "Pin \"o_data\[4\]\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[6\] 0 " "Pin \"o_data\[4\]\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[0\]\[7\] 0 " "Pin \"o_data\[4\]\[0\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[0\] 0 " "Pin \"o_data\[4\]\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[1\] 0 " "Pin \"o_data\[4\]\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[2\] 0 " "Pin \"o_data\[4\]\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[3\] 0 " "Pin \"o_data\[4\]\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[4\] 0 " "Pin \"o_data\[4\]\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[5\] 0 " "Pin \"o_data\[4\]\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[6\] 0 " "Pin \"o_data\[4\]\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[1\]\[7\] 0 " "Pin \"o_data\[4\]\[1\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[0\] 0 " "Pin \"o_data\[4\]\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[1\] 0 " "Pin \"o_data\[4\]\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[2\] 0 " "Pin \"o_data\[4\]\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[3\] 0 " "Pin \"o_data\[4\]\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[4\] 0 " "Pin \"o_data\[4\]\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[5\] 0 " "Pin \"o_data\[4\]\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[6\] 0 " "Pin \"o_data\[4\]\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[2\]\[7\] 0 " "Pin \"o_data\[4\]\[2\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[0\] 0 " "Pin \"o_data\[4\]\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[1\] 0 " "Pin \"o_data\[4\]\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[2\] 0 " "Pin \"o_data\[4\]\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[3\] 0 " "Pin \"o_data\[4\]\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[4\] 0 " "Pin \"o_data\[4\]\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[5\] 0 " "Pin \"o_data\[4\]\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[6\] 0 " "Pin \"o_data\[4\]\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[3\]\[7\] 0 " "Pin \"o_data\[4\]\[3\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[0\] 0 " "Pin \"o_data\[4\]\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[1\] 0 " "Pin \"o_data\[4\]\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[2\] 0 " "Pin \"o_data\[4\]\[4\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[3\] 0 " "Pin \"o_data\[4\]\[4\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[4\] 0 " "Pin \"o_data\[4\]\[4\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[5\] 0 " "Pin \"o_data\[4\]\[4\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[6\] 0 " "Pin \"o_data\[4\]\[4\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[4\]\[7\] 0 " "Pin \"o_data\[4\]\[4\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[0\] 0 " "Pin \"o_data\[4\]\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[1\] 0 " "Pin \"o_data\[4\]\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[2\] 0 " "Pin \"o_data\[4\]\[5\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[3\] 0 " "Pin \"o_data\[4\]\[5\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[4\] 0 " "Pin \"o_data\[4\]\[5\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[5\] 0 " "Pin \"o_data\[4\]\[5\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[6\] 0 " "Pin \"o_data\[4\]\[5\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[5\]\[7\] 0 " "Pin \"o_data\[4\]\[5\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[0\] 0 " "Pin \"o_data\[4\]\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[1\] 0 " "Pin \"o_data\[4\]\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[2\] 0 " "Pin \"o_data\[4\]\[6\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[3\] 0 " "Pin \"o_data\[4\]\[6\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[4\] 0 " "Pin \"o_data\[4\]\[6\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[5\] 0 " "Pin \"o_data\[4\]\[6\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[6\] 0 " "Pin \"o_data\[4\]\[6\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[6\]\[7\] 0 " "Pin \"o_data\[4\]\[6\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[0\] 0 " "Pin \"o_data\[4\]\[7\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[1\] 0 " "Pin \"o_data\[4\]\[7\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[2\] 0 " "Pin \"o_data\[4\]\[7\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[3\] 0 " "Pin \"o_data\[4\]\[7\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[4\] 0 " "Pin \"o_data\[4\]\[7\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[5\] 0 " "Pin \"o_data\[4\]\[7\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[6\] 0 " "Pin \"o_data\[4\]\[7\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[7\]\[7\] 0 " "Pin \"o_data\[4\]\[7\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[0\] 0 " "Pin \"o_data\[4\]\[8\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[1\] 0 " "Pin \"o_data\[4\]\[8\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[2\] 0 " "Pin \"o_data\[4\]\[8\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[3\] 0 " "Pin \"o_data\[4\]\[8\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[4\] 0 " "Pin \"o_data\[4\]\[8\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[5\] 0 " "Pin \"o_data\[4\]\[8\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[6\] 0 " "Pin \"o_data\[4\]\[8\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\]\[8\]\[7\] 0 " "Pin \"o_data\[4\]\[8\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[0\] 0 " "Pin \"o_data\[5\]\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[1\] 0 " "Pin \"o_data\[5\]\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[2\] 0 " "Pin \"o_data\[5\]\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[3\] 0 " "Pin \"o_data\[5\]\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[4\] 0 " "Pin \"o_data\[5\]\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[5\] 0 " "Pin \"o_data\[5\]\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[6\] 0 " "Pin \"o_data\[5\]\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[0\]\[7\] 0 " "Pin \"o_data\[5\]\[0\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[0\] 0 " "Pin \"o_data\[5\]\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[1\] 0 " "Pin \"o_data\[5\]\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[2\] 0 " "Pin \"o_data\[5\]\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[3\] 0 " "Pin \"o_data\[5\]\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[4\] 0 " "Pin \"o_data\[5\]\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[5\] 0 " "Pin \"o_data\[5\]\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[6\] 0 " "Pin \"o_data\[5\]\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[1\]\[7\] 0 " "Pin \"o_data\[5\]\[1\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[0\] 0 " "Pin \"o_data\[5\]\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[1\] 0 " "Pin \"o_data\[5\]\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[2\] 0 " "Pin \"o_data\[5\]\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[3\] 0 " "Pin \"o_data\[5\]\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[4\] 0 " "Pin \"o_data\[5\]\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[5\] 0 " "Pin \"o_data\[5\]\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[6\] 0 " "Pin \"o_data\[5\]\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[2\]\[7\] 0 " "Pin \"o_data\[5\]\[2\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[0\] 0 " "Pin \"o_data\[5\]\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[1\] 0 " "Pin \"o_data\[5\]\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[2\] 0 " "Pin \"o_data\[5\]\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[3\] 0 " "Pin \"o_data\[5\]\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[4\] 0 " "Pin \"o_data\[5\]\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[5\] 0 " "Pin \"o_data\[5\]\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[6\] 0 " "Pin \"o_data\[5\]\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[3\]\[7\] 0 " "Pin \"o_data\[5\]\[3\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[0\] 0 " "Pin \"o_data\[5\]\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[1\] 0 " "Pin \"o_data\[5\]\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[2\] 0 " "Pin \"o_data\[5\]\[4\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[3\] 0 " "Pin \"o_data\[5\]\[4\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[4\] 0 " "Pin \"o_data\[5\]\[4\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[5\] 0 " "Pin \"o_data\[5\]\[4\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[6\] 0 " "Pin \"o_data\[5\]\[4\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[4\]\[7\] 0 " "Pin \"o_data\[5\]\[4\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[0\] 0 " "Pin \"o_data\[5\]\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[1\] 0 " "Pin \"o_data\[5\]\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[2\] 0 " "Pin \"o_data\[5\]\[5\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[3\] 0 " "Pin \"o_data\[5\]\[5\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[4\] 0 " "Pin \"o_data\[5\]\[5\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[5\] 0 " "Pin \"o_data\[5\]\[5\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[6\] 0 " "Pin \"o_data\[5\]\[5\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[5\]\[7\] 0 " "Pin \"o_data\[5\]\[5\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[0\] 0 " "Pin \"o_data\[5\]\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[1\] 0 " "Pin \"o_data\[5\]\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[2\] 0 " "Pin \"o_data\[5\]\[6\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[3\] 0 " "Pin \"o_data\[5\]\[6\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[4\] 0 " "Pin \"o_data\[5\]\[6\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[5\] 0 " "Pin \"o_data\[5\]\[6\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[6\] 0 " "Pin \"o_data\[5\]\[6\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[6\]\[7\] 0 " "Pin \"o_data\[5\]\[6\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[0\] 0 " "Pin \"o_data\[5\]\[7\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[1\] 0 " "Pin \"o_data\[5\]\[7\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[2\] 0 " "Pin \"o_data\[5\]\[7\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[3\] 0 " "Pin \"o_data\[5\]\[7\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[4\] 0 " "Pin \"o_data\[5\]\[7\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[5\] 0 " "Pin \"o_data\[5\]\[7\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[6\] 0 " "Pin \"o_data\[5\]\[7\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[7\]\[7\] 0 " "Pin \"o_data\[5\]\[7\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[0\] 0 " "Pin \"o_data\[5\]\[8\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[1\] 0 " "Pin \"o_data\[5\]\[8\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[2\] 0 " "Pin \"o_data\[5\]\[8\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[3\] 0 " "Pin \"o_data\[5\]\[8\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[4\] 0 " "Pin \"o_data\[5\]\[8\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[5\] 0 " "Pin \"o_data\[5\]\[8\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[6\] 0 " "Pin \"o_data\[5\]\[8\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\]\[8\]\[7\] 0 " "Pin \"o_data\[5\]\[8\]\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730054061696 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1730054061696 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730054061827 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730054061839 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730054061956 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730054062178 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1730054062332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/output_files/bram.fit.smsg " "Generated suppressed messages file D:/Capstone/Texture regconition based FPGAs/Texture_recognition_based_FPGAs/Code/test block/bram/output_files/bram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730054062482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730054062606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 01:34:22 2024 " "Processing ended: Mon Oct 28 01:34:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730054062606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730054062606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730054062606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730054062606 ""}
