

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_32_x'
================================================================
* Date:           Sat May  6 15:34:07 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_4b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    102|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       5|    102|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |sel_tmp2_fu_132_p2  |   icmp   |      0|  0|   2|           5|           1|
    |sel_tmp4_fu_138_p2  |   icmp   |      0|  0|   2|           5|           2|
    |sel_tmp_fu_126_p2   |   icmp   |      0|  0|   2|           5|           1|
    |ap_return           |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_144_p3  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_151_p3  |  select  |      0|  0|  32|           1|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 102|          18|         100|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |sel_tmp2_reg_190         |  1|   0|    1|          0|
    |sel_tmp4_reg_195         |  1|   0|    1|          0|
    |sel_tmp_reg_185          |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_start         |  in |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_done          | out |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_idle          | out |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_ready         | out |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_ce            |  in |    1| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|ap_return        | out |   32| ap_ctrl_hs | aesl_mux_load_4_32_x | return value |
|empty_9_Addr_A   | out |   32|    bram    |        empty_9       |     array    |
|empty_9_EN_A     | out |    1|    bram    |        empty_9       |     array    |
|empty_9_WEN_A    | out |    4|    bram    |        empty_9       |     array    |
|empty_9_Din_A    | out |   32|    bram    |        empty_9       |     array    |
|empty_9_Dout_A   |  in |   32|    bram    |        empty_9       |     array    |
|empty_10_Addr_A  | out |   32|    bram    |       empty_10       |     array    |
|empty_10_EN_A    | out |    1|    bram    |       empty_10       |     array    |
|empty_10_WEN_A   | out |    4|    bram    |       empty_10       |     array    |
|empty_10_Din_A   | out |   32|    bram    |       empty_10       |     array    |
|empty_10_Dout_A  |  in |   32|    bram    |       empty_10       |     array    |
|empty_11_Addr_A  | out |   32|    bram    |       empty_11       |     array    |
|empty_11_EN_A    | out |    1|    bram    |       empty_11       |     array    |
|empty_11_WEN_A   | out |    4|    bram    |       empty_11       |     array    |
|empty_11_Din_A   | out |   32|    bram    |       empty_11       |     array    |
|empty_11_Dout_A  |  in |   32|    bram    |       empty_11       |     array    |
|empty_12_Addr_A  | out |   32|    bram    |       empty_12       |     array    |
|empty_12_EN_A    | out |    1|    bram    |       empty_12       |     array    |
|empty_12_WEN_A   | out |    4|    bram    |       empty_12       |     array    |
|empty_12_Din_A   | out |   32|    bram    |       empty_12       |     array    |
|empty_12_Dout_A  |  in |   32|    bram    |       empty_12       |     array    |
|empty_13         |  in |    5|   ap_none  |       empty_13       |    scalar    |
|empty_14         |  in |   32|   ap_none  |       empty_14       |    scalar    |
|empty            |  in |    3|   ap_none  |         empty        |    scalar    |
+-----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: tmp_138 (8)  [1/1] 0.00ns
entry_ifconv:0  %tmp_138 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %empty)

ST_1: tmp_139 (9)  [1/1] 0.00ns
entry_ifconv:1  %tmp_139 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %empty_14)

ST_1: tmp_140 (10)  [1/1] 0.00ns
entry_ifconv:2  %tmp_140 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %empty_13)

ST_1: tmp (11)  [1/1] 0.00ns
entry_ifconv:3  %tmp = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_139, i3 %tmp_138)

ST_1: tmp_104 (12)  [1/1] 0.00ns
entry_ifconv:4  %tmp_104 = sext i35 %tmp to i64

ST_1: p_addr_1 (13)  [1/1] 0.00ns
entry_ifconv:5  %p_addr_1 = getelementptr [256 x float]* %empty_9, i64 0, i64 %tmp_104

ST_1: p_addr_2 (14)  [1/1] 0.00ns
entry_ifconv:6  %p_addr_2 = getelementptr [256 x float]* %empty_10, i64 0, i64 %tmp_104

ST_1: p_addr_3 (15)  [1/1] 0.00ns
entry_ifconv:7  %p_addr_3 = getelementptr [256 x float]* %empty_11, i64 0, i64 %tmp_104

ST_1: p_addr (16)  [1/1] 0.00ns
entry_ifconv:8  %p_addr = getelementptr [256 x float]* %empty_12, i64 0, i64 %tmp_104

ST_1: empty_27 (25)  [2/2] 2.71ns
entry_ifconv:17  %empty_27 = load float* %p_addr, align 4

ST_1: empty_28 (26)  [2/2] 2.71ns
entry_ifconv:18  %empty_28 = load float* %p_addr_1, align 4

ST_1: empty_29 (27)  [2/2] 2.71ns
entry_ifconv:19  %empty_29 = load float* %p_addr_2, align 4

ST_1: empty_30 (28)  [2/2] 2.71ns
entry_ifconv:20  %empty_30 = load float* %p_addr_3, align 4

ST_1: sel_tmp (29)  [1/1] 2.37ns
entry_ifconv:21  %sel_tmp = icmp eq i5 %tmp_140, 0

ST_1: sel_tmp2 (31)  [1/1] 2.37ns
entry_ifconv:23  %sel_tmp2 = icmp eq i5 %tmp_140, 1

ST_1: sel_tmp4 (33)  [1/1] 2.37ns
entry_ifconv:25  %sel_tmp4 = icmp eq i5 %tmp_140, 2


 <State 2>: 5.45ns
ST_2: StgValue_19 (17)  [1/1] 0.00ns
entry_ifconv:9  call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %empty_12, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_20 (18)  [1/1] 0.00ns
entry_ifconv:10  call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %empty_11, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_21 (19)  [1/1] 0.00ns
entry_ifconv:11  call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %empty_10, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_22 (20)  [1/1] 0.00ns
entry_ifconv:12  call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %empty_9, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_23 (21)  [1/1] 0.00ns
entry_ifconv:13  call void (...)* @_ssdm_op_SpecInterface([256 x float]* %empty_12, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_24 (22)  [1/1] 0.00ns
entry_ifconv:14  call void (...)* @_ssdm_op_SpecInterface([256 x float]* %empty_11, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_25 (23)  [1/1] 0.00ns
entry_ifconv:15  call void (...)* @_ssdm_op_SpecInterface([256 x float]* %empty_10, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_26 (24)  [1/1] 0.00ns
entry_ifconv:16  call void (...)* @_ssdm_op_SpecInterface([256 x float]* %empty_9, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: empty_27 (25)  [1/2] 2.71ns
entry_ifconv:17  %empty_27 = load float* %p_addr, align 4

ST_2: empty_28 (26)  [1/2] 2.71ns
entry_ifconv:18  %empty_28 = load float* %p_addr_1, align 4

ST_2: empty_29 (27)  [1/2] 2.71ns
entry_ifconv:19  %empty_29 = load float* %p_addr_2, align 4

ST_2: empty_30 (28)  [1/2] 2.71ns
entry_ifconv:20  %empty_30 = load float* %p_addr_3, align 4

ST_2: sel_tmp1 (30)  [1/1] 0.00ns (grouped into LUT with out node sel_tmp3)
entry_ifconv:22  %sel_tmp1 = select i1 %sel_tmp, float %empty_28, float %empty_27

ST_2: sel_tmp3 (32)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:24  %sel_tmp3 = select i1 %sel_tmp2, float %empty_29, float %sel_tmp1

ST_2: UnifiedRetVal (34)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:26  %UnifiedRetVal = select i1 %sel_tmp4, float %empty_30, float %sel_tmp3

ST_2: StgValue_34 (35)  [1/1] 0.00ns
entry_ifconv:27  ret float %UnifiedRetVal



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_138       (read          ) [ 000]
tmp_139       (read          ) [ 000]
tmp_140       (read          ) [ 000]
tmp           (bitconcatenate) [ 000]
tmp_104       (sext          ) [ 000]
p_addr_1      (getelementptr ) [ 011]
p_addr_2      (getelementptr ) [ 011]
p_addr_3      (getelementptr ) [ 011]
p_addr        (getelementptr ) [ 011]
sel_tmp       (icmp          ) [ 011]
sel_tmp2      (icmp          ) [ 011]
sel_tmp4      (icmp          ) [ 011]
StgValue_19   (specmemcore   ) [ 000]
StgValue_20   (specmemcore   ) [ 000]
StgValue_21   (specmemcore   ) [ 000]
StgValue_22   (specmemcore   ) [ 000]
StgValue_23   (specinterface ) [ 000]
StgValue_24   (specinterface ) [ 000]
StgValue_25   (specinterface ) [ 000]
StgValue_26   (specinterface ) [ 000]
empty_27      (load          ) [ 000]
empty_28      (load          ) [ 000]
empty_29      (load          ) [ 000]
empty_30      (load          ) [ 000]
sel_tmp1      (select        ) [ 000]
sel_tmp3      (select        ) [ 000]
UnifiedRetVal (select        ) [ 000]
StgValue_34   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_138_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_138/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_139_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_139/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_140_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_140/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="35" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="p_addr_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="35" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_addr_3_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="35" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_3/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="35" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="35" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_104_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="35" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sel_tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sel_tmp2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sel_tmp4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sel_tmp1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sel_tmp3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="UnifiedRetVal_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="p_addr_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_addr_2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_addr_3_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="185" class="1005" name="sel_tmp_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="190" class="1005" name="sel_tmp2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="sel_tmp4_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="62" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="69" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="76" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="50" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="44" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="130"><net_src comp="56" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="56" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="56" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="95" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="90" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="100" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="105" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="151" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="62" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="173"><net_src comp="69" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="178"><net_src comp="76" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="183"><net_src comp="83" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="188"><net_src comp="126" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="193"><net_src comp="132" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="198"><net_src comp="138" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: empty_9 | {}
	Port: empty_10 | {}
	Port: empty_11 | {}
	Port: empty_12 | {}
	Port: empty_13 | {}
	Port: empty_14 | {}
	Port: empty | {}
 - Input state : 
	Port: aesl_mux_load_4_32_x : empty_9 | {1 2 }
	Port: aesl_mux_load_4_32_x : empty_10 | {1 2 }
	Port: aesl_mux_load_4_32_x : empty_11 | {1 2 }
	Port: aesl_mux_load_4_32_x : empty_12 | {1 2 }
	Port: aesl_mux_load_4_32_x : empty_13 | {1 }
	Port: aesl_mux_load_4_32_x : empty_14 | {1 }
	Port: aesl_mux_load_4_32_x : empty | {1 }
  - Chain level:
	State 1
		tmp_104 : 1
		p_addr_1 : 2
		p_addr_2 : 2
		p_addr_3 : 2
		p_addr : 2
		empty_27 : 3
		empty_28 : 3
		empty_29 : 3
		empty_30 : 3
	State 2
		sel_tmp1 : 1
		sel_tmp3 : 2
		UnifiedRetVal : 3
		StgValue_34 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sel_tmp1_fu_144   |    0    |    32   |
|  select  |    sel_tmp3_fu_151   |    0    |    32   |
|          | UnifiedRetVal_fu_158 |    0    |    32   |
|----------|----------------------|---------|---------|
|          |    sel_tmp_fu_126    |    0    |    2    |
|   icmp   |    sel_tmp2_fu_132   |    0    |    2    |
|          |    sel_tmp4_fu_138   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  tmp_138_read_fu_44  |    0    |    0    |
|   read   |  tmp_139_read_fu_50  |    0    |    0    |
|          |  tmp_140_read_fu_56  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_110      |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |    tmp_104_fu_118    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   102   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_addr_1_reg_165|    8   |
|p_addr_2_reg_170|    8   |
|p_addr_3_reg_175|    8   |
| p_addr_reg_180 |    8   |
|sel_tmp2_reg_190|    1   |
|sel_tmp4_reg_195|    1   |
| sel_tmp_reg_185|    1   |
+----------------+--------+
|      Total     |   35   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   8  |   16   ||    8    |
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_100 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  6.284  ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   32   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   35   |   134  |
+-----------+--------+--------+--------+
