<stg><name>execute</name>


<trans_list>

<trans id="622" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln87 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.cond.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %ALU_operation, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:1 %br_ln87 = br i1 %tmp_i, void %execute.exit, void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i:0 %specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.body.i:2 %ALU_operation_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ALU_operation

]]></Node>
<StgValue><ssdm name="ALU_operation_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
while.body.i:3 %switch_ln91 = switch i32 %ALU_operation_read, void %sw.default.i, i32 0, void %sw.bb.i, i32 1, void %sw.bb4.i, i32 2, void %sw.bb9.i, i32 3, void %sw.bb13.i, i32 4, void %sw.bb18.i, i32 5, void %sw.bb22.i, i32 6, void %sw.bb27.i, i32 7, void %sw.bb32.i, i32 8, void %sw.bb36.i, i32 9, void %sw.bb41.i

]]></Node>
<StgValue><ssdm name="switch_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:0 %data_a_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:1 %data_b_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
sw.bb41.i:4 %br_ln138 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb36.i:0 %data_a_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb36.i:1 %data_b_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36.i:4 %br_ln134 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb32.i:0 %data_a_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb32.i:1 %data_b_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb32.i:2 %sub_ln129 = sub i32 %data_a_read_4, i32 %data_b_read_4

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32.i:4 %br_ln130 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb27.i:0 %data_a_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb27.i:1 %data_b_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb27.i:2 %add_ln125 = add i32 %data_b_read_3, i32 %data_a_read_3

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
sw.bb27.i:4 %br_ln126 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb22.i:0 %data_b_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb22.i:1 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_read_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb22.i:2 %sub_ln120 = sub i32 0, i32 %data_b_read_2

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb22.i:3 %lshr_ln120_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln120, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln120_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb22.i:6 %lshr_ln120_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_read_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln120_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb22.i:10 %p_021 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="p_021"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
sw.bb22.i:11 %br_ln122 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i:0 %data_a_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_read_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i:2 %sub_ln115 = sub i32 0, i32 %data_a_read_2

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb18.i:3 %lshr_ln115_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln115, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln115_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb18.i:6 %lshr_ln115_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_read_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln115_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i:10 %p_023 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="p_023"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i:11 %br_ln117 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i:0 %data_b_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i:3 %p_025 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="p_025"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i:4 %br_ln112 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9.i:0 %data_a_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9.i:3 %p_027 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="p_027"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9.i:4 %br_ln107 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i:0 %data_b_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i:3 %p_029 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="p_029"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i:4 %br_ln102 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i:0 %data_a_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i:3 %p_031 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="p_031"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i:4 %br_ln97 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="!0"/>
<literal name="ALU_operation_read" val="!1"/>
<literal name="ALU_operation_read" val="!2"/>
<literal name="ALU_operation_read" val="!3"/>
<literal name="ALU_operation_read" val="!4"/>
<literal name="ALU_operation_read" val="!5"/>
<literal name="ALU_operation_read" val="!6"/>
<literal name="ALU_operation_read" val="!7"/>
<literal name="ALU_operation_read" val="!8"/>
<literal name="ALU_operation_read" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.default.i:1 %p_032 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="p_032"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="!0"/>
<literal name="ALU_operation_read" val="!1"/>
<literal name="ALU_operation_read" val="!2"/>
<literal name="ALU_operation_read" val="!3"/>
<literal name="ALU_operation_read" val="!4"/>
<literal name="ALU_operation_read" val="!5"/>
<literal name="ALU_operation_read" val="!6"/>
<literal name="ALU_operation_read" val="!7"/>
<literal name="ALU_operation_read" val="!8"/>
<literal name="ALU_operation_read" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.default.i:2 %p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="!0"/>
<literal name="ALU_operation_read" val="!1"/>
<literal name="ALU_operation_read" val="!2"/>
<literal name="ALU_operation_read" val="!3"/>
<literal name="ALU_operation_read" val="!4"/>
<literal name="ALU_operation_read" val="!5"/>
<literal name="ALU_operation_read" val="!6"/>
<literal name="ALU_operation_read" val="!7"/>
<literal name="ALU_operation_read" val="!8"/>
<literal name="ALU_operation_read" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
sw.default.i:3 %br_ln145 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="108" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb36.i:2 %mul_ln133 = mul i32 %data_b_read_5, i32 %data_a_read_5

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="31">
<![CDATA[
sw.bb22.i:4 %zext_ln120 = zext i31 %lshr_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb22.i:5 %sub_ln120_1 = sub i32 0, i32 %zext_ln120

]]></Node>
<StgValue><ssdm name="sub_ln120_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="31">
<![CDATA[
sw.bb22.i:7 %zext_ln120_1 = zext i31 %lshr_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb22.i:8 %select_ln120 = select i1 %tmp_1, i32 %sub_ln120_1, i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="31">
<![CDATA[
sw.bb18.i:4 %zext_ln115 = zext i31 %lshr_ln115_1

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i:5 %sub_ln115_1 = sub i32 0, i32 %zext_ln115

]]></Node>
<StgValue><ssdm name="sub_ln115_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="31">
<![CDATA[
sw.bb18.i:7 %zext_ln115_1 = zext i31 %lshr_ln115_2

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i:8 %select_ln115 = select i1 %tmp, i32 %sub_ln115_1, i32 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.i:0 %br_ln87 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="119" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb36.i:2 %mul_ln133 = mul i32 %data_b_read_5, i32 %data_a_read_5

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="121" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="122" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="123" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="124" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="125" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="126" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="127" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="128" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="129" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="130" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="131" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="132" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="133" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="134" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="135" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="136" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="137" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="138" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="139" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="140" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="141" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="142" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="143" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="144" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="145" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="146" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="147" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="148" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="149" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="150" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="151" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="152" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="153" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="154" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb41.i:2 %sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="170" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
execute.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="155" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb41.i:3 %write_ln137 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sdiv_ln137

]]></Node>
<StgValue><ssdm name="write_ln137"/></StgValue>
</operation>

<operation id="156" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb36.i:3 %write_ln133 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %mul_ln133

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>

<operation id="157" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb32.i:3 %write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sub_ln129

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="158" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb27.i:3 %write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln125

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb22.i:9 %write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln120

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i:9 %write_ln115 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln115

]]></Node>
<StgValue><ssdm name="write_ln115"/></StgValue>
</operation>

<operation id="161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i:1 %shl_ln110 = shl i32 %data_b_read_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln110"/></StgValue>
</operation>

<operation id="162" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb13.i:2 %write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln110

]]></Node>
<StgValue><ssdm name="write_ln110"/></StgValue>
</operation>

<operation id="163" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9.i:1 %shl_ln105 = shl i32 %data_a_read_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln105"/></StgValue>
</operation>

<operation id="164" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb9.i:2 %write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln105

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="165" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i:1 %add_ln100 = add i32 %data_b_read, i32 27

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="166" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb4.i:2 %write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln100

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="167" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i:1 %add_ln95 = add i32 %data_a_read, i32 27

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="168" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i:2 %write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln95

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>

<operation id="169" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="!0"/>
<literal name="ALU_operation_read" val="!1"/>
<literal name="ALU_operation_read" val="!2"/>
<literal name="ALU_operation_read" val="!3"/>
<literal name="ALU_operation_read" val="!4"/>
<literal name="ALU_operation_read" val="!5"/>
<literal name="ALU_operation_read" val="!6"/>
<literal name="ALU_operation_read" val="!7"/>
<literal name="ALU_operation_read" val="!8"/>
<literal name="ALU_operation_read" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.default.i:0 %write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 0

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
