// Seed: 1895161248
module module_0 ();
  logic id_1;
  assign id_1 = 1'd0;
  always @(negedge id_1) begin
    id_0 <= 1;
  end
endmodule
