// Seed: 301200974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire module_0;
  assign id_3 = id_1 ? (id_4) : id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_ff @(posedge id_2 == 1 or posedge 1) begin
    if (1) begin
      if (1) begin
        id_4 = 1'h0;
      end
    end
  end
  module_0(
      id_7, id_6, id_6, id_3
  );
endmodule
