# verilog-smart-park
This is the final project of Digital Systems Fall 2019 @ University of Toronto, Faculty of Applied Science & Engineering

## Authors 
Jingyi Chen (jennajingyi.chen@mail.utoronto.ca)\
Jiachen Meng (jiachen.meng@mail.utoronto.ca) 

## Notice
`Please do not copy any code from this repository for academic purposes.`

## Required Material
Intel Quartus Prime\
Intel DE1-SoC FPGA board
