SCHM0103

HEADER
{
 FREEID 13113
 VARIABLES
 {
  #ARCHITECTURE="SIM"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="MT36VDDF25672"
  #LANGUAGE="VHDL"
  AUTHOR="Patrick"
  COMPANY="Telops"
  CREATIONDATE="4/24/2004"
  PAGECOUNT="2"
  TITLE="MT36VDDF25672"
 }
 SYMBOL "ddr_dimm_v" "DDR_Registers" "DDR_Registers"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1082936731"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,520)
    FREEID 145
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,360,520)
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,368,125,392)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,408,74,432)
     ALIGN 4
     MARGINS (1,1)
     PARENT 80
    }
    TEXT  87, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,448,98,472)
     ALIGN 4
     MARGINS (1,1)
     PARENT 86
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,128,115,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,168,112,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,248,100,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 104
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,288,92,312)
     ALIGN 4
     MARGINS (1,1)
     PARENT 110
    }
    TEXT  117, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,208,100,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 116
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,48,99,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 122
    }
    TEXT  129, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,88,101,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 128
    }
    TEXT  131, 0, 0
    {
     TEXT "$#NAME"
     RECT (260,50,345,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 130
    }
    TEXT  133, 0, 0
    {
     TEXT "$#NAME"
     RECT (263,170,345,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 132
    }
    TEXT  135, 0, 0
    {
     TEXT "$#NAME"
     RECT (275,250,345,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 134
    }
    TEXT  137, 0, 0
    {
     TEXT "$#NAME"
     RECT (283,290,345,314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 136
    }
    TEXT  139, 0, 0
    {
     TEXT "$#NAME"
     RECT (275,210,345,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 138
    }
    TEXT  141, 0, 0
    {
     TEXT "$#NAME"
     RECT (276,130,345,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 140
    }
    TEXT  143, 0, 0
    {
     TEXT "$#NAME"
     RECT (274,90,345,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 142
    }
    PIN  74, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="RESET_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  86, 0, 0
    {
     COORD (0,460)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CLK_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CKE(1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="S_N(1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="RAS_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="WE_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  116, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CAS_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="A(12:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  128, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="BA(1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  130, 0, 0
    {
     COORD (380,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CKEi(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  132, 0, 0
    {
     COORD (380,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Si_N(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  134, 0, 0
    {
     COORD (380,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="RASi_N"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  136, 0, 0
    {
     COORD (380,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="WEi_N"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  138, 0, 0
    {
     COORD (380,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CASi_N"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  140, 0, 0
    {
     COORD (380,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Ai(12:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  142, 0, 0
    {
     COORD (380,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="BAi(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "ddr_dimm_v" "ddr_command_decoder" "DDR_Command_Decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1083938181"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,320,440)
    FREEID 54
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,420)
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,130,101,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,170,101,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,210,93,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,90,113,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,50,102,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,30,285,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,70,285,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,110,285,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,150,285,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,190,295,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,230,295,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,270,295,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,310,295,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    PIN  28, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="CAS_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="RAS_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="WE_N"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="S_N(1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="BA(1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="bank0rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (320,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="bank0rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (320,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="bank1rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (320,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="bank1rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (320,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank2rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (320,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank2rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (320,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank3rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (320,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank3rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mt46v128m4fn_5b" "mt46v128m4fn_5b"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="tCK:real:=5.0"
    #GENERIC1="tDQSQ:real:=0.4"
    #GENERIC10="tWR:real:=15.0"
    #GENERIC11="ADDR_BITS:integer:=13"
    #GENERIC12="DQ_BITS:integer:=4"
    #GENERIC13="DQS_BITS:integer:=1"
    #GENERIC14="DM_BITS:integer:=1"
    #GENERIC15="COL_BITS:integer:=12"
    #GENERIC16="full_mem_bits:vector:=2+ADDR_BITS+COL_BITS"
    #GENERIC17="part_mem_bits:integer:=15"
    #GENERIC18="no_halt:integer:=1"
    #GENERIC19="Debug:integer:=0"
    #GENERIC2="tMRD:real:=10.0"
    #GENERIC3="tRAP:real:=15.0"
    #GENERIC4="tRAS:real:=40.0"
    #GENERIC5="tRC:real:=55.0"
    #GENERIC6="tRFC:real:=70.0"
    #GENERIC7="tRCD:real:=15.0"
    #GENERIC8="tRP:real:=15.0"
    #GENERIC9="tRRD:real:=10.0"
    #LANGUAGE="VERILOG"
    #MODIFIED="1180014854"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,500)
    FREEID 27
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,498)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,10,233,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,130,99,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,170,64,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,210,85,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,250,71,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,290,82,314)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,330,92,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,370,92,394)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,410,88,434)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (35,450,196,474)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,50,201,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,90,224,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Addr(ADDR_BITS-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Ba(1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Clk"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Clk_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Cke"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Cs_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Ras_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Cas_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="We_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,460)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Dm(DM_BITS-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Dq(DQ_BITS-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Dqs(DQS_BITS-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,6800)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  NET WIRE  15, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
   }
  }
  NET WIRE  18, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK_N"
   }
  }
  NET BUS  44, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(3:0)"
   }
  }
  NET BUS  232, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(7:4)"
   }
  }
  NET BUS  326, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(11:8)"
   }
  }
  NET BUS  455, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(15:12)"
   }
  }
  INSTANCE  461, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="A(12:0)"
    #SYMBOL="BusInput"
   }
   COORD (1100,6040)
   VERTEXES ( (2,3806) )
  }
  TEXT  462, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (954,6024,1049,6057)
   ALIGN 6
   PARENT 461
   ORIENTATION 2
  }
  INSTANCE  463, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="BA(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1100,6080)
   VERTEXES ( (2,3808) )
  }
  TEXT  464, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (951,6064,1049,6097)
   ALIGN 6
   PARENT 463
   ORIENTATION 2
  }
  INSTANCE  465, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CAS_N"
    #SYMBOL="Input"
   }
   COORD (1100,6200)
   VERTEXES ( (2,3804) )
  }
  TEXT  466, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (953,6184,1049,6217)
   ALIGN 6
   PARENT 465
   ORIENTATION 2
  }
  INSTANCE  467, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="CKE(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1100,6120)
   VERTEXES ( (2,3796) )
  }
  TEXT  468, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (930,6104,1049,6137)
   ALIGN 6
   PARENT 467
   ORIENTATION 2
  }
  INSTANCE  473, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="S_N(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1100,6160)
   VERTEXES ( (2,3798) )
  }
  TEXT  474, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (933,6144,1049,6177)
   ALIGN 6
   PARENT 473
   ORIENTATION 2
  }
  INSTANCE  479, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RAS_N"
    #SYMBOL="Input"
   }
   COORD (1100,6240)
   VERTEXES ( (2,3800) )
  }
  TEXT  480, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (953,6224,1049,6257)
   ALIGN 6
   PARENT 479
   ORIENTATION 2
  }
  INSTANCE  481, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="WE_N"
    #SYMBOL="Input"
   }
   COORD (1100,6280)
   VERTEXES ( (2,3802) )
  }
  TEXT  482, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (963,6264,1049,6297)
   ALIGN 6
   PARENT 481
   ORIENTATION 2
  }
  NET WIRE  513, 0, 0
  {
   VARIABLES
   {
    #NAME="RASi_N"
   }
  }
  NET WIRE  514, 0, 0
  {
   VARIABLES
   {
    #NAME="CASi_N"
   }
  }
  NET WIRE  515, 0, 0
  {
   VARIABLES
   {
    #NAME="CKEi(0)"
   }
  }
  NET WIRE  516, 0, 0
  {
   VARIABLES
   {
    #NAME="WEi_N"
   }
  }
  NET BUS  517, 0, 0
  {
   VARIABLES
   {
    #NAME="Ai(12:0)"
   }
  }
  NET BUS  518, 0, 0
  {
   VARIABLES
   {
    #NAME="BAi(1:0)"
   }
  }
  NET WIRE  519, 0, 0
  {
   VARIABLES
   {
    #NAME="Si_N(0)"
   }
  }
  NET WIRE  520, 0, 0
  {
   VARIABLES
   {
    #NAME="Si_N(1)"
   }
  }
  INSTANCE  818, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RESET_N"
    #SYMBOL="Input"
   }
   COORD (1100,6360)
   VERTEXES ( (2,3790) )
  }
  TEXT  819, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (915,6344,1049,6377)
   ALIGN 6
   PARENT 818
   ORIENTATION 2
  }
  NET BUS  1326, 0, 0
  {
   VARIABLES
   {
    #NAME="CB(3:0)"
   }
  }
  NET BUS  1328, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(19:16)"
   }
  }
  NET BUS  1329, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(23:20)"
   }
  }
  NET BUS  1331, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(27:24)"
   }
  }
  NET BUS  1452, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(31:28)"
   }
  }
  NET BUS  2322, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(35:32)"
   }
  }
  NET WIRE  2415, 0, 0
  {
   VARIABLES
   {
    #NAME="CKEi(1)"
   }
  }
  NET BUS  2881, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(39:36)"
   }
  }
  NET BUS  2883, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(43:40)"
   }
  }
  NET BUS  2885, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(47:44)"
   }
  }
  NET BUS  2887, 0, 0
  {
   VARIABLES
   {
    #NAME="CB(7:4)"
   }
  }
  NET BUS  2889, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(51:48)"
   }
  }
  NET BUS  2894, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(63:60)"
   }
  }
  NET BUS  2933, 0, 0
  NET BUS  2937, 0, 0
  NET WIRE  2941, 0, 0
  NET BUS  2945, 0, 0
  NET BUS  2957, 0, 0
  NET WIRE  2969, 0, 0
  NET WIRE  2973, 0, 0
  NET WIRE  2977, 0, 0
  INSTANCE  3017, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #REFERENCE="DQ(63:0)"
    #SYMBOL="BusBidirectional"
   }
   COORD (1100,5820)
   ORIENTATION 2
  }
  TEXT  3018, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (918,5804,1038,5837)
   ALIGN 6
   PARENT 3017
   ORIENTATION 2
  }
  INSTANCE  3019, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="DQS(17:0)"
    #SYMBOL="BusBidirectional"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1100,5860)
   ORIENTATION 2
  }
  TEXT  3020, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (899,5844,1038,5877)
   ALIGN 6
   PARENT 3019
   ORIENTATION 2
  }
  INSTANCE  3021, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #REFERENCE="CB(7:0)"
    #SYMBOL="BusBidirectional"
   }
   COORD (1100,5900)
   ORIENTATION 2
  }
  TEXT  3022, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (938,5884,1038,5917)
   ALIGN 6
   PARENT 3021
   ORIENTATION 2
  }
  INSTANCE  3023, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DDR_Registers"
    #LIBRARY="ddr_dimm_v"
    #REFERENCE="U15_U36"
    #SYMBOL="DDR_Registers"
   }
   COORD (1160,5980)
   VERTEXES ( (122,3807), (128,3809), (92,3797), (98,3799), (116,3805), (104,3801), (110,3803), (74,3791), (80,3793), (86,3795), (130,3810), (142,3812), (140,3814), (138,3818), (134,3820), (136,3822), (132,3816) )
   PINPROP 136,"#PIN_STATE","0"
  }
  TEXT  3024, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,6500,1365,6535)
   MARGINS (1,1)
   PARENT 3023
  }
  TEXT  3025, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1180,5945,1304,5980)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3023
  }
  INSTANCE  3026, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (1100,6400)
   VERTEXES ( (2,3792) )
  }
  TEXT  3028, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (993,6384,1049,6417)
   ALIGN 6
   PARENT 3026
   ORIENTATION 2
  }
  INSTANCE  3029, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK_N"
    #SYMBOL="Input"
   }
   COORD (1100,6440)
   VERTEXES ( (2,3794) )
  }
  TEXT  3031, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (956,6424,1049,6457)
   ALIGN 6
   PARENT 3029
   ORIENTATION 2
  }
  NET WIRE  3032, 0, 0
  NET WIRE  3034, 0, 0
  NET BUS  3180, 0, 0
  {
   VARIABLES
   {
    #NAME="CKEi(1:0)"
   }
  }
  TEXT  3181, 0, 0
  {
   TEXT "$#NAME"
   RECT (1578,6010,1683,6039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4068
  }
  TEXT  3185, 0, 0
  {
   TEXT "$#NAME"
   RECT (1587,6050,1674,6079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4069
  }
  TEXT  3189, 0, 0
  {
   TEXT "$#NAME"
   RECT (1588,6090,1672,6119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4070
  }
  NET BUS  3193, 0, 0
  {
   VARIABLES
   {
    #NAME="Si_N(1:0)"
   }
  }
  TEXT  3194, 0, 0
  {
   TEXT "$#NAME"
   RECT (1579,6130,1681,6159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4071
  }
  TEXT  3198, 0, 0
  {
   TEXT "$#NAME"
   RECT (1588,6170,1673,6199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4072
  }
  TEXT  3202, 0, 0
  {
   TEXT "$#NAME"
   RECT (1588,6210,1673,6239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4073
  }
  TEXT  3206, 0, 0
  {
   TEXT "$#NAME"
   RECT (1592,6250,1668,6279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4074
  }
  VTX  3790, 0, 0
  {
   COORD (1100,6360)
  }
  VTX  3791, 0, 0
  {
   COORD (1160,6360)
  }
  VTX  3792, 0, 0
  {
   COORD (1100,6400)
  }
  VTX  3793, 0, 0
  {
   COORD (1160,6400)
  }
  VTX  3794, 0, 0
  {
   COORD (1100,6440)
  }
  VTX  3795, 0, 0
  {
   COORD (1160,6440)
  }
  VTX  3796, 0, 0
  {
   COORD (1100,6120)
  }
  VTX  3797, 0, 0
  {
   COORD (1160,6120)
  }
  VTX  3798, 0, 0
  {
   COORD (1100,6160)
  }
  VTX  3799, 0, 0
  {
   COORD (1160,6160)
  }
  VTX  3800, 0, 0
  {
   COORD (1100,6240)
  }
  VTX  3801, 0, 0
  {
   COORD (1160,6240)
  }
  VTX  3802, 0, 0
  {
   COORD (1100,6280)
  }
  VTX  3803, 0, 0
  {
   COORD (1160,6280)
  }
  VTX  3804, 0, 0
  {
   COORD (1100,6200)
  }
  VTX  3805, 0, 0
  {
   COORD (1160,6200)
  }
  VTX  3806, 0, 0
  {
   COORD (1100,6040)
  }
  VTX  3807, 0, 0
  {
   COORD (1160,6040)
  }
  VTX  3808, 0, 0
  {
   COORD (1100,6080)
  }
  VTX  3809, 0, 0
  {
   COORD (1160,6080)
  }
  VTX  3810, 0, 0
  {
   COORD (1540,6040)
  }
  VTX  3811, 0, 0
  {
   COORD (1720,6040)
  }
  VTX  3812, 0, 0
  {
   COORD (1540,6080)
  }
  VTX  3813, 0, 0
  {
   COORD (1720,6080)
  }
  VTX  3814, 0, 0
  {
   COORD (1540,6120)
  }
  VTX  3815, 0, 0
  {
   COORD (1720,6120)
  }
  VTX  3816, 0, 0
  {
   COORD (1540,6160)
  }
  VTX  3817, 0, 0
  {
   COORD (1720,6160)
  }
  VTX  3818, 0, 0
  {
   COORD (1540,6200)
  }
  VTX  3819, 0, 0
  {
   COORD (1720,6200)
  }
  VTX  3820, 0, 0
  {
   COORD (1540,6240)
  }
  VTX  3821, 0, 0
  {
   COORD (1720,6240)
  }
  VTX  3822, 0, 0
  {
   COORD (1540,6280)
  }
  VTX  3823, 0, 0
  {
   COORD (1720,6280)
  }
  WIRE  4058, 0, 0
  {
   NET 2977
   VTX 3790, 3791
  }
  WIRE  4059, 0, 0
  {
   NET 3032
   VTX 3792, 3793
  }
  WIRE  4060, 0, 0
  {
   NET 3034
   VTX 3794, 3795
  }
  BUS  4061, 0, 0
  {
   NET 2945
   VTX 3796, 3797
  }
  BUS  4062, 0, 0
  {
   NET 2957
   VTX 3798, 3799
  }
  WIRE  4063, 0, 0
  {
   NET 2969
   VTX 3800, 3801
  }
  WIRE  4064, 0, 0
  {
   NET 2973
   VTX 3802, 3803
  }
  WIRE  4065, 0, 0
  {
   NET 2941
   VTX 3804, 3805
  }
  BUS  4066, 0, 0
  {
   NET 2933
   VTX 3806, 3807
  }
  BUS  4067, 0, 0
  {
   NET 2937
   VTX 3808, 3809
  }
  BUS  4068, 0, 0
  {
   NET 3180
   VTX 3810, 3811
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4069, 0, 0
  {
   NET 518
   VTX 3812, 3813
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4070, 0, 0
  {
   NET 517
   VTX 3814, 3815
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4071, 0, 0
  {
   NET 3193
   VTX 3816, 3817
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4072, 0, 0
  {
   NET 514
   VTX 3818, 3819
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4073, 0, 0
  {
   NET 513
   VTX 3820, 3821
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4074, 0, 0
  {
   NET 516
   VTX 3822, 3823
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4777, 0, 0
  {
   TEXT "2GB REGISTERED ECC DDR DIMM MODEL"
   RECT (1120,320,3547,455)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (48,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  6503, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Ground"
    #LIBRARY="#connectors"
    #REFERENCE="GND"
    #SYMBOL="Ground"
   }
   COORD (1460,5820)
   VERTEXES ( (2,13012) )
  }
  TEXT  6504, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1380,5823,1447,5858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6503
  }
  NET BUS  7037, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(59:56)"
   }
  }
  NET BUS  7038, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(55:52)"
   }
  }
  INSTANCE  7530, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ddr_command_decoder"
    #LIBRARY="ddr_dimm_v"
    #REFERENCE="U15"
    #SYMBOL="DDR_Command_Decoder"
   }
   COORD (2020,6060)
   VERTEXES ( (28,7552), (30,7554), (32,7556), (34,7568), (36,7575) )
  }
  TEXT  7531, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,6500,2330,6535)
   MARGINS (1,1)
   PARENT 7530
  }
  TEXT  7535, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,6004,2075,6039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 7530
  }
  TEXT  7539, 0, 0
  {
   TEXT "$#NAME"
   RECT (1890,6170,1970,6199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7557
  }
  TEXT  7541, 0, 0
  {
   TEXT "$#NAME"
   RECT (1890,6210,1970,6239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7558
  }
  TEXT  7543, 0, 0
  {
   TEXT "$#NAME"
   RECT (1895,6250,1966,6279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7559
  }
  VTX  7551, 0, 0
  {
   COORD (1840,6200)
  }
  VTX  7552, 0, 0
  {
   COORD (2020,6200)
  }
  VTX  7553, 0, 0
  {
   COORD (1840,6240)
  }
  VTX  7554, 0, 0
  {
   COORD (2020,6240)
  }
  VTX  7555, 0, 0
  {
   COORD (1840,6280)
  }
  VTX  7556, 0, 0
  {
   COORD (2020,6280)
  }
  WIRE  7557, 0, 0
  {
   NET 8631
   VTX 7551, 7552
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7558, 0, 0
  {
   NET 8632
   VTX 7553, 7554
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7559, 0, 0
  {
   NET 8633
   VTX 7555, 7556
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  7563, 0, 0
  {
   TEXT "$#NAME"
   RECT (1882,6130,1979,6159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7569
  }
  VTX  7567, 0, 0
  {
   COORD (1840,6160)
  }
  VTX  7568, 0, 0
  {
   COORD (2020,6160)
  }
  BUS  7569, 0, 0
  {
   NET 8630
   VTX 7567, 7568
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  7570, 0, 0
  {
   TEXT "$#NAME"
   RECT (1889,6090,1971,6119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7576
  }
  VTX  7574, 0, 0
  {
   COORD (1840,6120)
  }
  VTX  7575, 0, 0
  {
   COORD (2020,6120)
  }
  BUS  7576, 0, 0
  {
   NET 8629
   VTX 7574, 7575
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VHDLDESIGNUNITHDR  7633, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.ALL;\n"+
"use work.DDR_Define.ALL;"
   RECT (3500,5840,4060,6100)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET BUS  8629, 0, 0
  {
   VARIABLES
   {
    #NAME="BA(1:0)"
   }
  }
  NET BUS  8630, 0, 0
  {
   VARIABLES
   {
    #NAME="S_N(1:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET WIRE  8631, 0, 0
  {
   VARIABLES
   {
    #NAME="CAS_N"
   }
  }
  NET WIRE  8632, 0, 0
  {
   VARIABLES
   {
    #NAME="RAS_N"
   }
  }
  NET WIRE  8633, 0, 0
  {
   VARIABLES
   {
    #NAME="WE_N"
   }
  }
  INSTANCE  9167, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U19"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,620)
   VERTEXES ( (2,11773), (4,11775), (6,11777), (8,11779), (10,11800), (12,11798), (14,11792), (16,11794), (18,11796), (20,12737), (22,11783), (24,12755) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9168, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,1120,2261,1155)
   MARGINS (1,1)
   PARENT 9167
  }
  TEXT  9172, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,564,2075,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9167
  }
  TEXT  9179, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,611,1923,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12277
  }
  TEXT  9197, 0, 0
  {
   TEXT "$#NAME"
   RECT (1848,651,1935,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12282
  }
  TEXT  9313, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,730,1926,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12278
  }
  TEXT  9323, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,771,1918,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12279
  }
  TEXT  9333, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,811,1934,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12280
  }
  TEXT  9366, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,851,1899,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12285
  }
  TEXT  9375, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,891,1901,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12284
  }
  TEXT  9423, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,931,1943,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12286
  }
  TEXT  9451, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,971,1943,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12287
  }
  TEXT  9461, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,1011,1938,1040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12288
  }
  TEXT  9471, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,890,2011,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12289
  }
  TEXT  9485, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,851,2023,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12290
  }
  INSTANCE  9510, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U26"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,620)
   ORIENTATION 2
   VERTEXES ( (2,11774), (4,11776), (6,11778), (8,11780), (10,11789), (12,11787), (14,11791), (16,11793), (18,11795), (20,12738), (22,11784), (24,12754) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  9511, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,1120,1800,1155)
   ALIGN 2
   MARGINS (1,1)
   PARENT 9510
   ORIENTATION 2
  }
  TEXT  9512, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,564,1800,599)
   ALIGN 10
   MARGINS (1,1)
   PARENT 9510
   ORIENTATION 2
  }
  INSTANCE  9603, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U27"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,1180)
   VERTEXES ( (2,11811), (4,11817), (6,11819), (8,11821), (10,11810), (12,11808), (14,11824), (16,11826), (18,11828), (20,12702), (22,11813), (24,12768) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9614, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,1680,2261,1715)
   MARGINS (1,1)
   PARENT 9603
  }
  TEXT  9615, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,1124,2075,1159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9603
  }
  TEXT  9616, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,1171,1923,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12296
  }
  TEXT  9618, 0, 0
  {
   TEXT "$#NAME"
   RECT (1848,1211,1935,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12297
  }
  TEXT  9623, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,1291,1944,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12299
  }
  TEXT  9625, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,1331,1918,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12300
  }
  TEXT  9627, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,1371,1934,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12301
  }
  TEXT  9629, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,1411,1899,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12292
  }
  TEXT  9630, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,1451,1901,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12293
  }
  INSTANCE  9633, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U36"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,1180)
   ORIENTATION 2
   VERTEXES ( (2,11812), (4,11818), (6,11820), (8,11822), (10,11803), (12,11805), (14,11823), (16,11825), (18,11827), (20,12703), (22,11814), (24,12767) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  9644, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,1491,1943,1520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12302
  }
  TEXT  9647, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,1531,1943,1560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12303
  }
  TEXT  9650, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,1571,1938,1600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12304
  }
  TEXT  9653, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,1450,2011,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12294
  }
  TEXT  9656, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,1411,2023,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12295
  }
  TEXT  9659, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,1680,1800,1715)
   ALIGN 2
   MARGINS (1,1)
   PARENT 9633
   ORIENTATION 2
  }
  TEXT  9660, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,1124,1800,1159)
   ALIGN 10
   MARGINS (1,1)
   PARENT 9633
   ORIENTATION 2
  }
  INSTANCE  9713, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U41"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,1760)
   VERTEXES ( (2,11839), (4,11845), (6,11847), (8,11849), (10,11838), (12,11836), (14,11852), (16,11854), (18,11856), (20,12716), (22,11841), (24,12825) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9726, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,2260,2261,2295)
   MARGINS (1,1)
   PARENT 9713
  }
  TEXT  9727, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,1704,2075,1739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9713
  }
  TEXT  9728, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,1751,1923,1780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12310
  }
  TEXT  9730, 0, 0
  {
   TEXT "$#NAME"
   RECT (1841,1791,1941,1820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12311
  }
  TEXT  9735, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,1870,1926,1899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12313
  }
  TEXT  9737, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,1911,1918,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12314
  }
  TEXT  9739, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,1951,1934,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12315
  }
  TEXT  9741, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,1991,1899,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12306
  }
  TEXT  9742, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,2031,1901,2060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12307
  }
  INSTANCE  9743, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U42"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,1760)
   ORIENTATION 2
   VERTEXES ( (2,11840), (4,11846), (6,11848), (8,11850), (10,11831), (12,11833), (14,11851), (16,11853), (18,11855), (20,12717), (22,11842), (24,12824) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  9756, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,2260,1800,2295)
   ALIGN 2
   MARGINS (1,1)
   PARENT 9743
   ORIENTATION 2
  }
  TEXT  9757, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,1704,1800,1739)
   ALIGN 10
   MARGINS (1,1)
   PARENT 9743
   ORIENTATION 2
  }
  TEXT  9758, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,2071,1943,2100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12316
  }
  TEXT  9760, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,2111,1943,2140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12317
  }
  TEXT  9762, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,2151,1938,2180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12318
  }
  TEXT  9764, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,2030,2011,2059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12308
  }
  TEXT  9765, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,1991,2023,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12309
  }
  INSTANCE  9781, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U43"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,2320)
   VERTEXES ( (2,11867), (4,11873), (6,11875), (8,11877), (10,11866), (12,11864), (14,11880), (16,11882), (18,11884), (20,12695), (22,11869), (24,12841) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9794, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,2820,2261,2855)
   MARGINS (1,1)
   PARENT 9781
  }
  TEXT  9795, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,2264,2075,2299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9781
  }
  TEXT  9796, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,2311,1923,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12324
  }
  TEXT  9798, 0, 0
  {
   TEXT "$#NAME"
   RECT (1835,2351,1948,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12325
  }
  TEXT  9803, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,2430,1926,2459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12327
  }
  TEXT  9805, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,2471,1918,2500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12328
  }
  TEXT  9807, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,2511,1934,2540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12329
  }
  TEXT  9809, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,2551,1899,2580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12320
  }
  TEXT  9810, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,2591,1901,2620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12321
  }
  INSTANCE  9811, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U44"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,2320)
   ORIENTATION 2
   VERTEXES ( (2,11868), (4,11874), (6,11876), (8,11878), (10,11859), (12,11861), (14,11879), (16,11881), (18,11883), (20,12696), (22,11870), (24,12840) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  9824, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,2820,1800,2855)
   ALIGN 2
   MARGINS (1,1)
   PARENT 9811
   ORIENTATION 2
  }
  TEXT  9825, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,2264,1800,2299)
   ALIGN 10
   MARGINS (1,1)
   PARENT 9811
   ORIENTATION 2
  }
  TEXT  9826, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,2631,1943,2660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12330
  }
  TEXT  9828, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,2671,1943,2700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12331
  }
  TEXT  9830, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,2711,1938,2740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12332
  }
  TEXT  9832, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,2590,2011,2619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12322
  }
  TEXT  9833, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,2551,2023,2580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12323
  }
  INSTANCE  9849, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U45"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,2880)
   VERTEXES ( (2,11895), (4,11901), (6,11903), (8,11905), (10,11894), (12,11892), (14,11908), (16,11910), (18,11912), (20,12674), (22,11897), (24,12860) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9862, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,3380,2261,3415)
   MARGINS (1,1)
   PARENT 9849
  }
  TEXT  9863, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,2824,2075,2859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9849
  }
  TEXT  9864, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,2871,1923,2900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12338
  }
  TEXT  9866, 0, 0
  {
   TEXT "$#NAME"
   RECT (1849,2911,1933,2940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12339
  }
  TEXT  9871, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,2990,1926,3019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12341
  }
  TEXT  9873, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,3031,1918,3060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12342
  }
  TEXT  9875, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,3071,1934,3100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12343
  }
  TEXT  9877, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,3111,1899,3140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12334
  }
  TEXT  9878, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,3151,1901,3180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12335
  }
  INSTANCE  9879, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U46"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,2880)
   ORIENTATION 2
   VERTEXES ( (2,11896), (4,11902), (6,11904), (8,11906), (10,11887), (12,11889), (14,11907), (16,11909), (18,11911), (20,12675), (22,11898), (24,12859) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  9892, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,3380,1800,3415)
   ALIGN 2
   MARGINS (1,1)
   PARENT 9879
   ORIENTATION 2
  }
  TEXT  9893, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,2824,1800,2859)
   ALIGN 10
   MARGINS (1,1)
   PARENT 9879
   ORIENTATION 2
  }
  TEXT  9894, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,3191,1943,3220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12344
  }
  TEXT  9896, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,3231,1943,3260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12345
  }
  TEXT  9898, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,3271,1938,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12346
  }
  TEXT  9900, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,3150,2011,3179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12336
  }
  TEXT  9901, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,3111,2023,3140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12337
  }
  INSTANCE  9917, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U47"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,3440)
   VERTEXES ( (2,11923), (4,11929), (6,11931), (8,11933), (10,11922), (12,11920), (14,11936), (16,11938), (18,11940), (20,12643), (22,11925), (24,12876) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9930, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,3940,2261,3975)
   MARGINS (1,1)
   PARENT 9917
  }
  TEXT  9931, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,3384,2075,3419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9917
  }
  TEXT  9932, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,3431,1923,3460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12352
  }
  TEXT  9934, 0, 0
  {
   TEXT "$#NAME"
   RECT (1835,3471,1948,3500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12353
  }
  TEXT  9939, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,3550,1926,3579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12355
  }
  TEXT  9941, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,3591,1918,3620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12356
  }
  TEXT  9943, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,3631,1934,3660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12357
  }
  TEXT  9945, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,3671,1899,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12348
  }
  TEXT  9946, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,3711,1901,3740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12349
  }
  INSTANCE  9947, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U48"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,3440)
   ORIENTATION 2
   VERTEXES ( (2,11924), (4,11930), (6,11932), (8,11934), (10,11915), (12,11917), (14,11935), (16,11937), (18,11939), (20,12644), (22,11926), (24,12875) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  9960, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,3940,1800,3975)
   ALIGN 2
   MARGINS (1,1)
   PARENT 9947
   ORIENTATION 2
  }
  TEXT  9961, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,3384,1800,3419)
   ALIGN 10
   MARGINS (1,1)
   PARENT 9947
   ORIENTATION 2
  }
  TEXT  9962, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,3751,1943,3780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12358
  }
  TEXT  9964, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,3791,1943,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12359
  }
  TEXT  9966, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,3831,1938,3860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12360
  }
  TEXT  9968, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,3710,2011,3739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12350
  }
  TEXT  9969, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,3671,2023,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12351
  }
  INSTANCE  9985, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U49"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,4020)
   VERTEXES ( (2,11951), (4,11957), (6,11959), (8,11961), (10,11950), (12,11948), (14,11964), (16,11966), (18,11968), (20,12659), (22,11953), (24,12892) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  9998, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,4520,2261,4555)
   MARGINS (1,1)
   PARENT 9985
  }
  TEXT  9999, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,3964,2075,3999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9985
  }
  TEXT  10000, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,4011,1923,4040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12366
  }
  TEXT  10002, 0, 0
  {
   TEXT "$#NAME"
   RECT (1835,4051,1948,4080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12367
  }
  TEXT  10007, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,4130,1926,4159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12369
  }
  TEXT  10009, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,4171,1918,4200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12370
  }
  TEXT  10011, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,4211,1934,4240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12371
  }
  TEXT  10013, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,4251,1899,4280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12362
  }
  TEXT  10014, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,4291,1901,4320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12363
  }
  INSTANCE  10015, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U50"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,4020)
   ORIENTATION 2
   VERTEXES ( (2,11952), (4,11958), (6,11960), (8,11962), (10,11943), (12,11945), (14,11963), (16,11965), (18,11967), (20,12660), (22,11954), (24,12891) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  10028, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,4520,1800,4555)
   ALIGN 2
   MARGINS (1,1)
   PARENT 10015
   ORIENTATION 2
  }
  TEXT  10029, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,3964,1800,3999)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10015
   ORIENTATION 2
  }
  TEXT  10030, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,4331,1943,4360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12372
  }
  TEXT  10032, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,4371,1943,4400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12373
  }
  TEXT  10034, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,4411,1938,4440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12374
  }
  TEXT  10036, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,4290,2011,4319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12364
  }
  TEXT  10037, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,4251,2023,4280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12365
  }
  INSTANCE  10053, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U51"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,4580)
   VERTEXES ( (2,11979), (4,11985), (6,11987), (8,11989), (10,11978), (12,11976), (14,11992), (16,11994), (18,11996), (20,12604), (22,11981), (24,12908) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  10066, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,5080,2261,5115)
   MARGINS (1,1)
   PARENT 10053
  }
  TEXT  10067, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,4524,2075,4559)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10053
  }
  TEXT  10068, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,4571,1923,4600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12380
  }
  TEXT  10070, 0, 0
  {
   TEXT "$#NAME"
   RECT (1835,4611,1948,4640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12381
  }
  TEXT  10075, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,4690,1926,4719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12383
  }
  TEXT  10077, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,4731,1918,4760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12384
  }
  TEXT  10079, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,4771,1934,4800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12385
  }
  TEXT  10081, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,4811,1899,4840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12376
  }
  TEXT  10082, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,4851,1901,4880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12377
  }
  INSTANCE  10083, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U52"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,4580)
   ORIENTATION 2
   VERTEXES ( (2,11980), (4,11986), (6,11988), (8,11990), (10,11971), (12,11973), (14,11991), (16,11993), (18,11995), (20,12605), (22,11982), (24,12907) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  10096, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,5080,1800,5115)
   ALIGN 2
   MARGINS (1,1)
   PARENT 10083
   ORIENTATION 2
  }
  TEXT  10097, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,4524,1800,4559)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10083
   ORIENTATION 2
  }
  TEXT  10098, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,4891,1943,4920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12386
  }
  TEXT  10100, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,4931,1943,4960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12387
  }
  TEXT  10102, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,4971,1938,5000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12388
  }
  TEXT  10104, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,4850,2011,4879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12378
  }
  TEXT  10105, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,4811,2023,4840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12379
  }
  INSTANCE  10121, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U53"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2020,5140)
   VERTEXES ( (2,12007), (4,12013), (6,12015), (8,12017), (10,12006), (12,12004), (14,12020), (16,12022), (18,12024), (20,12613), (22,12009), (24,12924) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  10134, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,5640,2261,5675)
   MARGINS (1,1)
   PARENT 10121
  }
  TEXT  10135, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,5084,2075,5119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10121
  }
  TEXT  10136, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,5131,1923,5160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12394
  }
  TEXT  10138, 0, 0
  {
   TEXT "$#NAME"
   RECT (1835,5171,1948,5200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12395
  }
  TEXT  10143, 0, 0
  {
   TEXT "$#NAME"
   RECT (1839,5250,1926,5279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12397
  }
  TEXT  10145, 0, 0
  {
   TEXT "$#NAME"
   RECT (1870,5291,1918,5320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12398
  }
  TEXT  10147, 0, 0
  {
   TEXT "$#NAME"
   RECT (1856,5331,1934,5360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12399
  }
  TEXT  10149, 0, 0
  {
   TEXT "$#NAME"
   RECT (1814,5371,1899,5400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12390
  }
  TEXT  10150, 0, 0
  {
   TEXT "$#NAME"
   RECT (1819,5411,1901,5440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12391
  }
  INSTANCE  10151, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #GENERIC0="tRAP:real:="
    #GENERIC1="tMRD:real:="
    #GENERIC10="ADDR_BITS:integer:="
    #GENERIC11="tWR:real:="
    #GENERIC12="tDQSQ:real:="
    #GENERIC13="tCK:real:="
    #GENERIC14="tRRD:real:="
    #GENERIC15="tRP:real:="
    #GENERIC16="tRCD:real:="
    #GENERIC17="tRFC:real:="
    #GENERIC18="tRC:real:="
    #GENERIC19="tRAS:real:="
    #GENERIC2="Debug:integer:="
    #GENERIC3="no_halt:integer:="
    #GENERIC4="part_mem_bits:integer:="
    #GENERIC5="full_mem_bits:vector:="
    #GENERIC6="COL_BITS:integer:="
    #GENERIC7="DM_BITS:integer:="
    #GENERIC8="DQS_BITS:integer:="
    #GENERIC9="DQ_BITS:integer:="
    #LIBRARY="#default"
    #REFERENCE="U54"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (1800,5140)
   ORIENTATION 2
   VERTEXES ( (2,12008), (4,12014), (6,12016), (8,12018), (10,11999), (12,12001), (14,12019), (16,12021), (18,12023), (20,12614), (22,12010), (24,12923) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  10164, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1559,5640,1800,5675)
   ALIGN 2
   MARGINS (1,1)
   PARENT 10151
   ORIENTATION 2
  }
  TEXT  10165, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1745,5084,1800,5119)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10151
   ORIENTATION 2
  }
  TEXT  10166, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,5451,1943,5480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12400
  }
  TEXT  10168, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,5491,1943,5520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12401
  }
  TEXT  10170, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,5531,1938,5560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12402
  }
  TEXT  10172, 0, 0
  {
   TEXT "$#NAME"
   RECT (1929,5410,2011,5439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12392
  }
  TEXT  10173, 0, 0
  {
   TEXT "$#NAME"
   RECT (1938,5371,2023,5400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12393
  }
  INSTANCE  10867, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,620)
   VERTEXES ( (2,12115), (4,12121), (6,12123), (8,12125), (10,12098), (12,12070), (14,12128), (16,12130), (18,12132), (20,12730), (22,12117), (24,12809) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  10878, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,1120,2981,1155)
   MARGINS (1,1)
   PARENT 10867
  }
  TEXT  10879, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,564,2779,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10867
  }
  TEXT  10880, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,611,2643,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12448
  }
  TEXT  10882, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,651,2668,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12449
  }
  TEXT  10887, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,730,2646,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12451
  }
  TEXT  10889, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,771,2638,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12452
  }
  TEXT  10891, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,811,2654,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12453
  }
  TEXT  10893, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,851,2619,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12407
  }
  TEXT  10894, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,891,2621,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12416
  }
  INSTANCE  10897, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,620)
   ORIENTATION 2
   VERTEXES ( (2,12116), (4,12122), (6,12124), (8,12126), (10,12033), (12,12051), (14,12127), (16,12129), (18,12131), (20,12731), (22,12118), (24,12808) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  10908, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,931,2663,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12454
  }
  TEXT  10911, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,971,2663,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12455
  }
  TEXT  10914, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,1011,2658,1040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12456
  }
  TEXT  10917, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,890,2731,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12425
  }
  TEXT  10920, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,851,2743,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12439
  }
  TEXT  10923, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,1120,2520,1155)
   ALIGN 2
   MARGINS (1,1)
   PARENT 10897
   ORIENTATION 2
  }
  TEXT  10924, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2481,564,2520,599)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10897
   ORIENTATION 2
  }
  INSTANCE  10925, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,1180)
   VERTEXES ( (2,12133), (4,12139), (6,12141), (8,12143), (10,12100), (12,12072), (14,12146), (16,12148), (18,12150), (20,12709), (22,12135), (24,12817) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  10938, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,1680,2981,1715)
   MARGINS (1,1)
   PARENT 10925
  }
  TEXT  10939, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,1124,2779,1159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10925
  }
  TEXT  10940, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,1171,2643,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12457
  }
  TEXT  10942, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,1211,2668,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12458
  }
  TEXT  10947, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,1290,2646,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12460
  }
  TEXT  10949, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1331,2638,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12461
  }
  TEXT  10951, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,1371,2654,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12462
  }
  TEXT  10953, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,1411,2619,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12408
  }
  TEXT  10954, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,1451,2621,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12417
  }
  INSTANCE  10955, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,1180)
   ORIENTATION 2
   VERTEXES ( (2,12134), (4,12140), (6,12142), (8,12144), (10,12035), (12,12053), (14,12145), (16,12147), (18,12149), (20,12710), (22,12136), (24,12816) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  10968, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,1680,2520,1715)
   ALIGN 2
   MARGINS (1,1)
   PARENT 10955
   ORIENTATION 2
  }
  TEXT  10969, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2481,1124,2520,1159)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10955
   ORIENTATION 2
  }
  TEXT  10970, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,1491,2663,1520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12463
  }
  TEXT  10972, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,1531,2663,1560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12464
  }
  TEXT  10974, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,1571,2658,1600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12465
  }
  TEXT  10976, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,1450,2731,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12426
  }
  TEXT  10977, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,1411,2743,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12440
  }
  INSTANCE  10978, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,1760)
   VERTEXES ( (2,12151), (4,12157), (6,12159), (8,12161), (10,12102), (12,12074), (14,12164), (16,12166), (18,12168), (20,12723), (22,12153), (24,12833) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  10991, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,2260,2981,2295)
   MARGINS (1,1)
   PARENT 10978
  }
  TEXT  10992, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,1704,2795,1739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10978
  }
  TEXT  10993, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,1751,2643,1780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12466
  }
  TEXT  10995, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,1791,2668,1820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12467
  }
  TEXT  11000, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,1870,2646,1899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12469
  }
  TEXT  11002, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1911,2638,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12470
  }
  TEXT  11004, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,1951,2654,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12471
  }
  TEXT  11006, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,1991,2619,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12409
  }
  TEXT  11007, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,2031,2621,2060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12418
  }
  INSTANCE  11008, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,1760)
   ORIENTATION 2
   VERTEXES ( (2,12152), (4,12158), (6,12160), (8,12162), (10,12037), (12,12055), (14,12163), (16,12165), (18,12167), (20,12724), (22,12154), (24,12832) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11021, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,2260,2520,2295)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11008
   ORIENTATION 2
  }
  TEXT  11022, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,1704,2520,1739)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11008
   ORIENTATION 2
  }
  TEXT  11023, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,2071,2663,2100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12472
  }
  TEXT  11025, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,2111,2663,2140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12473
  }
  TEXT  11027, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,2151,2658,2180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12474
  }
  TEXT  11029, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,2030,2731,2059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12427
  }
  TEXT  11030, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,1991,2743,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12441
  }
  INSTANCE  11031, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,2320)
   VERTEXES ( (2,12169), (4,12175), (6,12177), (8,12179), (10,12104), (12,12076), (14,12182), (16,12184), (18,12186), (20,12688), (22,12171), (24,12852) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  11044, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,2820,2981,2855)
   MARGINS (1,1)
   PARENT 11031
  }
  TEXT  11045, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,2264,2795,2299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11031
  }
  TEXT  11046, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,2311,2643,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12475
  }
  TEXT  11048, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,2351,2668,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12476
  }
  TEXT  11053, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,2430,2646,2459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12478
  }
  TEXT  11055, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,2471,2638,2500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12479
  }
  TEXT  11057, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,2511,2654,2540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12480
  }
  TEXT  11059, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,2551,2619,2580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12410
  }
  TEXT  11060, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,2591,2621,2620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12419
  }
  INSTANCE  11061, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,2320)
   ORIENTATION 2
   VERTEXES ( (2,12170), (4,12176), (6,12178), (8,12180), (10,12039), (12,12057), (14,12181), (16,12183), (18,12185), (20,12689), (22,12172), (24,12851) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11074, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,2820,2520,2855)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11061
   ORIENTATION 2
  }
  TEXT  11075, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,2264,2520,2299)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11061
   ORIENTATION 2
  }
  TEXT  11076, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,2631,2663,2660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12481
  }
  TEXT  11078, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,2671,2663,2700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12482
  }
  TEXT  11080, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,2711,2658,2740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12483
  }
  TEXT  11082, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,2590,2731,2619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12428
  }
  TEXT  11083, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,2551,2743,2580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12442
  }
  INSTANCE  11084, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,2880)
   VERTEXES ( (2,12187), (4,12193), (6,12195), (8,12197), (10,12106), (12,12078), (14,12200), (16,12202), (18,12204), (20,12681), (22,12189), (24,12868) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  11097, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,3380,2981,3415)
   MARGINS (1,1)
   PARENT 11084
  }
  TEXT  11098, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,2824,2795,2859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11084
  }
  TEXT  11099, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,2871,2643,2900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12484
  }
  TEXT  11101, 0, 0
  {
   TEXT "$#NAME"
   RECT (2569,2911,2653,2940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12485
  }
  TEXT  11106, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,2990,2646,3019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12487
  }
  TEXT  11108, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3031,2638,3060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12488
  }
  TEXT  11110, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,3071,2654,3100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12489
  }
  TEXT  11112, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,3111,2619,3140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12411
  }
  TEXT  11113, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,3151,2621,3180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12420
  }
  INSTANCE  11114, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U28"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,2880)
   ORIENTATION 2
   VERTEXES ( (2,12188), (4,12194), (6,12196), (8,12198), (10,12041), (12,12059), (14,12199), (16,12201), (18,12203), (20,12682), (22,12190), (24,12867) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11127, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,3380,2520,3415)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11114
   ORIENTATION 2
  }
  TEXT  11128, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,2824,2520,2859)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11114
   ORIENTATION 2
  }
  TEXT  11129, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,3191,2663,3220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12490
  }
  TEXT  11131, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,3231,2663,3260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12491
  }
  TEXT  11133, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,3271,2658,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12492
  }
  TEXT  11135, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,3150,2731,3179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12429
  }
  TEXT  11136, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,3111,2743,3140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12443
  }
  INSTANCE  11137, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U29"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,3440)
   VERTEXES ( (2,12205), (4,12211), (6,12213), (8,12215), (10,12108), (12,12080), (14,12218), (16,12220), (18,12222), (20,12651), (22,12207), (24,12884) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  11150, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,3940,2981,3975)
   MARGINS (1,1)
   PARENT 11137
  }
  TEXT  11151, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,3384,2795,3419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11137
  }
  TEXT  11152, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,3431,2643,3460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12493
  }
  TEXT  11154, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,3471,2668,3500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12494
  }
  TEXT  11159, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,3550,2646,3579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12496
  }
  TEXT  11161, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3591,2638,3620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12497
  }
  TEXT  11163, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,3631,2654,3660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12498
  }
  TEXT  11165, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,3671,2619,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12412
  }
  TEXT  11166, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,3711,2621,3740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12421
  }
  INSTANCE  11167, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U30"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,3440)
   ORIENTATION 2
   VERTEXES ( (2,12206), (4,12212), (6,12214), (8,12216), (10,12043), (12,12061), (14,12217), (16,12219), (18,12221), (20,12652), (22,12208), (24,12883) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11180, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,3940,2520,3975)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11167
   ORIENTATION 2
  }
  TEXT  11181, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,3384,2520,3419)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11167
   ORIENTATION 2
  }
  TEXT  11182, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,3751,2663,3780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12499
  }
  TEXT  11184, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,3791,2663,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12500
  }
  TEXT  11186, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,3831,2658,3860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12501
  }
  TEXT  11188, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,3710,2731,3739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12430
  }
  TEXT  11189, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,3671,2743,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12444
  }
  INSTANCE  11190, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U31"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,4020)
   VERTEXES ( (2,12223), (4,12229), (6,12231), (8,12233), (10,12110), (12,12082), (14,12236), (16,12238), (18,12240), (20,12667), (22,12225), (24,12900) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  11203, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,4520,2981,4555)
   MARGINS (1,1)
   PARENT 11190
  }
  TEXT  11204, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,3964,2795,3999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11190
  }
  TEXT  11205, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,4011,2643,4040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12502
  }
  TEXT  11207, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,4051,2668,4080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12503
  }
  TEXT  11212, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,4130,2646,4159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12505
  }
  TEXT  11214, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4171,2638,4200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12506
  }
  TEXT  11216, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,4211,2654,4240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12507
  }
  TEXT  11218, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,4251,2619,4280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12413
  }
  TEXT  11219, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,4291,2621,4320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12422
  }
  INSTANCE  11220, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U35"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,4020)
   ORIENTATION 2
   VERTEXES ( (2,12224), (4,12230), (6,12232), (8,12234), (10,12045), (12,12063), (14,12235), (16,12237), (18,12239), (20,12668), (22,12226), (24,12899) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11233, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,4520,2520,4555)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11220
   ORIENTATION 2
  }
  TEXT  11234, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,3964,2520,3999)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11220
   ORIENTATION 2
  }
  TEXT  11235, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,4331,2663,4360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12508
  }
  TEXT  11237, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,4371,2663,4400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12509
  }
  TEXT  11239, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,4411,2658,4440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12510
  }
  TEXT  11241, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,4290,2731,4319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12431
  }
  TEXT  11242, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,4251,2743,4280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12445
  }
  INSTANCE  11243, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U37"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,4580)
   VERTEXES ( (2,12241), (4,12247), (6,12249), (8,12251), (10,12112), (12,12084), (14,12254), (16,12256), (18,12258), (20,12593), (22,12243), (24,12916) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  11256, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,5080,2981,5115)
   MARGINS (1,1)
   PARENT 11243
  }
  TEXT  11257, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,4524,2795,4559)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11243
  }
  TEXT  11258, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,4571,2643,4600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12511
  }
  TEXT  11260, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,4611,2668,4640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12512
  }
  TEXT  11265, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,4690,2646,4719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12514
  }
  TEXT  11267, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4731,2638,4760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12515
  }
  TEXT  11269, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,4771,2654,4800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12516
  }
  TEXT  11271, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,4811,2619,4840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12414
  }
  TEXT  11272, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,4851,2621,4880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12423
  }
  INSTANCE  11273, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #GENERIC0="DQS_BITS:integer:="
    #GENERIC1="DQ_BITS:integer:="
    #GENERIC10="part_mem_bits:integer:="
    #GENERIC11="full_mem_bits:vector:="
    #GENERIC12="COL_BITS:integer:="
    #GENERIC13="DM_BITS:integer:="
    #GENERIC14="tRRD:real:="
    #GENERIC15="tRP:real:="
    #GENERIC16="tRCD:real:="
    #GENERIC17="tRFC:real:="
    #GENERIC18="tRC:real:="
    #GENERIC19="tRAS:real:="
    #GENERIC2="tCK:real:="
    #GENERIC3="tDQSQ:real:="
    #GENERIC4="ADDR_BITS:integer:="
    #GENERIC5="tWR:real:="
    #GENERIC6="tRAP:real:="
    #GENERIC7="tMRD:real:="
    #GENERIC8="Debug:integer:="
    #GENERIC9="no_halt:integer:="
    #LIBRARY="#default"
    #REFERENCE="U38"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,4580)
   ORIENTATION 2
   VERTEXES ( (2,12242), (4,12248), (6,12250), (8,12252), (10,12047), (12,12065), (14,12253), (16,12255), (18,12257), (20,12594), (22,12244), (24,12915) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11286, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,5080,2520,5115)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11273
   ORIENTATION 2
  }
  TEXT  11287, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,4524,2520,4559)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11273
   ORIENTATION 2
  }
  TEXT  11288, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,4891,2663,4920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12517
  }
  TEXT  11290, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,4931,2663,4960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12518
  }
  TEXT  11292, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,4971,2658,5000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12519
  }
  TEXT  11294, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,4850,2731,4879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12432
  }
  TEXT  11295, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,4811,2743,4840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12446
  }
  INSTANCE  11296, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U39"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2740,5140)
   VERTEXES ( (2,12259), (4,12265), (6,12267), (8,12269), (10,12114), (12,12086), (14,12272), (16,12274), (18,12276), (20,12621), (22,12261), (24,12932) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  11309, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2740,5640,2981,5675)
   MARGINS (1,1)
   PARENT 11296
  }
  TEXT  11310, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2740,5084,2795,5119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11296
  }
  TEXT  11311, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,5131,2643,5160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12520
  }
  TEXT  11313, 0, 0
  {
   TEXT "$#NAME"
   RECT (2555,5171,2668,5200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12521
  }
  TEXT  11318, 0, 0
  {
   TEXT "$#NAME"
   RECT (2559,5250,2646,5279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12523
  }
  TEXT  11320, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,5291,2638,5320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12524
  }
  TEXT  11322, 0, 0
  {
   TEXT "$#NAME"
   RECT (2576,5331,2654,5360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12525
  }
  TEXT  11324, 0, 0
  {
   TEXT "$#NAME"
   RECT (2534,5371,2619,5400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12415
  }
  TEXT  11325, 0, 0
  {
   TEXT "$#NAME"
   RECT (2539,5411,2621,5440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12424
  }
  INSTANCE  11326, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4fn_5b"
    #LIBRARY="#default"
    #REFERENCE="U40"
    #SYMBOL="mt46v128m4fn_5b"
   }
   COORD (2520,5140)
   ORIENTATION 2
   VERTEXES ( (2,12260), (4,12266), (6,12268), (8,12270), (10,12049), (12,12067), (14,12271), (16,12273), (18,12275), (20,12622), (22,12262), (24,12931) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  11339, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2279,5640,2520,5675)
   ALIGN 2
   MARGINS (1,1)
   PARENT 11326
   ORIENTATION 2
  }
  TEXT  11340, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2465,5084,2520,5119)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11326
   ORIENTATION 2
  }
  TEXT  11341, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,5451,2663,5480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12526
  }
  TEXT  11343, 0, 0
  {
   TEXT "$#NAME"
   RECT (2578,5491,2663,5520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12527
  }
  TEXT  11345, 0, 0
  {
   TEXT "$#NAME"
   RECT (2582,5531,2658,5560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12528
  }
  TEXT  11347, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,5410,2731,5439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12433
  }
  TEXT  11348, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,5371,2743,5400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12447
  }
  VTX  11773, 0, 0
  {
   COORD (2020,640)
  }
  VTX  11774, 0, 0
  {
   COORD (1800,640)
  }
  VTX  11775, 0, 0
  {
   COORD (2020,760)
  }
  VTX  11776, 0, 0
  {
   COORD (1800,760)
  }
  VTX  11777, 0, 0
  {
   COORD (2020,800)
  }
  VTX  11778, 0, 0
  {
   COORD (1800,800)
  }
  VTX  11779, 0, 0
  {
   COORD (2020,840)
  }
  VTX  11780, 0, 0
  {
   COORD (1800,840)
  }
  VTX  11783, 0, 0
  {
   COORD (2020,680)
  }
  VTX  11784, 0, 0
  {
   COORD (1800,680)
  }
  VTX  11787, 0, 0
  {
   COORD (1800,920)
  }
  VTX  11788, 0, 0
  {
   COORD (1860,920)
  }
  VTX  11789, 0, 0
  {
   COORD (1800,880)
  }
  VTX  11790, 0, 0
  {
   COORD (1860,880)
  }
  VTX  11791, 0, 0
  {
   COORD (1800,960)
  }
  VTX  11792, 0, 0
  {
   COORD (2020,960)
  }
  VTX  11793, 0, 0
  {
   COORD (1800,1000)
  }
  VTX  11794, 0, 0
  {
   COORD (2020,1000)
  }
  VTX  11795, 0, 0
  {
   COORD (1800,1040)
  }
  VTX  11796, 0, 0
  {
   COORD (2020,1040)
  }
  VTX  11797, 0, 0
  {
   COORD (1940,920)
  }
  VTX  11798, 0, 0
  {
   COORD (2020,920)
  }
  VTX  11799, 0, 0
  {
   COORD (1940,880)
  }
  VTX  11800, 0, 0
  {
   COORD (2020,880)
  }
  VTX  11803, 0, 0
  {
   COORD (1800,1440)
  }
  VTX  11804, 0, 0
  {
   COORD (1860,1440)
  }
  VTX  11805, 0, 0
  {
   COORD (1800,1480)
  }
  VTX  11806, 0, 0
  {
   COORD (1860,1480)
  }
  VTX  11807, 0, 0
  {
   COORD (1940,1480)
  }
  VTX  11808, 0, 0
  {
   COORD (2020,1480)
  }
  VTX  11809, 0, 0
  {
   COORD (1940,1440)
  }
  VTX  11810, 0, 0
  {
   COORD (2020,1440)
  }
  VTX  11811, 0, 0
  {
   COORD (2020,1200)
  }
  VTX  11812, 0, 0
  {
   COORD (1800,1200)
  }
  VTX  11813, 0, 0
  {
   COORD (2020,1240)
  }
  VTX  11814, 0, 0
  {
   COORD (1800,1240)
  }
  VTX  11817, 0, 0
  {
   COORD (2020,1320)
  }
  VTX  11818, 0, 0
  {
   COORD (1800,1320)
  }
  VTX  11819, 0, 0
  {
   COORD (2020,1360)
  }
  VTX  11820, 0, 0
  {
   COORD (1800,1360)
  }
  VTX  11821, 0, 0
  {
   COORD (2020,1400)
  }
  VTX  11822, 0, 0
  {
   COORD (1800,1400)
  }
  VTX  11823, 0, 0
  {
   COORD (1800,1520)
  }
  VTX  11824, 0, 0
  {
   COORD (2020,1520)
  }
  VTX  11825, 0, 0
  {
   COORD (1800,1560)
  }
  VTX  11826, 0, 0
  {
   COORD (2020,1560)
  }
  VTX  11827, 0, 0
  {
   COORD (1800,1600)
  }
  VTX  11828, 0, 0
  {
   COORD (2020,1600)
  }
  VTX  11831, 0, 0
  {
   COORD (1800,2020)
  }
  VTX  11832, 0, 0
  {
   COORD (1860,2020)
  }
  VTX  11833, 0, 0
  {
   COORD (1800,2060)
  }
  VTX  11834, 0, 0
  {
   COORD (1860,2060)
  }
  VTX  11835, 0, 0
  {
   COORD (1940,2060)
  }
  VTX  11836, 0, 0
  {
   COORD (2020,2060)
  }
  VTX  11837, 0, 0
  {
   COORD (1940,2020)
  }
  VTX  11838, 0, 0
  {
   COORD (2020,2020)
  }
  VTX  11839, 0, 0
  {
   COORD (2020,1780)
  }
  VTX  11840, 0, 0
  {
   COORD (1800,1780)
  }
  VTX  11841, 0, 0
  {
   COORD (2020,1820)
  }
  VTX  11842, 0, 0
  {
   COORD (1800,1820)
  }
  VTX  11845, 0, 0
  {
   COORD (2020,1900)
  }
  VTX  11846, 0, 0
  {
   COORD (1800,1900)
  }
  VTX  11847, 0, 0
  {
   COORD (2020,1940)
  }
  VTX  11848, 0, 0
  {
   COORD (1800,1940)
  }
  VTX  11849, 0, 0
  {
   COORD (2020,1980)
  }
  VTX  11850, 0, 0
  {
   COORD (1800,1980)
  }
  VTX  11851, 0, 0
  {
   COORD (1800,2100)
  }
  VTX  11852, 0, 0
  {
   COORD (2020,2100)
  }
  VTX  11853, 0, 0
  {
   COORD (1800,2140)
  }
  VTX  11854, 0, 0
  {
   COORD (2020,2140)
  }
  VTX  11855, 0, 0
  {
   COORD (1800,2180)
  }
  VTX  11856, 0, 0
  {
   COORD (2020,2180)
  }
  VTX  11859, 0, 0
  {
   COORD (1800,2580)
  }
  VTX  11860, 0, 0
  {
   COORD (1860,2580)
  }
  VTX  11861, 0, 0
  {
   COORD (1800,2620)
  }
  VTX  11862, 0, 0
  {
   COORD (1860,2620)
  }
  VTX  11863, 0, 0
  {
   COORD (1940,2620)
  }
  VTX  11864, 0, 0
  {
   COORD (2020,2620)
  }
  VTX  11865, 0, 0
  {
   COORD (1940,2580)
  }
  VTX  11866, 0, 0
  {
   COORD (2020,2580)
  }
  VTX  11867, 0, 0
  {
   COORD (2020,2340)
  }
  VTX  11868, 0, 0
  {
   COORD (1800,2340)
  }
  VTX  11869, 0, 0
  {
   COORD (2020,2380)
  }
  VTX  11870, 0, 0
  {
   COORD (1800,2380)
  }
  VTX  11873, 0, 0
  {
   COORD (2020,2460)
  }
  VTX  11874, 0, 0
  {
   COORD (1800,2460)
  }
  VTX  11875, 0, 0
  {
   COORD (2020,2500)
  }
  VTX  11876, 0, 0
  {
   COORD (1800,2500)
  }
  VTX  11877, 0, 0
  {
   COORD (2020,2540)
  }
  VTX  11878, 0, 0
  {
   COORD (1800,2540)
  }
  VTX  11879, 0, 0
  {
   COORD (1800,2660)
  }
  VTX  11880, 0, 0
  {
   COORD (2020,2660)
  }
  VTX  11881, 0, 0
  {
   COORD (1800,2700)
  }
  VTX  11882, 0, 0
  {
   COORD (2020,2700)
  }
  VTX  11883, 0, 0
  {
   COORD (1800,2740)
  }
  VTX  11884, 0, 0
  {
   COORD (2020,2740)
  }
  VTX  11887, 0, 0
  {
   COORD (1800,3140)
  }
  VTX  11888, 0, 0
  {
   COORD (1860,3140)
  }
  VTX  11889, 0, 0
  {
   COORD (1800,3180)
  }
  VTX  11890, 0, 0
  {
   COORD (1860,3180)
  }
  VTX  11891, 0, 0
  {
   COORD (1940,3180)
  }
  VTX  11892, 0, 0
  {
   COORD (2020,3180)
  }
  VTX  11893, 0, 0
  {
   COORD (1940,3140)
  }
  VTX  11894, 0, 0
  {
   COORD (2020,3140)
  }
  VTX  11895, 0, 0
  {
   COORD (2020,2900)
  }
  VTX  11896, 0, 0
  {
   COORD (1800,2900)
  }
  VTX  11897, 0, 0
  {
   COORD (2020,2940)
  }
  VTX  11898, 0, 0
  {
   COORD (1800,2940)
  }
  VTX  11901, 0, 0
  {
   COORD (2020,3020)
  }
  VTX  11902, 0, 0
  {
   COORD (1800,3020)
  }
  VTX  11903, 0, 0
  {
   COORD (2020,3060)
  }
  VTX  11904, 0, 0
  {
   COORD (1800,3060)
  }
  VTX  11905, 0, 0
  {
   COORD (2020,3100)
  }
  VTX  11906, 0, 0
  {
   COORD (1800,3100)
  }
  VTX  11907, 0, 0
  {
   COORD (1800,3220)
  }
  VTX  11908, 0, 0
  {
   COORD (2020,3220)
  }
  VTX  11909, 0, 0
  {
   COORD (1800,3260)
  }
  VTX  11910, 0, 0
  {
   COORD (2020,3260)
  }
  VTX  11911, 0, 0
  {
   COORD (1800,3300)
  }
  VTX  11912, 0, 0
  {
   COORD (2020,3300)
  }
  VTX  11915, 0, 0
  {
   COORD (1800,3700)
  }
  VTX  11916, 0, 0
  {
   COORD (1860,3700)
  }
  VTX  11917, 0, 0
  {
   COORD (1800,3740)
  }
  VTX  11918, 0, 0
  {
   COORD (1860,3740)
  }
  VTX  11919, 0, 0
  {
   COORD (1940,3740)
  }
  VTX  11920, 0, 0
  {
   COORD (2020,3740)
  }
  VTX  11921, 0, 0
  {
   COORD (1940,3700)
  }
  VTX  11922, 0, 0
  {
   COORD (2020,3700)
  }
  VTX  11923, 0, 0
  {
   COORD (2020,3460)
  }
  VTX  11924, 0, 0
  {
   COORD (1800,3460)
  }
  VTX  11925, 0, 0
  {
   COORD (2020,3500)
  }
  VTX  11926, 0, 0
  {
   COORD (1800,3500)
  }
  VTX  11929, 0, 0
  {
   COORD (2020,3580)
  }
  VTX  11930, 0, 0
  {
   COORD (1800,3580)
  }
  VTX  11931, 0, 0
  {
   COORD (2020,3620)
  }
  VTX  11932, 0, 0
  {
   COORD (1800,3620)
  }
  VTX  11933, 0, 0
  {
   COORD (2020,3660)
  }
  VTX  11934, 0, 0
  {
   COORD (1800,3660)
  }
  VTX  11935, 0, 0
  {
   COORD (1800,3780)
  }
  VTX  11936, 0, 0
  {
   COORD (2020,3780)
  }
  VTX  11937, 0, 0
  {
   COORD (1800,3820)
  }
  VTX  11938, 0, 0
  {
   COORD (2020,3820)
  }
  VTX  11939, 0, 0
  {
   COORD (1800,3860)
  }
  VTX  11940, 0, 0
  {
   COORD (2020,3860)
  }
  VTX  11943, 0, 0
  {
   COORD (1800,4280)
  }
  VTX  11944, 0, 0
  {
   COORD (1860,4280)
  }
  VTX  11945, 0, 0
  {
   COORD (1800,4320)
  }
  VTX  11946, 0, 0
  {
   COORD (1860,4320)
  }
  VTX  11947, 0, 0
  {
   COORD (1940,4320)
  }
  VTX  11948, 0, 0
  {
   COORD (2020,4320)
  }
  VTX  11949, 0, 0
  {
   COORD (1940,4280)
  }
  VTX  11950, 0, 0
  {
   COORD (2020,4280)
  }
  VTX  11951, 0, 0
  {
   COORD (2020,4040)
  }
  VTX  11952, 0, 0
  {
   COORD (1800,4040)
  }
  VTX  11953, 0, 0
  {
   COORD (2020,4080)
  }
  VTX  11954, 0, 0
  {
   COORD (1800,4080)
  }
  VTX  11957, 0, 0
  {
   COORD (2020,4160)
  }
  VTX  11958, 0, 0
  {
   COORD (1800,4160)
  }
  VTX  11959, 0, 0
  {
   COORD (2020,4200)
  }
  VTX  11960, 0, 0
  {
   COORD (1800,4200)
  }
  VTX  11961, 0, 0
  {
   COORD (2020,4240)
  }
  VTX  11962, 0, 0
  {
   COORD (1800,4240)
  }
  VTX  11963, 0, 0
  {
   COORD (1800,4360)
  }
  VTX  11964, 0, 0
  {
   COORD (2020,4360)
  }
  VTX  11965, 0, 0
  {
   COORD (1800,4400)
  }
  VTX  11966, 0, 0
  {
   COORD (2020,4400)
  }
  VTX  11967, 0, 0
  {
   COORD (1800,4440)
  }
  VTX  11968, 0, 0
  {
   COORD (2020,4440)
  }
  VTX  11971, 0, 0
  {
   COORD (1800,4840)
  }
  VTX  11972, 0, 0
  {
   COORD (1860,4840)
  }
  VTX  11973, 0, 0
  {
   COORD (1800,4880)
  }
  VTX  11974, 0, 0
  {
   COORD (1860,4880)
  }
  VTX  11975, 0, 0
  {
   COORD (1940,4880)
  }
  VTX  11976, 0, 0
  {
   COORD (2020,4880)
  }
  VTX  11977, 0, 0
  {
   COORD (1940,4840)
  }
  VTX  11978, 0, 0
  {
   COORD (2020,4840)
  }
  VTX  11979, 0, 0
  {
   COORD (2020,4600)
  }
  VTX  11980, 0, 0
  {
   COORD (1800,4600)
  }
  VTX  11981, 0, 0
  {
   COORD (2020,4640)
  }
  VTX  11982, 0, 0
  {
   COORD (1800,4640)
  }
  VTX  11985, 0, 0
  {
   COORD (2020,4720)
  }
  VTX  11986, 0, 0
  {
   COORD (1800,4720)
  }
  VTX  11987, 0, 0
  {
   COORD (2020,4760)
  }
  VTX  11988, 0, 0
  {
   COORD (1800,4760)
  }
  VTX  11989, 0, 0
  {
   COORD (2020,4800)
  }
  VTX  11990, 0, 0
  {
   COORD (1800,4800)
  }
  VTX  11991, 0, 0
  {
   COORD (1800,4920)
  }
  VTX  11992, 0, 0
  {
   COORD (2020,4920)
  }
  VTX  11993, 0, 0
  {
   COORD (1800,4960)
  }
  VTX  11994, 0, 0
  {
   COORD (2020,4960)
  }
  VTX  11995, 0, 0
  {
   COORD (1800,5000)
  }
  VTX  11996, 0, 0
  {
   COORD (2020,5000)
  }
  VTX  11999, 0, 0
  {
   COORD (1800,5400)
  }
  VTX  12000, 0, 0
  {
   COORD (1860,5400)
  }
  VTX  12001, 0, 0
  {
   COORD (1800,5440)
  }
  VTX  12002, 0, 0
  {
   COORD (1860,5440)
  }
  VTX  12003, 0, 0
  {
   COORD (1940,5440)
  }
  VTX  12004, 0, 0
  {
   COORD (2020,5440)
  }
  VTX  12005, 0, 0
  {
   COORD (1940,5400)
  }
  VTX  12006, 0, 0
  {
   COORD (2020,5400)
  }
  VTX  12007, 0, 0
  {
   COORD (2020,5160)
  }
  VTX  12008, 0, 0
  {
   COORD (1800,5160)
  }
  VTX  12009, 0, 0
  {
   COORD (2020,5200)
  }
  VTX  12010, 0, 0
  {
   COORD (1800,5200)
  }
  VTX  12013, 0, 0
  {
   COORD (2020,5280)
  }
  VTX  12014, 0, 0
  {
   COORD (1800,5280)
  }
  VTX  12015, 0, 0
  {
   COORD (2020,5320)
  }
  VTX  12016, 0, 0
  {
   COORD (1800,5320)
  }
  VTX  12017, 0, 0
  {
   COORD (2020,5360)
  }
  VTX  12018, 0, 0
  {
   COORD (1800,5360)
  }
  VTX  12019, 0, 0
  {
   COORD (1800,5480)
  }
  VTX  12020, 0, 0
  {
   COORD (2020,5480)
  }
  VTX  12021, 0, 0
  {
   COORD (1800,5520)
  }
  VTX  12022, 0, 0
  {
   COORD (2020,5520)
  }
  VTX  12023, 0, 0
  {
   COORD (1800,5560)
  }
  VTX  12024, 0, 0
  {
   COORD (2020,5560)
  }
  VTX  12033, 0, 0
  {
   COORD (2520,880)
  }
  VTX  12034, 0, 0
  {
   COORD (2580,880)
  }
  VTX  12035, 0, 0
  {
   COORD (2520,1440)
  }
  VTX  12036, 0, 0
  {
   COORD (2580,1440)
  }
  VTX  12037, 0, 0
  {
   COORD (2520,2020)
  }
  VTX  12038, 0, 0
  {
   COORD (2580,2020)
  }
  VTX  12039, 0, 0
  {
   COORD (2520,2580)
  }
  VTX  12040, 0, 0
  {
   COORD (2580,2580)
  }
  VTX  12041, 0, 0
  {
   COORD (2520,3140)
  }
  VTX  12042, 0, 0
  {
   COORD (2580,3140)
  }
  VTX  12043, 0, 0
  {
   COORD (2520,3700)
  }
  VTX  12044, 0, 0
  {
   COORD (2580,3700)
  }
  VTX  12045, 0, 0
  {
   COORD (2520,4280)
  }
  VTX  12046, 0, 0
  {
   COORD (2580,4280)
  }
  VTX  12047, 0, 0
  {
   COORD (2520,4840)
  }
  VTX  12048, 0, 0
  {
   COORD (2580,4840)
  }
  VTX  12049, 0, 0
  {
   COORD (2520,5400)
  }
  VTX  12050, 0, 0
  {
   COORD (2580,5400)
  }
  VTX  12051, 0, 0
  {
   COORD (2520,920)
  }
  VTX  12052, 0, 0
  {
   COORD (2580,920)
  }
  VTX  12053, 0, 0
  {
   COORD (2520,1480)
  }
  VTX  12054, 0, 0
  {
   COORD (2580,1480)
  }
  VTX  12055, 0, 0
  {
   COORD (2520,2060)
  }
  VTX  12056, 0, 0
  {
   COORD (2580,2060)
  }
  VTX  12057, 0, 0
  {
   COORD (2520,2620)
  }
  VTX  12058, 0, 0
  {
   COORD (2580,2620)
  }
  VTX  12059, 0, 0
  {
   COORD (2520,3180)
  }
  VTX  12060, 0, 0
  {
   COORD (2580,3180)
  }
  VTX  12061, 0, 0
  {
   COORD (2520,3740)
  }
  VTX  12062, 0, 0
  {
   COORD (2580,3740)
  }
  VTX  12063, 0, 0
  {
   COORD (2520,4320)
  }
  VTX  12064, 0, 0
  {
   COORD (2580,4320)
  }
  VTX  12065, 0, 0
  {
   COORD (2520,4880)
  }
  VTX  12066, 0, 0
  {
   COORD (2580,4880)
  }
  VTX  12067, 0, 0
  {
   COORD (2520,5440)
  }
  VTX  12068, 0, 0
  {
   COORD (2580,5440)
  }
  VTX  12069, 0, 0
  {
   COORD (2660,920)
  }
  VTX  12070, 0, 0
  {
   COORD (2740,920)
  }
  VTX  12071, 0, 0
  {
   COORD (2660,1480)
  }
  VTX  12072, 0, 0
  {
   COORD (2740,1480)
  }
  VTX  12073, 0, 0
  {
   COORD (2660,2060)
  }
  VTX  12074, 0, 0
  {
   COORD (2740,2060)
  }
  VTX  12075, 0, 0
  {
   COORD (2660,2620)
  }
  VTX  12076, 0, 0
  {
   COORD (2740,2620)
  }
  VTX  12077, 0, 0
  {
   COORD (2660,3180)
  }
  VTX  12078, 0, 0
  {
   COORD (2740,3180)
  }
  VTX  12079, 0, 0
  {
   COORD (2660,3740)
  }
  VTX  12080, 0, 0
  {
   COORD (2740,3740)
  }
  VTX  12081, 0, 0
  {
   COORD (2660,4320)
  }
  VTX  12082, 0, 0
  {
   COORD (2740,4320)
  }
  VTX  12083, 0, 0
  {
   COORD (2660,4880)
  }
  VTX  12084, 0, 0
  {
   COORD (2740,4880)
  }
  VTX  12085, 0, 0
  {
   COORD (2660,5440)
  }
  VTX  12086, 0, 0
  {
   COORD (2740,5440)
  }
  VTX  12097, 0, 0
  {
   COORD (2660,880)
  }
  VTX  12098, 0, 0
  {
   COORD (2740,880)
  }
  VTX  12099, 0, 0
  {
   COORD (2660,1440)
  }
  VTX  12100, 0, 0
  {
   COORD (2740,1440)
  }
  VTX  12101, 0, 0
  {
   COORD (2660,2020)
  }
  VTX  12102, 0, 0
  {
   COORD (2740,2020)
  }
  VTX  12103, 0, 0
  {
   COORD (2660,2580)
  }
  VTX  12104, 0, 0
  {
   COORD (2740,2580)
  }
  VTX  12105, 0, 0
  {
   COORD (2660,3140)
  }
  VTX  12106, 0, 0
  {
   COORD (2740,3140)
  }
  VTX  12107, 0, 0
  {
   COORD (2660,3700)
  }
  VTX  12108, 0, 0
  {
   COORD (2740,3700)
  }
  VTX  12109, 0, 0
  {
   COORD (2660,4280)
  }
  VTX  12110, 0, 0
  {
   COORD (2740,4280)
  }
  VTX  12111, 0, 0
  {
   COORD (2660,4840)
  }
  VTX  12112, 0, 0
  {
   COORD (2740,4840)
  }
  VTX  12113, 0, 0
  {
   COORD (2660,5400)
  }
  VTX  12114, 0, 0
  {
   COORD (2740,5400)
  }
  VTX  12115, 0, 0
  {
   COORD (2740,640)
  }
  VTX  12116, 0, 0
  {
   COORD (2520,640)
  }
  VTX  12117, 0, 0
  {
   COORD (2740,680)
  }
  VTX  12118, 0, 0
  {
   COORD (2520,680)
  }
  VTX  12121, 0, 0
  {
   COORD (2740,760)
  }
  VTX  12122, 0, 0
  {
   COORD (2520,760)
  }
  VTX  12123, 0, 0
  {
   COORD (2740,800)
  }
  VTX  12124, 0, 0
  {
   COORD (2520,800)
  }
  VTX  12125, 0, 0
  {
   COORD (2740,840)
  }
  VTX  12126, 0, 0
  {
   COORD (2520,840)
  }
  VTX  12127, 0, 0
  {
   COORD (2520,960)
  }
  VTX  12128, 0, 0
  {
   COORD (2740,960)
  }
  VTX  12129, 0, 0
  {
   COORD (2520,1000)
  }
  VTX  12130, 0, 0
  {
   COORD (2740,1000)
  }
  VTX  12131, 0, 0
  {
   COORD (2520,1040)
  }
  VTX  12132, 0, 0
  {
   COORD (2740,1040)
  }
  VTX  12133, 0, 0
  {
   COORD (2740,1200)
  }
  VTX  12134, 0, 0
  {
   COORD (2520,1200)
  }
  VTX  12135, 0, 0
  {
   COORD (2740,1240)
  }
  VTX  12136, 0, 0
  {
   COORD (2520,1240)
  }
  VTX  12139, 0, 0
  {
   COORD (2740,1320)
  }
  VTX  12140, 0, 0
  {
   COORD (2520,1320)
  }
  VTX  12141, 0, 0
  {
   COORD (2740,1360)
  }
  VTX  12142, 0, 0
  {
   COORD (2520,1360)
  }
  VTX  12143, 0, 0
  {
   COORD (2740,1400)
  }
  VTX  12144, 0, 0
  {
   COORD (2520,1400)
  }
  VTX  12145, 0, 0
  {
   COORD (2520,1520)
  }
  VTX  12146, 0, 0
  {
   COORD (2740,1520)
  }
  VTX  12147, 0, 0
  {
   COORD (2520,1560)
  }
  VTX  12148, 0, 0
  {
   COORD (2740,1560)
  }
  VTX  12149, 0, 0
  {
   COORD (2520,1600)
  }
  VTX  12150, 0, 0
  {
   COORD (2740,1600)
  }
  VTX  12151, 0, 0
  {
   COORD (2740,1780)
  }
  VTX  12152, 0, 0
  {
   COORD (2520,1780)
  }
  VTX  12153, 0, 0
  {
   COORD (2740,1820)
  }
  VTX  12154, 0, 0
  {
   COORD (2520,1820)
  }
  VTX  12157, 0, 0
  {
   COORD (2740,1900)
  }
  VTX  12158, 0, 0
  {
   COORD (2520,1900)
  }
  VTX  12159, 0, 0
  {
   COORD (2740,1940)
  }
  VTX  12160, 0, 0
  {
   COORD (2520,1940)
  }
  VTX  12161, 0, 0
  {
   COORD (2740,1980)
  }
  VTX  12162, 0, 0
  {
   COORD (2520,1980)
  }
  VTX  12163, 0, 0
  {
   COORD (2520,2100)
  }
  VTX  12164, 0, 0
  {
   COORD (2740,2100)
  }
  VTX  12165, 0, 0
  {
   COORD (2520,2140)
  }
  VTX  12166, 0, 0
  {
   COORD (2740,2140)
  }
  VTX  12167, 0, 0
  {
   COORD (2520,2180)
  }
  VTX  12168, 0, 0
  {
   COORD (2740,2180)
  }
  VTX  12169, 0, 0
  {
   COORD (2740,2340)
  }
  VTX  12170, 0, 0
  {
   COORD (2520,2340)
  }
  VTX  12171, 0, 0
  {
   COORD (2740,2380)
  }
  VTX  12172, 0, 0
  {
   COORD (2520,2380)
  }
  VTX  12175, 0, 0
  {
   COORD (2740,2460)
  }
  VTX  12176, 0, 0
  {
   COORD (2520,2460)
  }
  VTX  12177, 0, 0
  {
   COORD (2740,2500)
  }
  VTX  12178, 0, 0
  {
   COORD (2520,2500)
  }
  VTX  12179, 0, 0
  {
   COORD (2740,2540)
  }
  VTX  12180, 0, 0
  {
   COORD (2520,2540)
  }
  VTX  12181, 0, 0
  {
   COORD (2520,2660)
  }
  VTX  12182, 0, 0
  {
   COORD (2740,2660)
  }
  VTX  12183, 0, 0
  {
   COORD (2520,2700)
  }
  VTX  12184, 0, 0
  {
   COORD (2740,2700)
  }
  VTX  12185, 0, 0
  {
   COORD (2520,2740)
  }
  VTX  12186, 0, 0
  {
   COORD (2740,2740)
  }
  VTX  12187, 0, 0
  {
   COORD (2740,2900)
  }
  VTX  12188, 0, 0
  {
   COORD (2520,2900)
  }
  VTX  12189, 0, 0
  {
   COORD (2740,2940)
  }
  VTX  12190, 0, 0
  {
   COORD (2520,2940)
  }
  VTX  12193, 0, 0
  {
   COORD (2740,3020)
  }
  VTX  12194, 0, 0
  {
   COORD (2520,3020)
  }
  VTX  12195, 0, 0
  {
   COORD (2740,3060)
  }
  VTX  12196, 0, 0
  {
   COORD (2520,3060)
  }
  VTX  12197, 0, 0
  {
   COORD (2740,3100)
  }
  VTX  12198, 0, 0
  {
   COORD (2520,3100)
  }
  VTX  12199, 0, 0
  {
   COORD (2520,3220)
  }
  VTX  12200, 0, 0
  {
   COORD (2740,3220)
  }
  VTX  12201, 0, 0
  {
   COORD (2520,3260)
  }
  VTX  12202, 0, 0
  {
   COORD (2740,3260)
  }
  VTX  12203, 0, 0
  {
   COORD (2520,3300)
  }
  VTX  12204, 0, 0
  {
   COORD (2740,3300)
  }
  VTX  12205, 0, 0
  {
   COORD (2740,3460)
  }
  VTX  12206, 0, 0
  {
   COORD (2520,3460)
  }
  VTX  12207, 0, 0
  {
   COORD (2740,3500)
  }
  VTX  12208, 0, 0
  {
   COORD (2520,3500)
  }
  VTX  12211, 0, 0
  {
   COORD (2740,3580)
  }
  VTX  12212, 0, 0
  {
   COORD (2520,3580)
  }
  VTX  12213, 0, 0
  {
   COORD (2740,3620)
  }
  VTX  12214, 0, 0
  {
   COORD (2520,3620)
  }
  VTX  12215, 0, 0
  {
   COORD (2740,3660)
  }
  VTX  12216, 0, 0
  {
   COORD (2520,3660)
  }
  VTX  12217, 0, 0
  {
   COORD (2520,3780)
  }
  VTX  12218, 0, 0
  {
   COORD (2740,3780)
  }
  VTX  12219, 0, 0
  {
   COORD (2520,3820)
  }
  VTX  12220, 0, 0
  {
   COORD (2740,3820)
  }
  VTX  12221, 0, 0
  {
   COORD (2520,3860)
  }
  VTX  12222, 0, 0
  {
   COORD (2740,3860)
  }
  VTX  12223, 0, 0
  {
   COORD (2740,4040)
  }
  VTX  12224, 0, 0
  {
   COORD (2520,4040)
  }
  VTX  12225, 0, 0
  {
   COORD (2740,4080)
  }
  VTX  12226, 0, 0
  {
   COORD (2520,4080)
  }
  VTX  12229, 0, 0
  {
   COORD (2740,4160)
  }
  VTX  12230, 0, 0
  {
   COORD (2520,4160)
  }
  VTX  12231, 0, 0
  {
   COORD (2740,4200)
  }
  VTX  12232, 0, 0
  {
   COORD (2520,4200)
  }
  VTX  12233, 0, 0
  {
   COORD (2740,4240)
  }
  VTX  12234, 0, 0
  {
   COORD (2520,4240)
  }
  VTX  12235, 0, 0
  {
   COORD (2520,4360)
  }
  VTX  12236, 0, 0
  {
   COORD (2740,4360)
  }
  VTX  12237, 0, 0
  {
   COORD (2520,4400)
  }
  VTX  12238, 0, 0
  {
   COORD (2740,4400)
  }
  VTX  12239, 0, 0
  {
   COORD (2520,4440)
  }
  VTX  12240, 0, 0
  {
   COORD (2740,4440)
  }
  VTX  12241, 0, 0
  {
   COORD (2740,4600)
  }
  VTX  12242, 0, 0
  {
   COORD (2520,4600)
  }
  VTX  12243, 0, 0
  {
   COORD (2740,4640)
  }
  VTX  12244, 0, 0
  {
   COORD (2520,4640)
  }
  VTX  12247, 0, 0
  {
   COORD (2740,4720)
  }
  VTX  12248, 0, 0
  {
   COORD (2520,4720)
  }
  VTX  12249, 0, 0
  {
   COORD (2740,4760)
  }
  VTX  12250, 0, 0
  {
   COORD (2520,4760)
  }
  VTX  12251, 0, 0
  {
   COORD (2740,4800)
  }
  VTX  12252, 0, 0
  {
   COORD (2520,4800)
  }
  VTX  12253, 0, 0
  {
   COORD (2520,4920)
  }
  VTX  12254, 0, 0
  {
   COORD (2740,4920)
  }
  VTX  12255, 0, 0
  {
   COORD (2520,4960)
  }
  VTX  12256, 0, 0
  {
   COORD (2740,4960)
  }
  VTX  12257, 0, 0
  {
   COORD (2520,5000)
  }
  VTX  12258, 0, 0
  {
   COORD (2740,5000)
  }
  VTX  12259, 0, 0
  {
   COORD (2740,5160)
  }
  VTX  12260, 0, 0
  {
   COORD (2520,5160)
  }
  VTX  12261, 0, 0
  {
   COORD (2740,5200)
  }
  VTX  12262, 0, 0
  {
   COORD (2520,5200)
  }
  VTX  12265, 0, 0
  {
   COORD (2740,5280)
  }
  VTX  12266, 0, 0
  {
   COORD (2520,5280)
  }
  VTX  12267, 0, 0
  {
   COORD (2740,5320)
  }
  VTX  12268, 0, 0
  {
   COORD (2520,5320)
  }
  VTX  12269, 0, 0
  {
   COORD (2740,5360)
  }
  VTX  12270, 0, 0
  {
   COORD (2520,5360)
  }
  VTX  12271, 0, 0
  {
   COORD (2520,5480)
  }
  VTX  12272, 0, 0
  {
   COORD (2740,5480)
  }
  VTX  12273, 0, 0
  {
   COORD (2520,5520)
  }
  VTX  12274, 0, 0
  {
   COORD (2740,5520)
  }
  VTX  12275, 0, 0
  {
   COORD (2520,5560)
  }
  VTX  12276, 0, 0
  {
   COORD (2740,5560)
  }
  BUS  12277, 0, 0
  {
   NET 517
   VTX 11773, 11774
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12278, 0, 0
  {
   NET 518
   VTX 11775, 11776
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12279, 0, 0
  {
   NET 15
   VTX 11777, 11778
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12280, 0, 0
  {
   NET 18
   VTX 11779, 11780
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12282, 0, 0
  {
   NET 44
   VTX 11783, 11784
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12284, 0, 0
  {
   NET 519
   VTX 11787, 11788
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12285, 0, 0
  {
   NET 515
   VTX 11789, 11790
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12286, 0, 0
  {
   NET 513
   VTX 11791, 11792
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12287, 0, 0
  {
   NET 514
   VTX 11793, 11794
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12288, 0, 0
  {
   NET 516
   VTX 11795, 11796
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12289, 0, 0
  {
   NET 520
   VTX 11797, 11798
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12290, 0, 0
  {
   NET 2415
   VTX 11799, 11800
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12292, 0, 0
  {
   NET 515
   VTX 11803, 11804
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12293, 0, 0
  {
   NET 519
   VTX 11805, 11806
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12294, 0, 0
  {
   NET 520
   VTX 11807, 11808
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12295, 0, 0
  {
   NET 2415
   VTX 11809, 11810
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12296, 0, 0
  {
   NET 517
   VTX 11811, 11812
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12297, 0, 0
  {
   NET 232
   VTX 11813, 11814
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12299, 0, 0
  {
   NET 518
   VTX 11817, 11818
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12300, 0, 0
  {
   NET 15
   VTX 11819, 11820
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12301, 0, 0
  {
   NET 18
   VTX 11821, 11822
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12302, 0, 0
  {
   NET 513
   VTX 11823, 11824
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12303, 0, 0
  {
   NET 514
   VTX 11825, 11826
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12304, 0, 0
  {
   NET 516
   VTX 11827, 11828
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12306, 0, 0
  {
   NET 515
   VTX 11831, 11832
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12307, 0, 0
  {
   NET 519
   VTX 11833, 11834
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12308, 0, 0
  {
   NET 520
   VTX 11835, 11836
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12309, 0, 0
  {
   NET 2415
   VTX 11837, 11838
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12310, 0, 0
  {
   NET 517
   VTX 11839, 11840
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12311, 0, 0
  {
   NET 326
   VTX 11841, 11842
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12313, 0, 0
  {
   NET 518
   VTX 11845, 11846
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12314, 0, 0
  {
   NET 15
   VTX 11847, 11848
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12315, 0, 0
  {
   NET 18
   VTX 11849, 11850
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12316, 0, 0
  {
   NET 513
   VTX 11851, 11852
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12317, 0, 0
  {
   NET 514
   VTX 11853, 11854
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12318, 0, 0
  {
   NET 516
   VTX 11855, 11856
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12320, 0, 0
  {
   NET 515
   VTX 11859, 11860
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12321, 0, 0
  {
   NET 519
   VTX 11861, 11862
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12322, 0, 0
  {
   NET 520
   VTX 11863, 11864
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12323, 0, 0
  {
   NET 2415
   VTX 11865, 11866
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12324, 0, 0
  {
   NET 517
   VTX 11867, 11868
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12325, 0, 0
  {
   NET 455
   VTX 11869, 11870
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12327, 0, 0
  {
   NET 518
   VTX 11873, 11874
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12328, 0, 0
  {
   NET 15
   VTX 11875, 11876
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12329, 0, 0
  {
   NET 18
   VTX 11877, 11878
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12330, 0, 0
  {
   NET 513
   VTX 11879, 11880
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12331, 0, 0
  {
   NET 514
   VTX 11881, 11882
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12332, 0, 0
  {
   NET 516
   VTX 11883, 11884
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12334, 0, 0
  {
   NET 515
   VTX 11887, 11888
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12335, 0, 0
  {
   NET 519
   VTX 11889, 11890
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12336, 0, 0
  {
   NET 520
   VTX 11891, 11892
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12337, 0, 0
  {
   NET 2415
   VTX 11893, 11894
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12338, 0, 0
  {
   NET 517
   VTX 11895, 11896
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12339, 0, 0
  {
   NET 1326
   VTX 11897, 11898
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12341, 0, 0
  {
   NET 518
   VTX 11901, 11902
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12342, 0, 0
  {
   NET 15
   VTX 11903, 11904
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12343, 0, 0
  {
   NET 18
   VTX 11905, 11906
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12344, 0, 0
  {
   NET 513
   VTX 11907, 11908
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12345, 0, 0
  {
   NET 514
   VTX 11909, 11910
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12346, 0, 0
  {
   NET 516
   VTX 11911, 11912
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12348, 0, 0
  {
   NET 515
   VTX 11915, 11916
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12349, 0, 0
  {
   NET 519
   VTX 11917, 11918
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12350, 0, 0
  {
   NET 520
   VTX 11919, 11920
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12351, 0, 0
  {
   NET 2415
   VTX 11921, 11922
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12352, 0, 0
  {
   NET 517
   VTX 11923, 11924
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12353, 0, 0
  {
   NET 1328
   VTX 11925, 11926
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12355, 0, 0
  {
   NET 518
   VTX 11929, 11930
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12356, 0, 0
  {
   NET 15
   VTX 11931, 11932
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12357, 0, 0
  {
   NET 18
   VTX 11933, 11934
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12358, 0, 0
  {
   NET 513
   VTX 11935, 11936
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12359, 0, 0
  {
   NET 514
   VTX 11937, 11938
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12360, 0, 0
  {
   NET 516
   VTX 11939, 11940
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12362, 0, 0
  {
   NET 515
   VTX 11943, 11944
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12363, 0, 0
  {
   NET 519
   VTX 11945, 11946
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12364, 0, 0
  {
   NET 520
   VTX 11947, 11948
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12365, 0, 0
  {
   NET 2415
   VTX 11949, 11950
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12366, 0, 0
  {
   NET 517
   VTX 11951, 11952
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12367, 0, 0
  {
   NET 1329
   VTX 11953, 11954
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12369, 0, 0
  {
   NET 518
   VTX 11957, 11958
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12370, 0, 0
  {
   NET 15
   VTX 11959, 11960
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12371, 0, 0
  {
   NET 18
   VTX 11961, 11962
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12372, 0, 0
  {
   NET 513
   VTX 11963, 11964
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12373, 0, 0
  {
   NET 514
   VTX 11965, 11966
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12374, 0, 0
  {
   NET 516
   VTX 11967, 11968
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12376, 0, 0
  {
   NET 515
   VTX 11971, 11972
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12377, 0, 0
  {
   NET 519
   VTX 11973, 11974
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12378, 0, 0
  {
   NET 520
   VTX 11975, 11976
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12379, 0, 0
  {
   NET 2415
   VTX 11977, 11978
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12380, 0, 0
  {
   NET 517
   VTX 11979, 11980
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12381, 0, 0
  {
   NET 1331
   VTX 11981, 11982
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12383, 0, 0
  {
   NET 518
   VTX 11985, 11986
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12384, 0, 0
  {
   NET 15
   VTX 11987, 11988
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12385, 0, 0
  {
   NET 18
   VTX 11989, 11990
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12386, 0, 0
  {
   NET 513
   VTX 11991, 11992
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12387, 0, 0
  {
   NET 514
   VTX 11993, 11994
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12388, 0, 0
  {
   NET 516
   VTX 11995, 11996
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12390, 0, 0
  {
   NET 515
   VTX 11999, 12000
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12391, 0, 0
  {
   NET 519
   VTX 12001, 12002
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12392, 0, 0
  {
   NET 520
   VTX 12003, 12004
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12393, 0, 0
  {
   NET 2415
   VTX 12005, 12006
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12394, 0, 0
  {
   NET 517
   VTX 12007, 12008
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12395, 0, 0
  {
   NET 1452
   VTX 12009, 12010
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12397, 0, 0
  {
   NET 518
   VTX 12013, 12014
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12398, 0, 0
  {
   NET 15
   VTX 12015, 12016
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12399, 0, 0
  {
   NET 18
   VTX 12017, 12018
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12400, 0, 0
  {
   NET 513
   VTX 12019, 12020
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12401, 0, 0
  {
   NET 514
   VTX 12021, 12022
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12402, 0, 0
  {
   NET 516
   VTX 12023, 12024
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12407, 0, 0
  {
   NET 515
   VTX 12033, 12034
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12408, 0, 0
  {
   NET 515
   VTX 12035, 12036
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12409, 0, 0
  {
   NET 515
   VTX 12037, 12038
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12410, 0, 0
  {
   NET 515
   VTX 12039, 12040
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12411, 0, 0
  {
   NET 515
   VTX 12041, 12042
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12412, 0, 0
  {
   NET 515
   VTX 12043, 12044
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12413, 0, 0
  {
   NET 515
   VTX 12045, 12046
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12414, 0, 0
  {
   NET 515
   VTX 12047, 12048
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12415, 0, 0
  {
   NET 515
   VTX 12049, 12050
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12416, 0, 0
  {
   NET 519
   VTX 12051, 12052
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12417, 0, 0
  {
   NET 519
   VTX 12053, 12054
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12418, 0, 0
  {
   NET 519
   VTX 12055, 12056
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12419, 0, 0
  {
   NET 519
   VTX 12057, 12058
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12420, 0, 0
  {
   NET 519
   VTX 12059, 12060
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12421, 0, 0
  {
   NET 519
   VTX 12061, 12062
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12422, 0, 0
  {
   NET 519
   VTX 12063, 12064
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12423, 0, 0
  {
   NET 519
   VTX 12065, 12066
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12424, 0, 0
  {
   NET 519
   VTX 12067, 12068
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12425, 0, 0
  {
   NET 520
   VTX 12069, 12070
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12426, 0, 0
  {
   NET 520
   VTX 12071, 12072
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12427, 0, 0
  {
   NET 520
   VTX 12073, 12074
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12428, 0, 0
  {
   NET 520
   VTX 12075, 12076
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12429, 0, 0
  {
   NET 520
   VTX 12077, 12078
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12430, 0, 0
  {
   NET 520
   VTX 12079, 12080
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12431, 0, 0
  {
   NET 520
   VTX 12081, 12082
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12432, 0, 0
  {
   NET 520
   VTX 12083, 12084
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12433, 0, 0
  {
   NET 520
   VTX 12085, 12086
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12439, 0, 0
  {
   NET 2415
   VTX 12097, 12098
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12440, 0, 0
  {
   NET 2415
   VTX 12099, 12100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12441, 0, 0
  {
   NET 2415
   VTX 12101, 12102
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12442, 0, 0
  {
   NET 2415
   VTX 12103, 12104
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12443, 0, 0
  {
   NET 2415
   VTX 12105, 12106
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12444, 0, 0
  {
   NET 2415
   VTX 12107, 12108
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12445, 0, 0
  {
   NET 2415
   VTX 12109, 12110
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12446, 0, 0
  {
   NET 2415
   VTX 12111, 12112
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12447, 0, 0
  {
   NET 2415
   VTX 12113, 12114
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12448, 0, 0
  {
   NET 517
   VTX 12115, 12116
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12449, 0, 0
  {
   NET 2322
   VTX 12117, 12118
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12451, 0, 0
  {
   NET 518
   VTX 12121, 12122
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12452, 0, 0
  {
   NET 15
   VTX 12123, 12124
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12453, 0, 0
  {
   NET 18
   VTX 12125, 12126
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12454, 0, 0
  {
   NET 513
   VTX 12127, 12128
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12455, 0, 0
  {
   NET 514
   VTX 12129, 12130
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12456, 0, 0
  {
   NET 516
   VTX 12131, 12132
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12457, 0, 0
  {
   NET 517
   VTX 12133, 12134
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12458, 0, 0
  {
   NET 2881
   VTX 12135, 12136
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12460, 0, 0
  {
   NET 518
   VTX 12139, 12140
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12461, 0, 0
  {
   NET 15
   VTX 12141, 12142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12462, 0, 0
  {
   NET 18
   VTX 12143, 12144
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12463, 0, 0
  {
   NET 513
   VTX 12145, 12146
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12464, 0, 0
  {
   NET 514
   VTX 12147, 12148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12465, 0, 0
  {
   NET 516
   VTX 12149, 12150
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12466, 0, 0
  {
   NET 517
   VTX 12151, 12152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12467, 0, 0
  {
   NET 2883
   VTX 12153, 12154
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12469, 0, 0
  {
   NET 518
   VTX 12157, 12158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12470, 0, 0
  {
   NET 15
   VTX 12159, 12160
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12471, 0, 0
  {
   NET 18
   VTX 12161, 12162
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12472, 0, 0
  {
   NET 513
   VTX 12163, 12164
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12473, 0, 0
  {
   NET 514
   VTX 12165, 12166
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12474, 0, 0
  {
   NET 516
   VTX 12167, 12168
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12475, 0, 0
  {
   NET 517
   VTX 12169, 12170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12476, 0, 0
  {
   NET 2885
   VTX 12171, 12172
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12478, 0, 0
  {
   NET 518
   VTX 12175, 12176
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12479, 0, 0
  {
   NET 15
   VTX 12177, 12178
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12480, 0, 0
  {
   NET 18
   VTX 12179, 12180
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12481, 0, 0
  {
   NET 513
   VTX 12181, 12182
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12482, 0, 0
  {
   NET 514
   VTX 12183, 12184
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12483, 0, 0
  {
   NET 516
   VTX 12185, 12186
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12484, 0, 0
  {
   NET 517
   VTX 12187, 12188
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12485, 0, 0
  {
   NET 2887
   VTX 12189, 12190
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12487, 0, 0
  {
   NET 518
   VTX 12193, 12194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12488, 0, 0
  {
   NET 15
   VTX 12195, 12196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12489, 0, 0
  {
   NET 18
   VTX 12197, 12198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12490, 0, 0
  {
   NET 513
   VTX 12199, 12200
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12491, 0, 0
  {
   NET 514
   VTX 12201, 12202
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12492, 0, 0
  {
   NET 516
   VTX 12203, 12204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12493, 0, 0
  {
   NET 517
   VTX 12205, 12206
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12494, 0, 0
  {
   NET 2889
   VTX 12207, 12208
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12496, 0, 0
  {
   NET 518
   VTX 12211, 12212
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12497, 0, 0
  {
   NET 15
   VTX 12213, 12214
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12498, 0, 0
  {
   NET 18
   VTX 12215, 12216
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12499, 0, 0
  {
   NET 513
   VTX 12217, 12218
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12500, 0, 0
  {
   NET 514
   VTX 12219, 12220
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12501, 0, 0
  {
   NET 516
   VTX 12221, 12222
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12502, 0, 0
  {
   NET 517
   VTX 12223, 12224
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12503, 0, 0
  {
   NET 7038
   VTX 12225, 12226
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12505, 0, 0
  {
   NET 518
   VTX 12229, 12230
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12506, 0, 0
  {
   NET 15
   VTX 12231, 12232
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12507, 0, 0
  {
   NET 18
   VTX 12233, 12234
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12508, 0, 0
  {
   NET 513
   VTX 12235, 12236
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12509, 0, 0
  {
   NET 514
   VTX 12237, 12238
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12510, 0, 0
  {
   NET 516
   VTX 12239, 12240
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12511, 0, 0
  {
   NET 517
   VTX 12241, 12242
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12512, 0, 0
  {
   NET 7037
   VTX 12243, 12244
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12514, 0, 0
  {
   NET 518
   VTX 12247, 12248
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12515, 0, 0
  {
   NET 15
   VTX 12249, 12250
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12516, 0, 0
  {
   NET 18
   VTX 12251, 12252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12517, 0, 0
  {
   NET 513
   VTX 12253, 12254
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12518, 0, 0
  {
   NET 514
   VTX 12255, 12256
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12519, 0, 0
  {
   NET 516
   VTX 12257, 12258
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12520, 0, 0
  {
   NET 517
   VTX 12259, 12260
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12521, 0, 0
  {
   NET 2894
   VTX 12261, 12262
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12523, 0, 0
  {
   NET 518
   VTX 12265, 12266
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12524, 0, 0
  {
   NET 15
   VTX 12267, 12268
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12525, 0, 0
  {
   NET 18
   VTX 12269, 12270
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12526, 0, 0
  {
   NET 513
   VTX 12271, 12272
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12527, 0, 0
  {
   NET 514
   VTX 12273, 12274
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12528, 0, 0
  {
   NET 516
   VTX 12275, 12276
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12578, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,5011,2664,5040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12595
  }
  VTX  12593, 0, 0
  {
   COORD (2740,5040)
  }
  VTX  12594, 0, 0
  {
   COORD (2520,5040)
  }
  BUS  12595, 0, 0
  {
   NET 12607
   VTX 12593, 12594
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12598, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,5011,1944,5040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12606
  }
  VTX  12604, 0, 0
  {
   COORD (2020,5040)
  }
  VTX  12605, 0, 0
  {
   COORD (1800,5040)
  }
  BUS  12606, 0, 0
  {
   NET 12607
   VTX 12604, 12605
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12607, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DM(0:0)"
   }
  }
  TEXT  12610, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,5571,1944,5600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12615
  }
  VTX  12613, 0, 0
  {
   COORD (2020,5600)
  }
  VTX  12614, 0, 0
  {
   COORD (1800,5600)
  }
  BUS  12615, 0, 0
  {
   NET 12607
   VTX 12613, 12614
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12618, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,5571,2664,5600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12623
  }
  VTX  12621, 0, 0
  {
   COORD (2740,5600)
  }
  VTX  12622, 0, 0
  {
   COORD (2520,5600)
  }
  BUS  12623, 0, 0
  {
   NET 12607
   VTX 12621, 12622
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12640, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,3871,1944,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12645
  }
  VTX  12643, 0, 0
  {
   COORD (2020,3900)
  }
  VTX  12644, 0, 0
  {
   COORD (1800,3900)
  }
  BUS  12645, 0, 0
  {
   NET 12607
   VTX 12643, 12644
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12648, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,3871,2664,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12653
  }
  VTX  12651, 0, 0
  {
   COORD (2740,3900)
  }
  VTX  12652, 0, 0
  {
   COORD (2520,3900)
  }
  BUS  12653, 0, 0
  {
   NET 12607
   VTX 12651, 12652
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12656, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,4451,1944,4480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12661
  }
  VTX  12659, 0, 0
  {
   COORD (2020,4480)
  }
  VTX  12660, 0, 0
  {
   COORD (1800,4480)
  }
  BUS  12661, 0, 0
  {
   NET 12607
   VTX 12659, 12660
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12664, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,4451,2664,4480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12669
  }
  VTX  12667, 0, 0
  {
   COORD (2740,4480)
  }
  VTX  12668, 0, 0
  {
   COORD (2520,4480)
  }
  BUS  12669, 0, 0
  {
   NET 12607
   VTX 12667, 12668
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12670, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,3311,1944,3340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12676
  }
  VTX  12674, 0, 0
  {
   COORD (2020,3340)
  }
  VTX  12675, 0, 0
  {
   COORD (1800,3340)
  }
  BUS  12676, 0, 0
  {
   NET 12607
   VTX 12674, 12675
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12677, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,3311,2664,3340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12683
  }
  VTX  12681, 0, 0
  {
   COORD (2740,3340)
  }
  VTX  12682, 0, 0
  {
   COORD (2520,3340)
  }
  BUS  12683, 0, 0
  {
   NET 12607
   VTX 12681, 12682
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12684, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,2751,2664,2780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12690
  }
  VTX  12688, 0, 0
  {
   COORD (2740,2780)
  }
  VTX  12689, 0, 0
  {
   COORD (2520,2780)
  }
  BUS  12690, 0, 0
  {
   NET 12607
   VTX 12688, 12689
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12691, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,2751,1944,2780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12697
  }
  VTX  12695, 0, 0
  {
   COORD (2020,2780)
  }
  VTX  12696, 0, 0
  {
   COORD (1800,2780)
  }
  BUS  12697, 0, 0
  {
   NET 12607
   VTX 12695, 12696
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12698, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,1611,1944,1640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12704
  }
  VTX  12702, 0, 0
  {
   COORD (2020,1640)
  }
  VTX  12703, 0, 0
  {
   COORD (1800,1640)
  }
  BUS  12704, 0, 0
  {
   NET 12607
   VTX 12702, 12703
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12705, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,1611,2664,1640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12711
  }
  VTX  12709, 0, 0
  {
   COORD (2740,1640)
  }
  VTX  12710, 0, 0
  {
   COORD (2520,1640)
  }
  BUS  12711, 0, 0
  {
   NET 12607
   VTX 12709, 12710
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12712, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,2191,1944,2220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12718
  }
  VTX  12716, 0, 0
  {
   COORD (2020,2220)
  }
  VTX  12717, 0, 0
  {
   COORD (1800,2220)
  }
  BUS  12718, 0, 0
  {
   NET 12607
   VTX 12716, 12717
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12719, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,2191,2664,2220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12725
  }
  VTX  12723, 0, 0
  {
   COORD (2740,2220)
  }
  VTX  12724, 0, 0
  {
   COORD (2520,2220)
  }
  BUS  12725, 0, 0
  {
   NET 12607
   VTX 12723, 12724
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12726, 0, 0
  {
   TEXT "$#NAME"
   RECT (2577,1051,2664,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12732
  }
  VTX  12730, 0, 0
  {
   COORD (2740,1080)
  }
  VTX  12731, 0, 0
  {
   COORD (2520,1080)
  }
  BUS  12732, 0, 0
  {
   NET 12607
   VTX 12730, 12731
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  12733, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,1051,1944,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12739
  }
  VTX  12737, 0, 0
  {
   COORD (2020,1080)
  }
  VTX  12738, 0, 0
  {
   COORD (1800,1080)
  }
  BUS  12739, 0, 0
  {
   NET 12607
   VTX 12737, 12738
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  12754, 0, 0
  {
   COORD (1800,720)
  }
  VTX  12755, 0, 0
  {
   COORD (2020,720)
  }
  BUS  12757, 0, 0
  {
   NET 12758
   VTX 12754, 12755
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12758, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(0:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12759, 0, 0
  {
   TEXT "$#NAME"
   RECT (1859,690,1962,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12757
  }
  TEXT  12766, 0, 0
  {
   TEXT "$#NAME"
   RECT (1849,1251,1952,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12769
  }
  VTX  12767, 0, 0
  {
   COORD (1800,1280)
  }
  VTX  12768, 0, 0
  {
   COORD (2020,1280)
  }
  BUS  12769, 0, 0
  {
   NET 12770
   VTX 12767, 12768
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12770, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(9:9)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12774, 0, 0
  {
   TEXT "$#NAME"
   RECT (2579,690,2682,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12810
  }
  VTX  12808, 0, 0
  {
   COORD (2520,720)
  }
  VTX  12809, 0, 0
  {
   COORD (2740,720)
  }
  BUS  12810, 0, 0
  {
   NET 12811
   VTX 12808, 12809
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12811, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(4:4)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12815, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,1250,2695,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12818
  }
  VTX  12816, 0, 0
  {
   COORD (2520,1280)
  }
  VTX  12817, 0, 0
  {
   COORD (2740,1280)
  }
  BUS  12818, 0, 0
  {
   NET 12819
   VTX 12816, 12817
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12819, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(13:13)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12823, 0, 0
  {
   TEXT "$#NAME"
   RECT (1859,1830,1962,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12826
  }
  VTX  12824, 0, 0
  {
   COORD (1800,1860)
  }
  VTX  12825, 0, 0
  {
   COORD (2020,1860)
  }
  BUS  12826, 0, 0
  {
   NET 12827
   VTX 12824, 12825
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12827, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(1:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12831, 0, 0
  {
   TEXT "$#NAME"
   RECT (2579,1830,2682,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12834
  }
  VTX  12832, 0, 0
  {
   COORD (2520,1860)
  }
  VTX  12833, 0, 0
  {
   COORD (2740,1860)
  }
  BUS  12834, 0, 0
  {
   NET 12835
   VTX 12832, 12833
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12835, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(5:5)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12839, 0, 0
  {
   TEXT "$#NAME"
   RECT (1846,2390,1975,2419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12842
  }
  VTX  12840, 0, 0
  {
   COORD (1800,2420)
  }
  VTX  12841, 0, 0
  {
   COORD (2020,2420)
  }
  BUS  12842, 0, 0
  {
   NET 12843
   VTX 12840, 12841
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12843, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(10:10)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12847, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,2390,2695,2419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12853
  }
  VTX  12851, 0, 0
  {
   COORD (2520,2420)
  }
  VTX  12852, 0, 0
  {
   COORD (2740,2420)
  }
  BUS  12853, 0, 0
  {
   NET 12854
   VTX 12851, 12852
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12854, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(14:14)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12858, 0, 0
  {
   TEXT "$#NAME"
   RECT (1859,2950,1962,2979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12861
  }
  VTX  12859, 0, 0
  {
   COORD (1800,2980)
  }
  VTX  12860, 0, 0
  {
   COORD (2020,2980)
  }
  BUS  12861, 0, 0
  {
   NET 12862
   VTX 12859, 12860
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12862, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(8:8)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12866, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,2950,2695,2979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12869
  }
  VTX  12867, 0, 0
  {
   COORD (2520,2980)
  }
  VTX  12868, 0, 0
  {
   COORD (2740,2980)
  }
  BUS  12869, 0, 0
  {
   NET 12870
   VTX 12867, 12868
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12870, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(17:17)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12874, 0, 0
  {
   TEXT "$#NAME"
   RECT (1859,3510,1962,3539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12877
  }
  VTX  12875, 0, 0
  {
   COORD (1800,3540)
  }
  VTX  12876, 0, 0
  {
   COORD (2020,3540)
  }
  BUS  12877, 0, 0
  {
   NET 12878
   VTX 12875, 12876
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12878, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(2:2)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12882, 0, 0
  {
   TEXT "$#NAME"
   RECT (2579,3510,2682,3539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12885
  }
  VTX  12883, 0, 0
  {
   COORD (2520,3540)
  }
  VTX  12884, 0, 0
  {
   COORD (2740,3540)
  }
  BUS  12885, 0, 0
  {
   NET 12886
   VTX 12883, 12884
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12886, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(6:6)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12890, 0, 0
  {
   TEXT "$#NAME"
   RECT (1846,4090,1975,4119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12893
  }
  VTX  12891, 0, 0
  {
   COORD (1800,4120)
  }
  VTX  12892, 0, 0
  {
   COORD (2020,4120)
  }
  BUS  12893, 0, 0
  {
   NET 12894
   VTX 12891, 12892
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12894, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(11:11)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12898, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,4090,2695,4119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12901
  }
  VTX  12899, 0, 0
  {
   COORD (2520,4120)
  }
  VTX  12900, 0, 0
  {
   COORD (2740,4120)
  }
  BUS  12901, 0, 0
  {
   NET 12902
   VTX 12899, 12900
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12902, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(15:15)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12906, 0, 0
  {
   TEXT "$#NAME"
   RECT (1859,4650,1962,4679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12909
  }
  VTX  12907, 0, 0
  {
   COORD (1800,4680)
  }
  VTX  12908, 0, 0
  {
   COORD (2020,4680)
  }
  BUS  12909, 0, 0
  {
   NET 12910
   VTX 12907, 12908
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12910, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(3:3)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12914, 0, 0
  {
   TEXT "$#NAME"
   RECT (2579,4650,2682,4679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12917
  }
  VTX  12915, 0, 0
  {
   COORD (2520,4680)
  }
  VTX  12916, 0, 0
  {
   COORD (2740,4680)
  }
  BUS  12917, 0, 0
  {
   NET 12918
   VTX 12915, 12916
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12918, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(7:7)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12922, 0, 0
  {
   TEXT "$#NAME"
   RECT (1846,5210,1975,5239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12925
  }
  VTX  12923, 0, 0
  {
   COORD (1800,5240)
  }
  VTX  12924, 0, 0
  {
   COORD (2020,5240)
  }
  BUS  12925, 0, 0
  {
   NET 12926
   VTX 12923, 12924
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12926, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(12:12)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12930, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,5210,2695,5239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12933
  }
  VTX  12931, 0, 0
  {
   COORD (2520,5240)
  }
  VTX  12932, 0, 0
  {
   COORD (2740,5240)
  }
  BUS  12933, 0, 0
  {
   NET 12934
   VTX 12931, 12932
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  12934, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DQS(16:16)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  12981, 0, 0
  {
   TEXT "$#NAME"
   RECT (1465,5770,1552,5799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 13014
  }
  VTX  13011, 0, 0
  {
   COORD (1540,5800)
  }
  VTX  13012, 0, 0
  {
   COORD (1460,5820)
  }
  VTX  13013, 0, 0
  {
   COORD (1460,5800)
  }
  BUS  13014, 0, 0
  {
   NET 12607
   VTX 13011, 13013
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  13015, 0, 0
  {
   NET 12607
   VTX 13013, 13012
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,6800)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1171316832"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  13099, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (3340,6426,3457,6479)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  13100, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (3520,6430,4190,6490)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  13101, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (3341,6484,3412,6537)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  13102, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (3510,6480,4180,6540)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  13103, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3320,6420), (4200,6420) )
   FILL (1,(0,0,0),0)
  }
  LINE  13104, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3320,6480), (4200,6480) )
   FILL (1,(0,0,0),0)
  }
  LINE  13105, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3500,6420), (3500,6600) )
  }
  LINE  13106, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (4200,6600), (4200,6280), (3320,6280), (3320,6600), (4200,6600) )
   FILL (1,(0,0,0),0)
  }
  TEXT  13107, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (3340,6300,3635,6401)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  13108, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3640,6280), (3640,6420) )
  }
  LINE  13109, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3320,6540), (4200,6540) )
   FILL (1,(0,0,0),0)
  }
  TEXT  13110, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (3340,6544,3419,6597)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  13111, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (3510,6540,4180,6600)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  BMPPICT  13112, 0, 0
  {
   PAGEALIGN 10
   RECT (3660,6300,4180,6402)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

