static void F_1 ( void )\r\n{\r\nF_2 () ;\r\nF_3 ( ( unsigned long ) F_4 ( 0 ) ) ;\r\nwhile ( 1 ) ;\r\n}\r\nvoid F_5 ( void )\r\n{\r\nunsigned long V_1 ;\r\nstruct V_2 V_3 ;\r\nF_6 ( V_1 ) ;\r\nF_7 () ;\r\nV_3 = * F_8 ( & V_4 ) ;\r\nmemset ( F_8 ( & V_4 ) , 0 , sizeof( V_3 ) ) ;\r\nF_9 ( V_5 ) ;\r\nF_10 () ;\r\nF_11 ( V_1 ) ;\r\nif ( V_3 . V_6 )\r\nF_12 () ;\r\nif ( V_3 . V_7 ) {\r\nstatic int V_8 = 0 ;\r\nF_13 ( 14 , 24 ) ;\r\nif ( F_14 ( & V_8 , 1 ) == 0 )\r\nF_15 ( V_9 , 1 ) ;\r\n}\r\nif ( V_3 . V_10 )\r\nF_16 () ;\r\nif ( V_3 . V_11 ) {\r\nF_17 () ;\r\nF_18 ( V_12 L_1\r\nL_2 , V_3 . V_13 ) ;\r\nF_18 ( V_12 L_3 ,\r\nV_14 -> V_15 , V_14 -> V_16 ) ;\r\nF_19 ( V_17 ) ;\r\n}\r\n}\r\nstatic int T_1 F_20 ( union V_18 V_18 , int V_19 )\r\n{\r\nint V_11 ;\r\nT_2 V_20 ;\r\nvoid * V_21 ;\r\nstruct V_22 * V_22 ;\r\nV_11 = 0 ;\r\nV_20 = 0 ;\r\nif ( ! V_18 . V_23 ) {\r\nif ( ! V_19 )\r\nF_1 () ;\r\nV_11 = 1 ;\r\n}\r\nif ( ! V_18 . V_24 ) {\r\nF_1 () ;\r\n} else {\r\nasm volatile(\r\n" lctlg 0,15,0(%0)\n"\r\n" ptlb\n"\r\n: : "a" (&S390_lowcore.cregs_save_area) : "memory");\r\n}\r\nif ( ! V_18 . V_25 ) {\r\nif ( V_26 . V_27 & V_28 )\r\nF_1 () ;\r\nif ( ! F_21 ( V_29 ) )\r\nV_11 = 1 ;\r\n}\r\nV_21 = & V_26 . V_30 ;\r\nif ( ! V_18 . V_31 ) {\r\nif ( V_26 . V_27 & V_32 )\r\nF_1 () ;\r\nasm volatile("lfpc %0" : : "Q" (zero));\r\nif ( ! F_21 ( V_29 ) )\r\nV_11 = 1 ;\r\n} else {\r\nasm volatile("lfpc %0"\r\n: : "Q" (S390_lowcore.fpt_creg_save_area));\r\n}\r\nV_22 = (struct V_22 * ) ( V_26 . V_33 & V_34 ) ;\r\nif ( ! V_35 ) {\r\nasm volatile(\r\n" ld 0,0(%0)\n"\r\n" ld 1,8(%0)\n"\r\n" ld 2,16(%0)\n"\r\n" ld 3,24(%0)\n"\r\n" ld 4,32(%0)\n"\r\n" ld 5,40(%0)\n"\r\n" ld 6,48(%0)\n"\r\n" ld 7,56(%0)\n"\r\n" ld 8,64(%0)\n"\r\n" ld 9,72(%0)\n"\r\n" ld 10,80(%0)\n"\r\n" ld 11,88(%0)\n"\r\n" ld 12,96(%0)\n"\r\n" ld 13,104(%0)\n"\r\n" ld 14,112(%0)\n"\r\n" ld 15,120(%0)\n"\r\n: : "a" (fpt_save_area) : "memory");\r\n} else {\r\nunion V_36 V_37 ;\r\nif ( ! V_18 . V_38 ) {\r\nif ( V_26 . V_27 & V_39 )\r\nF_1 () ;\r\nif ( ! F_21 ( V_29 ) )\r\nV_11 = 1 ;\r\n}\r\nV_37 . V_40 = V_26 . V_41 [ 0 ] ;\r\nV_37 . V_42 = V_37 . V_43 = 1 ;\r\nF_22 ( V_37 . V_40 , 0 , 0 ) ;\r\nasm volatile(\r\n" la 1,%0\n"\r\n" .word 0xe70f,0x1000,0x0036\n"\r\n" .word 0xe70f,0x1100,0x0c36\n"\r\n: : "Q" (*(struct vx_array *) mcesa->vector_save_area)\r\n: "1");\r\nF_22 ( V_26 . V_41 [ 0 ] , 0 , 0 ) ;\r\n}\r\nasm volatile(\r\n" lam 0,15,0(%0)"\r\n: : "a" (&S390_lowcore.access_regs_save_area));\r\nif ( ! V_18 . V_44 ) {\r\nV_11 = 1 ;\r\n}\r\nif ( V_45 && ( V_26 . V_41 [ 2 ] & ( 1UL << 4 ) ) ) {\r\nif ( ! V_18 . V_46 )\r\nV_11 = 1 ;\r\nelse\r\nF_23 ( (struct V_47 * )\r\nV_22 -> V_48 ) ;\r\n}\r\nif ( ! V_18 . V_49 )\r\nasm volatile(\r\n" sr 0,0\n"\r\n" sckpf"\r\n: : : "0", "cc");\r\nelse\r\nasm volatile(\r\n" l 0,%0\n"\r\n" sckpf"\r\n: : "Q" (S390_lowcore.tod_progreg_save_area)\r\n: "0", "cc");\r\nF_24 ( V_26 . V_50 ) ;\r\nif ( ! V_18 . V_51 )\r\nF_1 () ;\r\nif ( ! V_18 . V_52 || ! V_18 . V_53 || ! V_18 . V_54 )\r\nV_11 = 1 ;\r\nreturn V_11 ;\r\n}\r\nstatic void T_1 F_25 ( struct V_55 * V_56 )\r\n{\r\nstruct V_57 * V_58 ;\r\nstruct V_59 * V_59 ;\r\nstruct V_60 * V_61 =\r\n(struct V_60 * ) V_56 -> V_62 [ 14 ] ;\r\nif ( V_61 == NULL )\r\nF_1 () ;\r\nV_59 = F_26 ( V_61 , struct V_59 , V_61 ) ;\r\nV_58 = & V_59 -> V_63 ;\r\nV_58 -> V_64 = V_26 . V_65 &\r\n~ ( V_66 | V_67 ) ;\r\nV_58 -> V_68 = V_26 . V_69 ;\r\nV_58 -> V_70\r\n= V_26 . V_70 ;\r\n}\r\nvoid T_1 F_27 ( struct V_55 * V_56 )\r\n{\r\nstatic int V_71 ;\r\nstatic F_28 ( V_72 ) ;\r\nstatic unsigned long long V_73 ;\r\nstruct V_2 * V_3 ;\r\nunsigned long long V_74 ;\r\nunion V_18 V_18 ;\r\nunsigned long V_75 ;\r\nF_29 () ;\r\nF_30 ( V_76 ) ;\r\nV_18 . V_40 = V_26 . V_65 ;\r\nV_3 = F_8 ( & V_4 ) ;\r\nif ( V_18 . V_77 ) {\r\nF_1 () ;\r\n}\r\nif ( V_18 . V_78 && ! F_21 ( V_79 ) ) {\r\nif ( V_18 . V_80 ) {\r\nT_2 V_81 , V_82 , V_83 ;\r\nV_81 = ( 1ULL << 63 | 1ULL << 59 | 1ULL << 29 ) ;\r\nV_82 = ( 1ULL << 43 | 1ULL << 42 | 1ULL << 41 | 1ULL << 40 |\r\n1ULL << 36 | 1ULL << 35 | 1ULL << 34 | 1ULL << 32 |\r\n1ULL << 30 | 1ULL << 21 | 1ULL << 20 | 1ULL << 17 |\r\n1ULL << 16 ) ;\r\nV_83 = V_18 . V_40 ;\r\nif ( ( ( V_83 & V_81 ) != 0 ) ||\r\n( ( V_83 & V_82 ) != V_82 ) ) {\r\nF_1 () ;\r\n}\r\nF_31 ( & V_72 ) ;\r\nV_74 = F_32 () ;\r\nif ( ( ( V_74 - V_73 ) >> 12 ) < V_84 )\r\nV_71 ++ ;\r\nelse\r\nV_71 = 1 ;\r\nV_73 = V_74 ;\r\nif ( V_71 == V_85 )\r\nF_1 () ;\r\nF_33 ( & V_72 ) ;\r\n} else {\r\nF_1 () ;\r\n}\r\n}\r\nif ( F_20 ( V_18 , F_34 ( V_56 ) ) ) {\r\nV_3 -> V_11 = 1 ;\r\nV_3 -> V_13 = V_18 . V_40 ;\r\nF_35 ( V_5 ) ;\r\n}\r\nif ( F_21 ( V_79 ) )\r\nF_25 ( V_56 ) ;\r\nif ( V_18 . V_86 ) {\r\nF_1 () ;\r\n}\r\nif ( V_18 . V_87 && V_18 . V_88 ) {\r\nif ( V_26 . V_69 & ( 1U << V_89 ) )\r\nV_3 -> V_10 |= F_36 () ;\r\nif ( V_26 . V_69 & ( 1U << V_90 ) )\r\nV_3 -> V_10 |= F_37 () ;\r\nif ( V_3 -> V_10 )\r\nF_35 ( V_5 ) ;\r\n}\r\nif ( ! F_21 ( V_79 ) ) {\r\nif ( V_18 . V_91 )\r\nF_1 () ;\r\nif ( V_18 . V_92 )\r\nF_1 () ;\r\nif ( V_18 . V_93 && V_18 . V_94 )\r\nF_1 () ;\r\n}\r\nif ( V_18 . V_95 ) {\r\nV_3 -> V_6 = 1 ;\r\nF_35 ( V_5 ) ;\r\n}\r\nif ( V_18 . V_96 ) {\r\nV_3 -> V_7 = 1 ;\r\nF_35 ( V_5 ) ;\r\n}\r\nV_75 = ( V_18 . V_40 & V_97 ) ;\r\nif ( F_21 ( V_79 ) &&\r\n( V_75 & V_98 ) != V_75 ) {\r\n* ( ( long * ) ( V_56 -> V_62 [ 15 ] + V_99 ) ) = - V_100 ;\r\n}\r\nF_9 ( V_79 ) ;\r\nF_38 () ;\r\n}\r\nstatic int T_3 F_39 ( void )\r\n{\r\nF_40 ( 14 , 25 ) ;\r\nF_40 ( 14 , 27 ) ;\r\nF_40 ( 14 , 24 ) ;\r\nreturn 0 ;\r\n}
