namespace Rosentti.Capstone.Native;

[NativeTypeName("unsigned int")]
public enum arm64_sys_op : uint
{
    ARM64_SYS_INVALID = 0,
    ARM64_TLBI_ALLE1,
    ARM64_TLBI_ALLE1IS,
    ARM64_TLBI_ALLE1ISNXS,
    ARM64_TLBI_ALLE1NXS,
    ARM64_TLBI_ALLE1OS,
    ARM64_TLBI_ALLE1OSNXS,
    ARM64_TLBI_ALLE2,
    ARM64_TLBI_ALLE2IS,
    ARM64_TLBI_ALLE2ISNXS,
    ARM64_TLBI_ALLE2NXS,
    ARM64_TLBI_ALLE2OS,
    ARM64_TLBI_ALLE2OSNXS,
    ARM64_TLBI_ALLE3,
    ARM64_TLBI_ALLE3IS,
    ARM64_TLBI_ALLE3ISNXS,
    ARM64_TLBI_ALLE3NXS,
    ARM64_TLBI_ALLE3OS,
    ARM64_TLBI_ALLE3OSNXS,
    ARM64_TLBI_ASIDE1,
    ARM64_TLBI_ASIDE1IS,
    ARM64_TLBI_ASIDE1ISNXS,
    ARM64_TLBI_ASIDE1NXS,
    ARM64_TLBI_ASIDE1OS,
    ARM64_TLBI_ASIDE1OSNXS,
    ARM64_TLBI_IPAS2E1,
    ARM64_TLBI_IPAS2E1IS,
    ARM64_TLBI_IPAS2E1ISNXS,
    ARM64_TLBI_IPAS2E1NXS,
    ARM64_TLBI_IPAS2E1OS,
    ARM64_TLBI_IPAS2E1OSNXS,
    ARM64_TLBI_IPAS2LE1,
    ARM64_TLBI_IPAS2LE1IS,
    ARM64_TLBI_IPAS2LE1ISNXS,
    ARM64_TLBI_IPAS2LE1NXS,
    ARM64_TLBI_IPAS2LE1OS,
    ARM64_TLBI_IPAS2LE1OSNXS,
    ARM64_TLBI_PAALL,
    ARM64_TLBI_PAALLNXS,
    ARM64_TLBI_PAALLOS,
    ARM64_TLBI_PAALLOSNXS,
    ARM64_TLBI_RIPAS2E1,
    ARM64_TLBI_RIPAS2E1IS,
    ARM64_TLBI_RIPAS2E1ISNXS,
    ARM64_TLBI_RIPAS2E1NXS,
    ARM64_TLBI_RIPAS2E1OS,
    ARM64_TLBI_RIPAS2E1OSNXS,
    ARM64_TLBI_RIPAS2LE1,
    ARM64_TLBI_RIPAS2LE1IS,
    ARM64_TLBI_RIPAS2LE1ISNXS,
    ARM64_TLBI_RIPAS2LE1NXS,
    ARM64_TLBI_RIPAS2LE1OS,
    ARM64_TLBI_RIPAS2LE1OSNXS,
    ARM64_TLBI_RPALOS,
    ARM64_TLBI_RPALOSNXS,
    ARM64_TLBI_RPAOS,
    ARM64_TLBI_RPAOSNXS,
    ARM64_TLBI_RVAAE1,
    ARM64_TLBI_RVAAE1IS,
    ARM64_TLBI_RVAAE1ISNXS,
    ARM64_TLBI_RVAAE1NXS,
    ARM64_TLBI_RVAAE1OS,
    ARM64_TLBI_RVAAE1OSNXS,
    ARM64_TLBI_RVAALE1,
    ARM64_TLBI_RVAALE1IS,
    ARM64_TLBI_RVAALE1ISNXS,
    ARM64_TLBI_RVAALE1NXS,
    ARM64_TLBI_RVAALE1OS,
    ARM64_TLBI_RVAALE1OSNXS,
    ARM64_TLBI_RVAE1,
    ARM64_TLBI_RVAE1IS,
    ARM64_TLBI_RVAE1ISNXS,
    ARM64_TLBI_RVAE1NXS,
    ARM64_TLBI_RVAE1OS,
    ARM64_TLBI_RVAE1OSNXS,
    ARM64_TLBI_RVAE2,
    ARM64_TLBI_RVAE2IS,
    ARM64_TLBI_RVAE2ISNXS,
    ARM64_TLBI_RVAE2NXS,
    ARM64_TLBI_RVAE2OS,
    ARM64_TLBI_RVAE2OSNXS,
    ARM64_TLBI_RVAE3,
    ARM64_TLBI_RVAE3IS,
    ARM64_TLBI_RVAE3ISNXS,
    ARM64_TLBI_RVAE3NXS,
    ARM64_TLBI_RVAE3OS,
    ARM64_TLBI_RVAE3OSNXS,
    ARM64_TLBI_RVALE1,
    ARM64_TLBI_RVALE1IS,
    ARM64_TLBI_RVALE1ISNXS,
    ARM64_TLBI_RVALE1NXS,
    ARM64_TLBI_RVALE1OS,
    ARM64_TLBI_RVALE1OSNXS,
    ARM64_TLBI_RVALE2,
    ARM64_TLBI_RVALE2IS,
    ARM64_TLBI_RVALE2ISNXS,
    ARM64_TLBI_RVALE2NXS,
    ARM64_TLBI_RVALE2OS,
    ARM64_TLBI_RVALE2OSNXS,
    ARM64_TLBI_RVALE3,
    ARM64_TLBI_RVALE3IS,
    ARM64_TLBI_RVALE3ISNXS,
    ARM64_TLBI_RVALE3NXS,
    ARM64_TLBI_RVALE3OS,
    ARM64_TLBI_RVALE3OSNXS,
    ARM64_TLBI_VAAE1,
    ARM64_TLBI_VAAE1IS,
    ARM64_TLBI_VAAE1ISNXS,
    ARM64_TLBI_VAAE1NXS,
    ARM64_TLBI_VAAE1OS,
    ARM64_TLBI_VAAE1OSNXS,
    ARM64_TLBI_VAALE1,
    ARM64_TLBI_VAALE1IS,
    ARM64_TLBI_VAALE1ISNXS,
    ARM64_TLBI_VAALE1NXS,
    ARM64_TLBI_VAALE1OS,
    ARM64_TLBI_VAALE1OSNXS,
    ARM64_TLBI_VAE1,
    ARM64_TLBI_VAE1IS,
    ARM64_TLBI_VAE1ISNXS,
    ARM64_TLBI_VAE1NXS,
    ARM64_TLBI_VAE1OS,
    ARM64_TLBI_VAE1OSNXS,
    ARM64_TLBI_VAE2,
    ARM64_TLBI_VAE2IS,
    ARM64_TLBI_VAE2ISNXS,
    ARM64_TLBI_VAE2NXS,
    ARM64_TLBI_VAE2OS,
    ARM64_TLBI_VAE2OSNXS,
    ARM64_TLBI_VAE3,
    ARM64_TLBI_VAE3IS,
    ARM64_TLBI_VAE3ISNXS,
    ARM64_TLBI_VAE3NXS,
    ARM64_TLBI_VAE3OS,
    ARM64_TLBI_VAE3OSNXS,
    ARM64_TLBI_VALE1,
    ARM64_TLBI_VALE1IS,
    ARM64_TLBI_VALE1ISNXS,
    ARM64_TLBI_VALE1NXS,
    ARM64_TLBI_VALE1OS,
    ARM64_TLBI_VALE1OSNXS,
    ARM64_TLBI_VALE2,
    ARM64_TLBI_VALE2IS,
    ARM64_TLBI_VALE2ISNXS,
    ARM64_TLBI_VALE2NXS,
    ARM64_TLBI_VALE2OS,
    ARM64_TLBI_VALE2OSNXS,
    ARM64_TLBI_VALE3,
    ARM64_TLBI_VALE3IS,
    ARM64_TLBI_VALE3ISNXS,
    ARM64_TLBI_VALE3NXS,
    ARM64_TLBI_VALE3OS,
    ARM64_TLBI_VALE3OSNXS,
    ARM64_TLBI_VMALLE1,
    ARM64_TLBI_VMALLE1IS,
    ARM64_TLBI_VMALLE1ISNXS,
    ARM64_TLBI_VMALLE1NXS,
    ARM64_TLBI_VMALLE1OS,
    ARM64_TLBI_VMALLE1OSNXS,
    ARM64_TLBI_VMALLS12E1,
    ARM64_TLBI_VMALLS12E1IS,
    ARM64_TLBI_VMALLS12E1ISNXS,
    ARM64_TLBI_VMALLS12E1NXS,
    ARM64_TLBI_VMALLS12E1OS,
    ARM64_TLBI_VMALLS12E1OSNXS,
    ARM64_AT_S1E1R,
    ARM64_AT_S1E2R,
    ARM64_AT_S1E3R,
    ARM64_AT_S1E1W,
    ARM64_AT_S1E2W,
    ARM64_AT_S1E3W,
    ARM64_AT_S1E0R,
    ARM64_AT_S1E0W,
    ARM64_AT_S12E1R,
    ARM64_AT_S12E1W,
    ARM64_AT_S12E0R,
    ARM64_AT_S12E0W,
    ARM64_AT_S1E1RP,
    ARM64_AT_S1E1WP,
    ARM64_DC_CGDSW,
    ARM64_DC_CGDVAC,
    ARM64_DC_CGDVADP,
    ARM64_DC_CGDVAP,
    ARM64_DC_CGSW,
    ARM64_DC_CGVAC,
    ARM64_DC_CGVADP,
    ARM64_DC_CGVAP,
    ARM64_DC_CIGDSW,
    ARM64_DC_CIGDVAC,
    ARM64_DC_CIGSW,
    ARM64_DC_CIGVAC,
    ARM64_DC_CISW,
    ARM64_DC_CIVAC,
    ARM64_DC_CSW,
    ARM64_DC_CVAC,
    ARM64_DC_CVADP,
    ARM64_DC_CVAP,
    ARM64_DC_CVAU,
    ARM64_DC_GVA,
    ARM64_DC_GZVA,
    ARM64_DC_IGDSW,
    ARM64_DC_IGDVAC,
    ARM64_DC_IGSW,
    ARM64_DC_IGVAC,
    ARM64_DC_ISW,
    ARM64_DC_IVAC,
    ARM64_DC_ZVA,
    ARM64_IC_IALLUIS,
    ARM64_IC_IALLU,
    ARM64_IC_IVAU,
}
