-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\MultiComp\MultiComp (VHDL Template)\Components\CPU\IOP16\IOP16_ASSEMBLER\TestIOP16B\testLED.mif
-- Generated by pyAssemble_IOP16.py
-- 
DEPTH = 3;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: 6000 7000 E000;
END;
