/*
 * Synth_API_Preface_Registers.c
 *
 *  Created on: Jul 21, 2017
 *      Author: medgar
 */

#include <stdint.h>
#include <stdio.h>
#include <stdbool.h>
#include <string.h>
#include "inc/tm4c123gh6pm.h"
#include "inc/hw_adc.h"
#include "inc/hw_ints.h"
#include "inc/hw_memmap.h"
#include "inc/hw_sysctl.h"
#include "inc/hw_gpio.h"
#include "inc/hw_types.h"
#include "inc/hw_ssi.h"
#include "driverlib/gpio.h"
#include "driverlib/interrupt.h"
#include "driverlib/timer.h"
#include "driverlib/pin_map.h"
#include "driverlib/sysctl.h"
#include "driverlib/uart.h"
#include "driverlib/debug.h"
#include "driverlib/adc.h"
#include "driverlib/rom.h"
#include "driverlib/rom_map.h"
#include "driverlib/pwm.h"
#include "driverlib/ssi.h"
#include "Synth_API_Macro_Definitions.h"
#include "Synth_API_Preface_Registers.h"


/*******************************************************************************************************/
/*
 *                                      Preface Register
 *
 * By default, the SPI interface is in 3-wire mode with SDO in high-impedance, MSB-first mode,
 * and address is in auto-decrement mode. Setting the soft reset pins will ensure default operation
 *
 */
/*******************************************************************************************************/



void InitPrefaceRegister(void){

	sendWord_24Bit(SOFT_RESET_and_SPI_4WIRE); // Register 0h

	sendWord_24Bit(READ_FROM_ACTIVE_REGISTERS); // Register 1h

/*

               Register 0h

     Bits 3-0 must mirror bits 7-4
  +--+ +--+ +--+ +--+ +--+ +--+ +--+ +--+
  |  | |  | |  | |  | |  | |  | |  | |  |
  |D7| |D6| |D5| |D4| |D3| |D2| |D1| |D0|
  |  | |  | |  | |  | |  | |  | |  | |  |
  +--+ +--+ +--+ +--+ +--+ +--+ +--+ +--+
   S    L    A    S     S    A    L    S
   O    S    D    D     D    D    S    O
   F    B    D    O     O    D    B    F
   T         R               R         T
        F    E    A     A    E    F
   R    I    S    C     C    S    I    R
   E    R    S    T     T    S    R    E
   S    S         I     I         S    S
   E    T    A    V     V    A    T    E
   T         S    E     E    S         T
             C               C
             E               E
             N               N
             D               D


___________________________________________________________________________________

 Soft Reset Function:

 0 = Normal operation
 1 = Register reset. The device loads the default values into the registers 0002 -
 00FF.
 The content of the registers addresses 0000 an 0001 and the SPI engine are
 not reset.
 Soft reset bit D7 is mirrored with <Softreset> in bit position D0. Register reset
 requires setting both SoftReset and <SoftReset> bits.

___________________________________________________________________________________

 Least Significant Bit Position:

 Defines the bit transmitted first in SPI transfers between slave and master.
 0 = The most significant bit (D7) first
 1 = The least significant bit (D0) first
 LSBFirst bit D6 is mirrored with <LSBFirst> in bit position D1. Changing
 LSBFirst to most significant bit requires setting both LSBFirst and <LSBFirst>
 bits.

___________________________________________________________________________________

 Address Ascend On:

 0 = Address Ascend is off (Addresses auto-decrement in streaming SPI mode)
 1 = Address Ascend is on (Addresses auto-increment in streaming SPI mode)
 The AddressAscend bit specifies whether addresses are incremented or
 decremented in streaming SPI transfers.
 AddressAscend bit D5 is mirrored with <AddressAscend> in bit position D2.
 Changing AddressAscend to “ON” requires to set both AddressAscend and
 <AddressAscend> bits

___________________________________________________________________________________

 SPI 3/4-Wire Mode:

 Selects the unidirectional or bidirectional data transfer mode for the SDIO pin.

 0 = SPI 3-wire mode:
 - SDIO is the SPI bidirectional data I/O pin
 - SDO pin is not used and is in high-impedance

 1 = SPI 4-wire mode
 - SDIO is the SPI data input pin
 - SDO is the SPI data output pin

 SDOActive bit D4 is mirrored with <SDOActive> in bit position D3. Changing
 SDOActive to SPI 4-wire mode requires setting both SDOActive and
 <SDOActive> bits.

___________________________________________________________________________________




              Register 1h

  +--+ +--+ +--+ +--+ +--+ +--+ +--+ +--+
  |  | |  | |  | |  | |  | |  | |  | |  |
  |D7| |D6| |D5| |D4| |D3| |D2| |D1| |D0|
  |  | |  | |  | |  | |  | |  | |  | |  |
  +--+ +--+ +--+ +--+ +--+ +--+ +--+ +--+
   U    U    B    U    U    U    U    U
   N    N    U    N    N    N    N    N
   U    U    F    U    U    U    U    U
   S    S    F    S    S    S    S    S
   E    E    E    E    E    E    E    E
   D    D    R    D    D    D    D    D

             R
             E
             A
             D

             M
             O
             D
             E

___________________________________________________________________________________

 Read Back Mode of the Buffer Registers:

 0 = Read from active registers
 1 = Read from the Buffer Register (case of Doubled Buffer Registers); If the
 register being read is not doubled buffered, a 1 value will read from the active
 register

___________________________________________________________________________________



*/

}
