#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aae1e8a4a0 .scope module, "tb_nand" "tb_nand" 2 2;
 .timescale -9 -12;
v000001aae1ee1610_0 .var "a", 0 0;
v000001aae1ee1e30_0 .var "b", 0 0;
v000001aae1ee16b0_0 .net "nand_and_out", 0 0, L_000001aae1ee28c0;  1 drivers
v000001aae1ee05d0_0 .net "nand_nor_out", 0 0, L_000001aae1ee29a0;  1 drivers
v000001aae1ee1ed0_0 .net "nand_not_out", 0 0, L_000001aae1e7a260;  1 drivers
v000001aae1ee11b0_0 .net "nand_or_out", 0 0, L_000001aae1ee25b0;  1 drivers
v000001aae1ee0710_0 .net "nand_xnor_out", 0 0, L_000001aae1ee2af0;  1 drivers
v000001aae1ee19d0_0 .net "nand_xor_out", 0 0, L_000001aae1ee24d0;  1 drivers
S_000001aae1e8a630 .scope module, "u1" "nand_not" 2 8, 3 1 0, S_000001aae1e8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001aae1e7a260 .functor NAND 1, v000001aae1ee1610_0, v000001aae1ee1610_0, C4<1>, C4<1>;
v000001aae1e7ac10_0 .net "a", 0 0, v000001aae1ee1610_0;  1 drivers
v000001aae1e7acb0_0 .net "y", 0 0, L_000001aae1e7a260;  alias, 1 drivers
S_000001aae1e3d210 .scope module, "u2" "nand_and" 2 9, 4 1 0, S_000001aae1e8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1e7a2d0 .functor NAND 1, v000001aae1ee1610_0, v000001aae1ee1e30_0, C4<1>, C4<1>;
L_000001aae1ee28c0 .functor NAND 1, L_000001aae1e7a2d0, L_000001aae1e7a2d0, C4<1>, C4<1>;
v000001aae1e7b250_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1e7b2f0_0 .net "b", 0 0, v000001aae1ee1e30_0;  1 drivers
v000001aae1e7b390_0 .net "nand_and_out", 0 0, L_000001aae1e7a2d0;  1 drivers
v000001aae1e7afd0_0 .net "y", 0 0, L_000001aae1ee28c0;  alias, 1 drivers
S_000001aae1e3d3a0 .scope module, "u3" "nand_or" 2 10, 5 1 0, S_000001aae1e8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1ee27e0 .functor NAND 1, v000001aae1ee1610_0, v000001aae1ee1610_0, C4<1>, C4<1>;
L_000001aae1ee2620 .functor NAND 1, v000001aae1ee1e30_0, v000001aae1ee1e30_0, C4<1>, C4<1>;
L_000001aae1ee25b0 .functor NAND 1, L_000001aae1ee27e0, L_000001aae1ee2620, C4<1>, C4<1>;
v000001aae1e7af30_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1e7b430_0 .net "b", 0 0, v000001aae1ee1e30_0;  alias, 1 drivers
v000001aae1e7b570_0 .net "na", 0 0, L_000001aae1ee27e0;  1 drivers
v000001aae1e7ad50_0 .net "nb", 0 0, L_000001aae1ee2620;  1 drivers
v000001aae1e7b750_0 .net "y", 0 0, L_000001aae1ee25b0;  alias, 1 drivers
S_000001aae1e3bd80 .scope module, "u4" "nand_xor" 2 11, 6 1 0, S_000001aae1e8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1ee2a80 .functor NAND 1, v000001aae1ee1610_0, v000001aae1ee1e30_0, C4<1>, C4<1>;
L_000001aae1ee2d90 .functor NAND 1, v000001aae1ee1610_0, L_000001aae1ee2a80, C4<1>, C4<1>;
L_000001aae1ee2fc0 .functor NAND 1, v000001aae1ee1e30_0, L_000001aae1ee2a80, C4<1>, C4<1>;
L_000001aae1ee24d0 .functor NAND 1, L_000001aae1ee2d90, L_000001aae1ee2fc0, C4<1>, C4<1>;
v000001aae1e7adf0_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1e7b070_0 .net "b", 0 0, v000001aae1ee1e30_0;  alias, 1 drivers
v000001aae1e7ae90_0 .net "n1", 0 0, L_000001aae1ee2a80;  1 drivers
v000001aae1e7b890_0 .net "n2", 0 0, L_000001aae1ee2d90;  1 drivers
v000001aae1e7b110_0 .net "n3", 0 0, L_000001aae1ee2fc0;  1 drivers
v000001aae1e7ba70_0 .net "y", 0 0, L_000001aae1ee24d0;  alias, 1 drivers
S_000001aae1e3bf10 .scope module, "u5" "nand_xnor" 2 12, 7 1 0, S_000001aae1e8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1ee2af0 .functor NAND 1, L_000001aae1ee23f0, L_000001aae1ee23f0, C4<1>, C4<1>;
v000001aae1ee0850_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1ee0670_0 .net "b", 0 0, v000001aae1ee1e30_0;  alias, 1 drivers
v000001aae1ee0530_0 .net "xor_out", 0 0, L_000001aae1ee23f0;  1 drivers
v000001aae1ee1750_0 .net "y", 0 0, L_000001aae1ee2af0;  alias, 1 drivers
S_000001aae1e85800 .scope module, "u1" "nand_xor" 7 3, 6 1 0, S_000001aae1e3bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1ee2380 .functor NAND 1, v000001aae1ee1610_0, v000001aae1ee1e30_0, C4<1>, C4<1>;
L_000001aae1ee2230 .functor NAND 1, v000001aae1ee1610_0, L_000001aae1ee2380, C4<1>, C4<1>;
L_000001aae1ee2e00 .functor NAND 1, v000001aae1ee1e30_0, L_000001aae1ee2380, C4<1>, C4<1>;
L_000001aae1ee23f0 .functor NAND 1, L_000001aae1ee2230, L_000001aae1ee2e00, C4<1>, C4<1>;
v000001aae1e7b4d0_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1e7b6b0_0 .net "b", 0 0, v000001aae1ee1e30_0;  alias, 1 drivers
v000001aae1e7b7f0_0 .net "n1", 0 0, L_000001aae1ee2380;  1 drivers
v000001aae1e7b930_0 .net "n2", 0 0, L_000001aae1ee2230;  1 drivers
v000001aae1e7b9d0_0 .net "n3", 0 0, L_000001aae1ee2e00;  1 drivers
v000001aae1e7bb10_0 .net "y", 0 0, L_000001aae1ee23f0;  alias, 1 drivers
S_000001aae1e85990 .scope module, "u6" "nand_nor" 2 13, 8 1 0, S_000001aae1e8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1ee29a0 .functor NAND 1, L_000001aae1ee2e70, L_000001aae1ee2e70, C4<1>, C4<1>;
v000001aae1ee0c10_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1ee08f0_0 .net "b", 0 0, v000001aae1ee1e30_0;  alias, 1 drivers
v000001aae1ee0990_0 .net "or_out", 0 0, L_000001aae1ee2e70;  1 drivers
v000001aae1ee0a30_0 .net "y", 0 0, L_000001aae1ee29a0;  alias, 1 drivers
S_000001aae1e36430 .scope module, "u1" "nand_or" 8 3, 5 1 0, S_000001aae1e85990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001aae1ee2b60 .functor NAND 1, v000001aae1ee1610_0, v000001aae1ee1610_0, C4<1>, C4<1>;
L_000001aae1ee2ee0 .functor NAND 1, v000001aae1ee1e30_0, v000001aae1ee1e30_0, C4<1>, C4<1>;
L_000001aae1ee2e70 .functor NAND 1, L_000001aae1ee2b60, L_000001aae1ee2ee0, C4<1>, C4<1>;
v000001aae1ee0ad0_0 .net "a", 0 0, v000001aae1ee1610_0;  alias, 1 drivers
v000001aae1ee07b0_0 .net "b", 0 0, v000001aae1ee1e30_0;  alias, 1 drivers
v000001aae1ee0f30_0 .net "na", 0 0, L_000001aae1ee2b60;  1 drivers
v000001aae1ee03f0_0 .net "nb", 0 0, L_000001aae1ee2ee0;  1 drivers
v000001aae1ee0b70_0 .net "y", 0 0, L_000001aae1ee2e70;  alias, 1 drivers
    .scope S_000001aae1e8a4a0;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aae1e8a4a0 {0 0 0};
    %vpi_call 2 19 "$display", "Time  |   A   B   |   NOT     AND    OR     XOR     XNOR     NOR" {0 0 0};
    %vpi_call 2 20 "$display", "------+-----------+-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aae1ee1610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aae1ee1e30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aae1ee1610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aae1ee1e30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aae1ee1610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aae1ee1e30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aae1ee1610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aae1ee1e30_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001aae1e8a4a0;
T_1 ;
    %vpi_call 2 31 "$monitor", "%4t   |   %b  %b  |   %b      %b      %b     %b      %b       %b", $time, v000001aae1ee1610_0, v000001aae1ee1e30_0, v000001aae1ee1ed0_0, v000001aae1ee16b0_0, v000001aae1ee11b0_0, v000001aae1ee19d0_0, v000001aae1ee0710_0, v000001aae1ee05d0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_nand.v";
    "nand_not.v";
    "nand_and.v";
    "nand_or.v";
    "nand_xor.v";
    "nand_xnor.v";
    "nand_nor.v";
