// Seed: 1222689581
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  assign module_1.id_13 = 0;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_24 = 32'd71,
    parameter id_3  = 32'd84,
    parameter id_4  = 32'd73
) (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    input wire _id_3,
    output tri0 _id_4,
    output wor id_5,
    output uwire id_6#(
        .id_23 (1 - 1'b0),
        ._id_24(1),
        .id_25 (1),
        .id_26 (1 && -1)
    ),
    input wire id_7,
    input supply0 void id_8,
    output tri id_9,
    input wire id_10,
    output tri0 id_11,
    input supply1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input supply0 id_15,
    input wire id_16,
    output supply1 id_17,
    input supply0 id_18,
    input uwire id_19[id_4 : id_24],
    output supply1 id_20,
    output tri id_21
);
  parameter id_27 = 1;
  wire [-1 'b0 : id_3  &  -1] id_28[-1 : 1];
  module_0 modCall_1 (
      id_20,
      id_9,
      id_18,
      id_19,
      id_2
  );
endmodule
