{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663775547528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663775547528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 10:52:27 2022 " "Processing started: Wed Sep 21 10:52:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663775547528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775547528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digi_lock -c digi_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digi_lock -c digi_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775547528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663775548008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663775548008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \"endmodule\" digi_lock.v(29) " "Verilog HDL syntax error at digi_lock.v(29) near text: \"/\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1663775555509 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "digi_clock digi_lock.v(2) " "Ignored design unit \"digi_clock\" at digi_lock.v(2) due to previous errors" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663775555511 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter60 digi_lock.v(95) " "Ignored design unit \"counter60\" at digi_lock.v(95) due to previous errors" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 95 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663775555511 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter24 digi_lock.v(131) " "Ignored design unit \"counter24\" at digi_lock.v(131) due to previous errors" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 131 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663775555511 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decTo7 digi_lock.v(165) " "Ignored design unit \"decTo7\" at digi_lock.v(165) due to previous errors" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 165 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663775555511 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "divide_by_50000000 digi_lock.v(186) " "Ignored design unit \"divide_by_50000000\" at digi_lock.v(186) due to previous errors" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 186 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663775555511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digi_lock.v 0 0 " "Found 0 design units, including 0 entities, in source file digi_lock.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775555512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663775555571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 21 10:52:35 2022 " "Processing ended: Wed Sep 21 10:52:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663775555571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663775555571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663775555571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775555571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775556259 ""}
