# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projekt_final.srcs/sources_1/new/signal_behavorial.vhd" \
"../../../../projekt_final.srcs/sim_1/new/signal_behavorial_tb.vhd" \

# Do not sort compile order
nosort
