/target/
/project/project/
/project/target/
/src/verilog/
/sim/