assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::first_round) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_en == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_key_en ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::bypass_rk ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_sel ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel >= 0) && (control_unit_::col_sel <= 2) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rk_sel == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::round == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::key_en == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_en ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::key_out_sel == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::end_comp ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 11) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rd_count_en ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::sbox_sel == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::clk ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_derivation_en ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::state == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::iv_cnt_sel ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_gen ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::last_round ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::rd_count == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::first_round ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::start) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::start) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 11)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 11)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::start) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::start) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::start) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::start ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::start ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && !control_unit_::rst_n) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && control_unit_::first_round) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::col_sel == 2)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 2)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 2)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1)) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 1)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 1)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 1)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0)) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n && (control_unit_::operation_mode == 0)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) && (control_unit_::operation_mode == 0)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) (!control_unit_::rst_n && (control_unit_::operation_mode == 0)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 2) && (control_unit_::operation_mode == 0)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1)) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && control_unit_::disable_core) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::operation_mode == 2)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 3) && (control_unit_::operation_mode == 0)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 3) && (control_unit_::operation_mode == 0)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::operation_mode == 3)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::next_state >= 4) && (control_unit_::next_state <= 11)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && control_unit_::key_init) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && control_unit_::start) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 1)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 1)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::aes_mode == 1)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && control_unit_::mode_cbc) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::disable_core) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::disable_core) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::key_init) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::start) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::start) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::key_init) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::aes_mode == 3)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && (control_unit_::operation_mode == 0)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && (control_unit_::operation_mode == 0)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::next_state == 11)) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::operation_mode == 0)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::operation_mode == 0)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::mode_cbc) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::operation_mode == 0)) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) && control_unit_::mode_cbc) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::operation_mode == 0)) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::start) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0)) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 1)) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::key_init) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::key_init) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 1)) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0)) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::start) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::key_init) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::enc_dec) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 0)) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::encrypt_decrypt) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::mode_ctr) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 control_unit_::op_key_derivation) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::op_mode == 1)) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::aes_mode == 0)) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::operation_mode == 1)) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::start ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::encrypt_decrypt ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 control_unit_::disable_core ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::enc_dec ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::key_init ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 0) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::op_mode == 0)) |-> control_unit_::rst_n);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::col_sel == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::col_sel == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::op_mode == 0)) |-> (control_unit_::col_sel == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec && (control_unit_::op_mode == 0)) |-> control_unit_::rst_n);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> control_unit_::rst_n);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> control_unit_::rst_n);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec && (control_unit_::op_mode == 0)) |-> (control_unit_::col_sel == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) && (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 !control_unit_::op_key_derivation ##2 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) && control_unit_::disable_core ##3 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) ##1 !control_unit_::mode_cbc && (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 !control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) && control_unit_::mode_cbc ##3 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 !control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 !control_unit_::mode_cbc ##2 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3)) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0)) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 control_unit_::mode_ctr ##2 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 (control_unit_::op_mode == 0) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::aes_mode == 1) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr && (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) && control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc && (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2) ##2 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::enc_dec) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::next_state == 11)) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##3 (control_unit_::aes_mode == 0) ##1 (control_unit_::next_state == 11)) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::aes_mode == 0)) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 control_unit_::disable_core) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::disable_core ##2 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::mode_ctr) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) ##2 (control_unit_::aes_mode == 0) ##1 (control_unit_::next_state == 11)) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) ##2 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2) ##2 !control_unit_::enc_dec) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2) ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2) ##2 control_unit_::disable_core) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2) && control_unit_::disable_core ##2 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3) ##2 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2) ##2 !control_unit_::mode_ctr) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) ##2 true) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::operation_mode == 3)) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 3) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::aes_mode == 3)) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 3) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 2) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 3) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 2) ##1 true) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::op_mode == 3)) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::operation_mode == 3)) |-> (control_unit_::next_state == 11));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 0) ##1 (control_unit_::aes_mode == 0)) |-> (control_unit_::op_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) && control_unit_::disable_core ##2 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) && control_unit_::disable_core ##2 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 !control_unit_::mode_ctr) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 !control_unit_::key_init) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 0)) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 0)) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 !control_unit_::mode_cbc && (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 0)) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 !control_unit_::start) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 control_unit_::disable_core) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 control_unit_::disable_core ##1 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 !control_unit_::start) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 !control_unit_::key_init) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 !control_unit_::mode_ctr) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 control_unit_::disable_core ##1 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 control_unit_::disable_core) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 0)) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 !control_unit_::mode_cbc && (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 !control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 !control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2) && control_unit_::key_init ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 1)) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2) && control_unit_::key_init ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 1)) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 0) ##1 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 0) ##1 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0) && (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0) && (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0) && (control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 true) |-> control_unit_::op_key_derivation);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0) && (control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::op_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::op_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 3)) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 3)) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 2) ##1 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 3) && (control_unit_::next_state == 4) ##2 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##2 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##2 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 control_unit_::disable_core) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 (control_unit_::next_state == 11)) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 !control_unit_::mode_ctr) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::op_mode == 3)) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) ##2 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start && control_unit_::disable_core ##2 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::operation_mode == 3)) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 3) ##1 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 3) ##1 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 3) ##1 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 11) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 !control_unit_::start ##2 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::start ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::start ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::aes_mode == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::enc_dec) |-> (control_unit_::aes_mode == 3));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::start ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2) ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 2) ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0) ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::key_init ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 1) ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::start) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##3 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 0) ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 1) ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::next_state == 0)) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::start ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::op_key_derivation ##1 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 1) ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##3 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr ##2 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##1 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 control_unit_::mode_ctr ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##3 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::start) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##3 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 2) ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 0) ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::op_mode == 2)) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::key_init) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 0) ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::key_init) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt && (control_unit_::operation_mode == 2)) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 control_unit_::mode_ctr ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##1 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 1) ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt && (control_unit_::operation_mode == 2)) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::key_init ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2) ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::op_mode == 2)) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 2) ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 0) ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::op_key_derivation ##1 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 2) ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##3 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0) ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec ##2 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::next_state == 0)) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> (control_unit_::aes_mode == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 !control_unit_::encrypt_decrypt) |-> control_unit_::mode_cbc);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::enc_dec ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::encrypt_decrypt ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::enc_dec ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::encrypt_decrypt ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 control_unit_::start ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 control_unit_::disable_core) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 !control_unit_::op_key_derivation) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 control_unit_::start) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 control_unit_::key_init) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 !control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2)) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0)) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr) |-> (control_unit_::next_state == 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::aes_mode == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::mode_ctr);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::op_mode == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2) ##1 !control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && control_unit_::encrypt_decrypt ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && control_unit_::enc_dec ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::op_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::enc_dec ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::encrypt_decrypt ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::encrypt_decrypt ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::enc_dec ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 0) && (control_unit_::operation_mode <= 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 1) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3)) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 control_unit_::encrypt_decrypt ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 control_unit_::enc_dec ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2) ##1 control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2) ##2 !control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::start ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##1 !control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::encrypt_decrypt) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 1)) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 2)) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 0)) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::enc_dec) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::start) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::key_init) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 control_unit_::mode_ctr) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::start && (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init && (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && (control_unit_::next_state == 0) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 control_unit_::start ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::disable_core ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 1) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##1 (control_unit_::operation_mode >= 1) && (control_unit_::operation_mode <= 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 control_unit_::disable_core ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##3 !control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::start ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::key_init ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3)) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 2) && control_unit_::encrypt_decrypt ##4 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 (control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) && control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && (control_unit_::op_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::enc_dec ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::encrypt_decrypt ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##2 (control_unit_::op_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3) ##2 (control_unit_::op_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::enc_dec) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::encrypt_decrypt) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::mode_ctr) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0)) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3)) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec && (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt && (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 !control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) && (control_unit_::op_mode >= 1) && (control_unit_::op_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::start ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::start ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::key_init);
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && !control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::start);
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr && (control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 0) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##2 (control_unit_::op_mode == 0) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::start ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::key_init ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 0) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::enc_dec);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::encrypt_decrypt);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::op_mode >= 0) && (control_unit_::op_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_ctr && (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 2) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_ctr ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 1) && (control_unit_::next_state <= 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::mode_cbc && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state == 0));
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 1) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 3) && (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 0) && (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state >= 0) && (control_unit_::next_state <= 4) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode == 3) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::mode_cbc && (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::mode_cbc ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##3 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::op_key_derivation ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::mode_cbc) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> control_unit_::disable_core);
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::op_key_derivation) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 control_unit_::disable_core) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 3) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 !control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 2)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::aes_mode == 0) && (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::encrypt_decrypt) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::op_mode == 2)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 3)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::enc_dec) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 (control_unit_::operation_mode == 3) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::operation_mode == 3)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::operation_mode >= 2) && (control_unit_::operation_mode <= 3) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (control_unit_::op_key_derivation ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 1) ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##2 (control_unit_::aes_mode == 3) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 (control_unit_::next_state == 4) ##2 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) && control_unit_::key_init ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode == 2) && control_unit_::start ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::aes_mode >= 1) && (control_unit_::aes_mode <= 2)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 control_unit_::mode_cbc) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 (control_unit_::aes_mode == 1)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::next_state == 1) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 0) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::aes_mode == 2) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 control_unit_::mode_ctr ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::op_mode == 0) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 1) ##1 !control_unit_::disable_core) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 1) ##1 control_unit_::encrypt_decrypt) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 1) ##1 control_unit_::enc_dec) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 2) ##1 (control_unit_::operation_mode == 1) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::disable_core ##2 (control_unit_::operation_mode == 1) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) && control_unit_::mode_cbc ##3 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 !control_unit_::disable_core ##2 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##1 (control_unit_::aes_mode == 0) ##2 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::encrypt_decrypt ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::enc_dec ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4)) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::disable_core && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##2 (control_unit_::operation_mode == 1) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) && control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode == 1) && (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4) ##3 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::op_mode >= 2) && (control_unit_::op_mode <= 3) ##2 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 4) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0)) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 4));
assert property(@(posedge control_unit_::clk) ((control_unit_::aes_mode >= 2) && (control_unit_::aes_mode <= 3) ##1 !control_unit_::mode_cbc ##1 (control_unit_::next_state == 4) ##1 (control_unit_::next_state == 4)) |-> (control_unit_::aes_mode >= 0) && (control_unit_::aes_mode <= 1));
assert property(@(posedge control_unit_::clk) ((control_unit_::next_state == 11) ##1 (control_unit_::op_mode == 2) ##1 (control_unit_::next_state == 4) ##1 true) |-> (control_unit_::next_state >= 0) && (control_unit_::next_state <= 1));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##1 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) ((control_unit_::col_sel == 0) ##2 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##1 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##2 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> (control_unit_::col_sel == 2));
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##3 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (control_unit_::rst_n ##4 true) |-> control_unit_::first_round);
assert property(@(posedge control_unit_::clk) (!control_unit_::first_round ##4 true) |-> (control_unit_::col_sel == 2));
