mb_design_input_string_char_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_input_string_char_0/sim/mb_design_input_string_char_0.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_output_string_char_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_output_string_char_0/sim/mb_design_output_string_char_0.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design.v,verilog,xil_defaultlib,../../../bd/mb_design/sim/mb_design.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_microblaze_0_2.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_microblaze_0_2/sim/mb_design_microblaze_0_2.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_dlmb_v10_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_dlmb_v10_1/sim/mb_design_dlmb_v10_1.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_ilmb_v10_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_ilmb_v10_1/sim/mb_design_ilmb_v10_1.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_dlmb_bram_if_cntlr_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/sim/mb_design_dlmb_bram_if_cntlr_1.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_ilmb_bram_if_cntlr_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/sim/mb_design_ilmb_bram_if_cntlr_1.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_lmb_bram_1.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_lmb_bram_1/sim/mb_design_lmb_bram_1.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_mdm_1_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_mdm_1_1/sim/mb_design_mdm_1_1.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_clk_wiz_1_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_clk_wiz_1_1/mb_design_clk_wiz_1_1_clk_wiz.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_clk_wiz_1_1.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_clk_wiz_1_1/mb_design_clk_wiz_1_1.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_rst_clk_wiz_1_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_1/sim/mb_design_rst_clk_wiz_1_100M_1.vhd,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
bwt_ip_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/hdl/bwt_ip_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
MM_top.sv,systemverilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/src/MM_top.sv,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
bwt_top.sv,systemverilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/src/bwt_top.sv,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
fifo.sv,systemverilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/src/fifo.sv,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
merge_sort_top.sv,systemverilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/src/merge_sort_top.sv,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
sort2elem.sv,systemverilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/src/sort2elem.sv,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
sort_arrays.sv,systemverilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/src/sort_arrays.sv,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
bwt_ip_v1_0.v,verilog,xil_defaultlib,../../../bd/mb_design/ipshared/80da/hdl/bwt_ip_v1_0.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_bwt_ip_0_1.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_bwt_ip_0_1/sim/mb_design_bwt_ip_0_1.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
mb_design_xbar_1.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_xbar_1/sim/mb_design_xbar_1.v,incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="$ref_dir/../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923"incdir="../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
