// Seed: 2345725974
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    output wire id_10
);
  always id_1 = ~1;
  wire id_12, id_13, id_14;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8
);
  bufif1 (id_1, id_5, id_7);
  module_0(
      id_4, id_1, id_1, id_8, id_5, id_5, id_5, id_8, id_7, id_4, id_1
  );
  wire id_10;
endmodule
