// Seed: 2217833475
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  logic id_3;
  ;
  wire id_4;
  generate
    assign id_2 = 1;
    logic [1 : 1] id_5;
  endgenerate
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply0 id_2
);
  always @* begin : LABEL_0
    if (-1) disable id_4;
    else if (-1) id_0 <= -1;
  end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_0 = id_2;
endmodule
