
MiniCar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006df0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08006ff0  08006ff0  00016ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070b0  080070b0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080070b0  080070b0  000170b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070b8  080070b8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070b8  080070b8  000170b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070bc  080070bc  000170bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080070c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ab4  20000078  08007134  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b2c  08007134  00020b2c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bcc3  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002bbf  00000000  00000000  0003bd65  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a90  00000000  00000000  0003e928  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001928  00000000  00000000  000403b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000043ba  00000000  00000000  00041ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000115cf  00000000  00000000  0004609a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010b9d6  00000000  00000000  00057669  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016303f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b84  00000000  00000000  001630bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000078 	.word	0x20000078
 800021c:	00000000 	.word	0x00000000
 8000220:	08006fd8 	.word	0x08006fd8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000007c 	.word	0x2000007c
 800023c:	08006fd8 	.word	0x08006fd8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <led_init>:
 */

#include "main.h"

void led_init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); //Red LED
 80005e4:	2104      	movs	r1, #4
 80005e6:	4806      	ldr	r0, [pc, #24]	; (8000600 <led_init+0x20>)
 80005e8:	f004 f862 	bl	80046b0 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //Green LED
 80005ec:	2100      	movs	r1, #0
 80005ee:	4804      	ldr	r0, [pc, #16]	; (8000600 <led_init+0x20>)
 80005f0:	f004 f85e 	bl	80046b0 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //Blue LED
 80005f4:	210c      	movs	r1, #12
 80005f6:	4802      	ldr	r0, [pc, #8]	; (8000600 <led_init+0x20>)
 80005f8:	f004 f85a 	bl	80046b0 <HAL_TIM_PWM_Start>
}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000120 	.word	0x20000120

08000604 <SetRGB>:
	  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4); //Blue LED
}

// Input: 0 to 250
void SetRGB(int Red, int Green, int Blue)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
	TIM4->CCR2 = Red * 8000 / 250;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000616:	fb02 f303 	mul.w	r3, r2, r3
 800061a:	4a14      	ldr	r2, [pc, #80]	; (800066c <SetRGB+0x68>)
 800061c:	fb82 1203 	smull	r1, r2, r2, r3
 8000620:	1112      	asrs	r2, r2, #4
 8000622:	17db      	asrs	r3, r3, #31
 8000624:	1ad2      	subs	r2, r2, r3
 8000626:	4b12      	ldr	r3, [pc, #72]	; (8000670 <SetRGB+0x6c>)
 8000628:	639a      	str	r2, [r3, #56]	; 0x38
	TIM4->CCR1 = Green * 8000 / 250;
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000630:	fb02 f303 	mul.w	r3, r2, r3
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <SetRGB+0x68>)
 8000636:	fb82 1203 	smull	r1, r2, r2, r3
 800063a:	1112      	asrs	r2, r2, #4
 800063c:	17db      	asrs	r3, r3, #31
 800063e:	1ad2      	subs	r2, r2, r3
 8000640:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <SetRGB+0x6c>)
 8000642:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->CCR4 = Blue * 8000 / 250;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800064a:	fb02 f303 	mul.w	r3, r2, r3
 800064e:	4a07      	ldr	r2, [pc, #28]	; (800066c <SetRGB+0x68>)
 8000650:	fb82 1203 	smull	r1, r2, r2, r3
 8000654:	1112      	asrs	r2, r2, #4
 8000656:	17db      	asrs	r3, r3, #31
 8000658:	1ad2      	subs	r2, r2, r3
 800065a:	4b05      	ldr	r3, [pc, #20]	; (8000670 <SetRGB+0x6c>)
 800065c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	10624dd3 	.word	0x10624dd3
 8000670:	40000800 	.word	0x40000800

08000674 <bno055_init>:
 *  make sure your changes will not
 *  affect the reference value of the parameter
 *  (Better case don't change the reference value of the parameter)
 */
BNO055_RETURN_FUNCTION_TYPE bno055_init(struct bno055_t *bno055)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 800067c:	23ff      	movs	r3, #255	; 0xff
 800067e:	73fb      	strb	r3, [r7, #15]
    u8 data_u8 = BNO055_INIT_VALUE;
 8000680:	2300      	movs	r3, #0
 8000682:	73bb      	strb	r3, [r7, #14]
    u8 bno055_page_zero_u8 = BNO055_PAGE_ZERO;
 8000684:	2300      	movs	r3, #0
 8000686:	737b      	strb	r3, [r7, #13]

    /* Array holding the Software revision id
     */
    u8 a_SW_ID_u8[BNO055_REV_ID_SIZE] = { BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8000688:	2300      	movs	r3, #0
 800068a:	723b      	strb	r3, [r7, #8]
 800068c:	2300      	movs	r3, #0
 800068e:	727b      	strb	r3, [r7, #9]

    /* stuct parameters are assign to bno055*/
    p_bno055 = bno055;
 8000690:	4a58      	ldr	r2, [pc, #352]	; (80007f4 <bno055_init+0x180>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6013      	str	r3, [r2, #0]

    /* Write the default page as zero*/
    com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000696:	4b57      	ldr	r3, [pc, #348]	; (80007f4 <bno055_init+0x180>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	68dc      	ldr	r4, [r3, #12]
 800069c:	4b55      	ldr	r3, [pc, #340]	; (80007f4 <bno055_init+0x180>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	7a58      	ldrb	r0, [r3, #9]
 80006a2:	f107 020d 	add.w	r2, r7, #13
 80006a6:	2301      	movs	r3, #1
 80006a8:	2107      	movs	r1, #7
 80006aa:	47a0      	blx	r4
 80006ac:	4603      	mov	r3, r0
 80006ae:	73fb      	strb	r3, [r7, #15]
                                               &bno055_page_zero_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);

    /* Read the chip id of the sensor from page
     * zero 0x00 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80006b0:	4b50      	ldr	r3, [pc, #320]	; (80007f4 <bno055_init+0x180>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	691c      	ldr	r4, [r3, #16]
 80006b6:	4b4f      	ldr	r3, [pc, #316]	; (80007f4 <bno055_init+0x180>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	7a58      	ldrb	r0, [r3, #9]
 80006bc:	f107 020e 	add.w	r2, r7, #14
 80006c0:	2301      	movs	r3, #1
 80006c2:	2100      	movs	r1, #0
 80006c4:	47a0      	blx	r4
 80006c6:	4603      	mov	r3, r0
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	4413      	add	r3, r2
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	73fb      	strb	r3, [r7, #15]
                                               BNO055_CHIP_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->chip_id = data_u8;
 80006d2:	4b48      	ldr	r3, [pc, #288]	; (80007f4 <bno055_init+0x180>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	7bba      	ldrb	r2, [r7, #14]
 80006d8:	701a      	strb	r2, [r3, #0]

    /* Read the accel revision id from page
     * zero 0x01 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80006da:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <bno055_init+0x180>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	691c      	ldr	r4, [r3, #16]
 80006e0:	4b44      	ldr	r3, [pc, #272]	; (80007f4 <bno055_init+0x180>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	7a58      	ldrb	r0, [r3, #9]
 80006e6:	f107 020e 	add.w	r2, r7, #14
 80006ea:	2301      	movs	r3, #1
 80006ec:	2101      	movs	r1, #1
 80006ee:	47a0      	blx	r4
 80006f0:	4603      	mov	r3, r0
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	4413      	add	r3, r2
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73fb      	strb	r3, [r7, #15]
                                               BNO055_ACCEL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->accel_rev_id = data_u8;
 80006fc:	4b3d      	ldr	r3, [pc, #244]	; (80007f4 <bno055_init+0x180>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	7bba      	ldrb	r2, [r7, #14]
 8000702:	715a      	strb	r2, [r3, #5]

    /* Read the mag revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000704:	4b3b      	ldr	r3, [pc, #236]	; (80007f4 <bno055_init+0x180>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	691c      	ldr	r4, [r3, #16]
 800070a:	4b3a      	ldr	r3, [pc, #232]	; (80007f4 <bno055_init+0x180>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	7a58      	ldrb	r0, [r3, #9]
 8000710:	f107 020e 	add.w	r2, r7, #14
 8000714:	2301      	movs	r3, #1
 8000716:	2102      	movs	r1, #2
 8000718:	47a0      	blx	r4
 800071a:	4603      	mov	r3, r0
 800071c:	b2da      	uxtb	r2, r3
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	4413      	add	r3, r2
 8000722:	b2db      	uxtb	r3, r3
 8000724:	73fb      	strb	r3, [r7, #15]
                                               BNO055_MAG_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->mag_rev_id = data_u8;
 8000726:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <bno055_init+0x180>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	7bba      	ldrb	r2, [r7, #14]
 800072c:	719a      	strb	r2, [r3, #6]

    /* Read the gyro revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800072e:	4b31      	ldr	r3, [pc, #196]	; (80007f4 <bno055_init+0x180>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	691c      	ldr	r4, [r3, #16]
 8000734:	4b2f      	ldr	r3, [pc, #188]	; (80007f4 <bno055_init+0x180>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	7a58      	ldrb	r0, [r3, #9]
 800073a:	f107 020e 	add.w	r2, r7, #14
 800073e:	2301      	movs	r3, #1
 8000740:	2103      	movs	r1, #3
 8000742:	47a0      	blx	r4
 8000744:	4603      	mov	r3, r0
 8000746:	b2da      	uxtb	r2, r3
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	4413      	add	r3, r2
 800074c:	b2db      	uxtb	r3, r3
 800074e:	73fb      	strb	r3, [r7, #15]
                                               BNO055_GYRO_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->gyro_rev_id = data_u8;
 8000750:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <bno055_init+0x180>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	7bba      	ldrb	r2, [r7, #14]
 8000756:	71da      	strb	r2, [r3, #7]

    /* Read the boot loader revision from page
     * zero 0x06 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000758:	4b26      	ldr	r3, [pc, #152]	; (80007f4 <bno055_init+0x180>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	691c      	ldr	r4, [r3, #16]
 800075e:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <bno055_init+0x180>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	7a58      	ldrb	r0, [r3, #9]
 8000764:	f107 020e 	add.w	r2, r7, #14
 8000768:	2301      	movs	r3, #1
 800076a:	2106      	movs	r1, #6
 800076c:	47a0      	blx	r4
 800076e:	4603      	mov	r3, r0
 8000770:	b2da      	uxtb	r2, r3
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	4413      	add	r3, r2
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73fb      	strb	r3, [r7, #15]
                                               BNO055_BL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->bl_rev_id = data_u8;
 800077a:	4b1e      	ldr	r3, [pc, #120]	; (80007f4 <bno055_init+0x180>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	7bba      	ldrb	r2, [r7, #14]
 8000780:	721a      	strb	r2, [r3, #8]

    /* Read the software revision id from page
     * zero 0x04 and 0x05 register( 2 bytes of data)*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000782:	4b1c      	ldr	r3, [pc, #112]	; (80007f4 <bno055_init+0x180>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	691c      	ldr	r4, [r3, #16]
 8000788:	4b1a      	ldr	r3, [pc, #104]	; (80007f4 <bno055_init+0x180>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	7a58      	ldrb	r0, [r3, #9]
 800078e:	f107 0208 	add.w	r2, r7, #8
 8000792:	2302      	movs	r3, #2
 8000794:	2104      	movs	r1, #4
 8000796:	47a0      	blx	r4
 8000798:	4603      	mov	r3, r0
 800079a:	b2da      	uxtb	r2, r3
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	4413      	add	r3, r2
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	73fb      	strb	r3, [r7, #15]
                                               BNO055_SW_REV_ID_LSB_REG,
                                               a_SW_ID_u8,
                                               BNO055_LSB_MSB_READ_LENGTH);
    a_SW_ID_u8[BNO055_SW_ID_LSB] = BNO055_GET_BITSLICE(a_SW_ID_u8[BNO055_SW_ID_LSB], BNO055_SW_REV_ID_LSB);
 80007a4:	7a3b      	ldrb	r3, [r7, #8]
 80007a6:	723b      	strb	r3, [r7, #8]
    p_bno055->sw_rev_id =
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 80007a8:	7a7b      	ldrb	r3, [r7, #9]
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	021b      	lsls	r3, r3, #8
 80007ae:	b299      	uxth	r1, r3
 80007b0:	7a3b      	ldrb	r3, [r7, #8]
 80007b2:	b29a      	uxth	r2, r3
    p_bno055->sw_rev_id =
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <bno055_init+0x180>)
 80007b6:	681b      	ldr	r3, [r3, #0]
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 80007b8:	430a      	orrs	r2, r1
 80007ba:	b292      	uxth	r2, r2
    p_bno055->sw_rev_id =
 80007bc:	805a      	strh	r2, [r3, #2]

    /* Read the page id from the register 0x07*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80007be:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <bno055_init+0x180>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	691c      	ldr	r4, [r3, #16]
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <bno055_init+0x180>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	7a58      	ldrb	r0, [r3, #9]
 80007ca:	f107 020e 	add.w	r2, r7, #14
 80007ce:	2301      	movs	r3, #1
 80007d0:	2107      	movs	r1, #7
 80007d2:	47a0      	blx	r4
 80007d4:	4603      	mov	r3, r0
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	4413      	add	r3, r2
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	73fb      	strb	r3, [r7, #15]
                                               BNO055_PAGE_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->page_id = data_u8;
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <bno055_init+0x180>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	7bba      	ldrb	r2, [r7, #14]
 80007e6:	711a      	strb	r2, [r3, #4]

    return com_rslt;
 80007e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3714      	adds	r7, #20
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd90      	pop	{r4, r7, pc}
 80007f4:	20000094 	.word	0x20000094

080007f8 <bno055_write_register>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_register(u8 addr_u8, u8 *data_u8, u8 len_u8)
{
 80007f8:	b590      	push	{r4, r7, lr}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	71bb      	strb	r3, [r7, #6]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000808:	23ff      	movs	r3, #255	; 0xff
 800080a:	73fb      	strb	r3, [r7, #15]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <bno055_write_register+0x48>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d102      	bne.n	800081a <bno055_write_register+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000814:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000818:	e00d      	b.n	8000836 <bno055_write_register+0x3e>
    }
    else
    {
        /* Write the values of respective given register */
        com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr, addr_u8, data_u8, len_u8);
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <bno055_write_register+0x48>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	68dc      	ldr	r4, [r3, #12]
 8000820:	4b07      	ldr	r3, [pc, #28]	; (8000840 <bno055_write_register+0x48>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	7a58      	ldrb	r0, [r3, #9]
 8000826:	79bb      	ldrb	r3, [r7, #6]
 8000828:	79f9      	ldrb	r1, [r7, #7]
 800082a:	683a      	ldr	r2, [r7, #0]
 800082c:	47a0      	blx	r4
 800082e:	4603      	mov	r3, r0
 8000830:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000832:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000836:	4618      	mov	r0, r3
 8000838:	3714      	adds	r7, #20
 800083a:	46bd      	mov	sp, r7
 800083c:	bd90      	pop	{r4, r7, pc}
 800083e:	bf00      	nop
 8000840:	20000094 	.word	0x20000094

08000844 <bno055_write_page_id>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_page_id(u8 page_id_u8)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 800084e:	23ff      	movs	r3, #255	; 0xff
 8000850:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000852:	2300      	movs	r3, #0
 8000854:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000856:	4b1e      	ldr	r3, [pc, #120]	; (80008d0 <bno055_write_page_id+0x8c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d102      	bne.n	8000864 <bno055_write_page_id+0x20>
    {
        return BNO055_E_NULL_PTR;
 800085e:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000862:	e030      	b.n	80008c6 <bno055_write_page_id+0x82>
    }
    else
    {
        /* Read the current page*/
        com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000864:	4b1a      	ldr	r3, [pc, #104]	; (80008d0 <bno055_write_page_id+0x8c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	691c      	ldr	r4, [r3, #16]
 800086a:	4b19      	ldr	r3, [pc, #100]	; (80008d0 <bno055_write_page_id+0x8c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	7a58      	ldrb	r0, [r3, #9]
 8000870:	f107 020e 	add.w	r2, r7, #14
 8000874:	2301      	movs	r3, #1
 8000876:	2107      	movs	r1, #7
 8000878:	47a0      	blx	r4
 800087a:	4603      	mov	r3, r0
 800087c:	73fb      	strb	r3, [r7, #15]
                                                  BNO055_PAGE_ID_REG,
                                                  &data_u8r,
                                                  BNO055_GEN_READ_WRITE_LENGTH);

        /* Check condition for communication BNO055_SUCCESS*/
        if (com_rslt == BNO055_SUCCESS)
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d11b      	bne.n	80008be <bno055_write_page_id+0x7a>
        {
            data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_PAGE_ID, page_id_u8);
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	73bb      	strb	r3, [r7, #14]

            /* Write the page id*/
            com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 800088a:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <bno055_write_page_id+0x8c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	68dc      	ldr	r4, [r3, #12]
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <bno055_write_page_id+0x8c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	7a58      	ldrb	r0, [r3, #9]
 8000896:	f107 020e 	add.w	r2, r7, #14
 800089a:	2301      	movs	r3, #1
 800089c:	2107      	movs	r1, #7
 800089e:	47a0      	blx	r4
 80008a0:	4603      	mov	r3, r0
 80008a2:	b2da      	uxtb	r2, r3
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	4413      	add	r3, r2
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	73fb      	strb	r3, [r7, #15]
                                                        BNO055_PAGE_ID_REG,
                                                        &data_u8r,
                                                        BNO055_GEN_READ_WRITE_LENGTH);
            if (com_rslt == BNO055_SUCCESS)
 80008ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d106      	bne.n	80008c2 <bno055_write_page_id+0x7e>
            {
                p_bno055->page_id = page_id_u8;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <bno055_write_page_id+0x8c>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	79fa      	ldrb	r2, [r7, #7]
 80008ba:	711a      	strb	r2, [r3, #4]
 80008bc:	e001      	b.n	80008c2 <bno055_write_page_id+0x7e>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 80008be:	23ff      	movs	r3, #255	; 0xff
 80008c0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 80008c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000094 	.word	0x20000094

080008d4 <bno055_read_euler_hrp>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_euler_hrp(struct bno055_euler_t *euler)
{
 80008d4:	b590      	push	{r4, r7, lr}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80008dc:	23ff      	movs	r3, #255	; 0xff
 80008de:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_LSB] - r->MSB
     * data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_MSB] - r->MSB
     * data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_LSB] - p->MSB
     * data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_MSB] - p->MSB
     */
    u8 data_u8[BNO055_EULER_HRP_DATA_SIZE] = {
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	809a      	strh	r2, [r3, #4]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 80008ea:	23ff      	movs	r3, #255	; 0xff
 80008ec:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80008ee:	4b2d      	ldr	r3, [pc, #180]	; (80009a4 <bno055_read_euler_hrp+0xd0>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d102      	bne.n	80008fc <bno055_read_euler_hrp+0x28>
    {
        return BNO055_E_NULL_PTR;
 80008f6:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80008fa:	e04e      	b.n	800099a <bno055_read_euler_hrp+0xc6>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 80008fc:	4b29      	ldr	r3, [pc, #164]	; (80009a4 <bno055_read_euler_hrp+0xd0>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	791b      	ldrb	r3, [r3, #4]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d004      	beq.n	8000910 <bno055_read_euler_hrp+0x3c>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000906:	2000      	movs	r0, #0
 8000908:	f7ff ff9c 	bl	8000844 <bno055_write_page_id>
 800090c:	4603      	mov	r3, r0
 800090e:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000910:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <bno055_read_euler_hrp+0x4e>
 8000918:	4b22      	ldr	r3, [pc, #136]	; (80009a4 <bno055_read_euler_hrp+0xd0>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	791b      	ldrb	r3, [r3, #4]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d137      	bne.n	8000992 <bno055_read_euler_hrp+0xbe>
        {
            /* Read the six byte of Euler hrp data*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000922:	4b20      	ldr	r3, [pc, #128]	; (80009a4 <bno055_read_euler_hrp+0xd0>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	691c      	ldr	r4, [r3, #16]
 8000928:	4b1e      	ldr	r3, [pc, #120]	; (80009a4 <bno055_read_euler_hrp+0xd0>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	7a58      	ldrb	r0, [r3, #9]
 800092e:	f107 0208 	add.w	r2, r7, #8
 8000932:	2306      	movs	r3, #6
 8000934:	211a      	movs	r1, #26
 8000936:	47a0      	blx	r4
 8000938:	4603      	mov	r3, r0
 800093a:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_EULER_H_LSB_VALUEH_REG,
                                                      data_u8,
                                                      BNO055_EULER_HRP_DATA_SIZE);

            /* Data h*/
            data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_LSB] = BNO055_GET_BITSLICE(
 800093c:	7a3b      	ldrb	r3, [r7, #8]
 800093e:	723b      	strb	r3, [r7, #8]
                data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_LSB],
                BNO055_EULER_H_LSB_VALUEH);
            data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_MSB] = BNO055_GET_BITSLICE(
 8000940:	7a7b      	ldrb	r3, [r7, #9]
 8000942:	727b      	strb	r3, [r7, #9]
                data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_MSB],
                BNO055_EULER_H_MSB_VALUEH);
            euler->h =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000944:	7a7b      	ldrb	r3, [r7, #9]
 8000946:	b25b      	sxtb	r3, r3
 8000948:	021b      	lsls	r3, r3, #8
 800094a:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_LSB]));
 800094c:	7a3b      	ldrb	r3, [r7, #8]
 800094e:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_EULER_HRP_H_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000950:	4313      	orrs	r3, r2
 8000952:	b21a      	sxth	r2, r3
            euler->h =
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	801a      	strh	r2, [r3, #0]

            /* Data r*/
            data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_LSB] = BNO055_GET_BITSLICE(
 8000958:	7abb      	ldrb	r3, [r7, #10]
 800095a:	72bb      	strb	r3, [r7, #10]
                data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_LSB],
                BNO055_EULER_R_LSB_VALUER);
            data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_MSB] = BNO055_GET_BITSLICE(
 800095c:	7afb      	ldrb	r3, [r7, #11]
 800095e:	72fb      	strb	r3, [r7, #11]
                data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_MSB],
                BNO055_EULER_R_MSB_VALUER);
            euler->r =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000960:	7afb      	ldrb	r3, [r7, #11]
 8000962:	b25b      	sxtb	r3, r3
 8000964:	021b      	lsls	r3, r3, #8
 8000966:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_LSB]));
 8000968:	7abb      	ldrb	r3, [r7, #10]
 800096a:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_EULER_HRP_R_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 800096c:	4313      	orrs	r3, r2
 800096e:	b21a      	sxth	r2, r3
            euler->r =
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	805a      	strh	r2, [r3, #2]

            /* Data p*/
            data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_LSB] = BNO055_GET_BITSLICE(
 8000974:	7b3b      	ldrb	r3, [r7, #12]
 8000976:	733b      	strb	r3, [r7, #12]
                data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_LSB],
                BNO055_EULER_P_LSB_VALUEP);
            data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_MSB] = BNO055_GET_BITSLICE(
 8000978:	7b7b      	ldrb	r3, [r7, #13]
 800097a:	737b      	strb	r3, [r7, #13]
                data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_MSB],
                BNO055_EULER_P_MSB_VALUEP);
            euler->p =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 800097c:	7b7b      	ldrb	r3, [r7, #13]
 800097e:	b25b      	sxtb	r3, r3
 8000980:	021b      	lsls	r3, r3, #8
 8000982:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_LSB]));
 8000984:	7b3b      	ldrb	r3, [r7, #12]
 8000986:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_EULER_HRP_P_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000988:	4313      	orrs	r3, r2
 800098a:	b21a      	sxth	r2, r3
            euler->p =
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	809a      	strh	r2, [r3, #4]
 8000990:	e001      	b.n	8000996 <bno055_read_euler_hrp+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000992:	23ff      	movs	r3, #255	; 0xff
 8000994:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000996:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd90      	pop	{r4, r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20000094 	.word	0x20000094

080009a8 <bno055_convert_double_euler_hpr_deg>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_convert_double_euler_hpr_deg(struct bno055_euler_double_t *euler_hpr)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80009b0:	23ff      	movs	r3, #255	; 0xff
 80009b2:	75fb      	strb	r3, [r7, #23]
    struct bno055_euler_t reg_euler = { BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 80009b4:	2300      	movs	r3, #0
 80009b6:	823b      	strh	r3, [r7, #16]
 80009b8:	2300      	movs	r3, #0
 80009ba:	827b      	strh	r3, [r7, #18]
 80009bc:	2300      	movs	r3, #0
 80009be:	82bb      	strh	r3, [r7, #20]
    u8 euler_unit_u8 = BNO055_INIT_VALUE;
 80009c0:	2300      	movs	r3, #0
 80009c2:	73fb      	strb	r3, [r7, #15]

    /* Read the current Euler unit and set the
     * unit as degree if the unit is in radians */
    com_rslt = bno055_get_euler_unit(&euler_unit_u8);
 80009c4:	f107 030f 	add.w	r3, r7, #15
 80009c8:	4618      	mov	r0, r3
 80009ca:	f000 f855 	bl	8000a78 <bno055_get_euler_unit>
 80009ce:	4603      	mov	r3, r0
 80009d0:	75fb      	strb	r3, [r7, #23]
    if (euler_unit_u8 != BNO055_EULER_UNIT_DEG)
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d008      	beq.n	80009ea <bno055_convert_double_euler_hpr_deg+0x42>
    {
        com_rslt += bno055_set_euler_unit(BNO055_EULER_UNIT_DEG);
 80009d8:	2000      	movs	r0, #0
 80009da:	f000 f891 	bl	8000b00 <bno055_set_euler_unit>
 80009de:	4603      	mov	r3, r0
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	7dfb      	ldrb	r3, [r7, #23]
 80009e4:	4413      	add	r3, r2
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	75fb      	strb	r3, [r7, #23]
    }
    if (com_rslt == BNO055_SUCCESS)
 80009ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d139      	bne.n	8000a66 <bno055_convert_double_euler_hpr_deg+0xbe>
    {
        /* Read Euler raw h data*/
        com_rslt += bno055_read_euler_hrp(&reg_euler);
 80009f2:	f107 0310 	add.w	r3, r7, #16
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff ff6c 	bl	80008d4 <bno055_read_euler_hrp>
 80009fc:	4603      	mov	r3, r0
 80009fe:	b2da      	uxtb	r2, r3
 8000a00:	7dfb      	ldrb	r3, [r7, #23]
 8000a02:	4413      	add	r3, r2
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	75fb      	strb	r3, [r7, #23]
        if (com_rslt == BNO055_SUCCESS)
 8000a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d127      	bne.n	8000a60 <bno055_convert_double_euler_hpr_deg+0xb8>
        {
            /* Convert raw Euler hrp to degree*/
            euler_hpr->h = (double)(reg_euler.h / BNO055_EULER_DIV_DEG);
 8000a10:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000a14:	ee07 3a90 	vmov	s15, r3
 8000a18:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000a1c:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 8000a20:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	ed83 7b00 	vstr	d7, [r3]
            euler_hpr->p = (double)(reg_euler.p / BNO055_EULER_DIV_DEG);
 8000a2a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000a2e:	ee07 3a90 	vmov	s15, r3
 8000a32:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000a36:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 8000a3a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	ed83 7b04 	vstr	d7, [r3, #16]
            euler_hpr->r = (double)(reg_euler.r / BNO055_EULER_DIV_DEG);
 8000a44:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000a48:	ee07 3a90 	vmov	s15, r3
 8000a4c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000a50:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 8000a54:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	ed83 7b02 	vstr	d7, [r3, #8]
 8000a5e:	e004      	b.n	8000a6a <bno055_convert_double_euler_hpr_deg+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000a60:	23ff      	movs	r3, #255	; 0xff
 8000a62:	75fb      	strb	r3, [r7, #23]
 8000a64:	e001      	b.n	8000a6a <bno055_convert_double_euler_hpr_deg+0xc2>
        }
    }
    else
    {
        com_rslt = BNO055_ERROR;
 8000a66:	23ff      	movs	r3, #255	; 0xff
 8000a68:	75fb      	strb	r3, [r7, #23]
    }

    return com_rslt;
 8000a6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <bno055_get_euler_unit>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_euler_unit(u8 *euler_unit_u8)
{
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000a80:	23ff      	movs	r3, #255	; 0xff
 8000a82:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8000a88:	23ff      	movs	r3, #255	; 0xff
 8000a8a:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <bno055_get_euler_unit+0x84>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d102      	bne.n	8000a9a <bno055_get_euler_unit+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000a94:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000a98:	e02c      	b.n	8000af4 <bno055_get_euler_unit+0x7c>
    }
    else
    {
        /*condition check for page, Euler unit is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <bno055_get_euler_unit+0x84>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	791b      	ldrb	r3, [r3, #4]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d004      	beq.n	8000aae <bno055_get_euler_unit+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff fecd 	bl	8000844 <bno055_write_page_id>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000aae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d004      	beq.n	8000ac0 <bno055_get_euler_unit+0x48>
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <bno055_get_euler_unit+0x84>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	791b      	ldrb	r3, [r3, #4]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d115      	bne.n	8000aec <bno055_get_euler_unit+0x74>
        {
            /* Read the Euler unit */
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000ac0:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <bno055_get_euler_unit+0x84>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	691c      	ldr	r4, [r3, #16]
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <bno055_get_euler_unit+0x84>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	7a58      	ldrb	r0, [r3, #9]
 8000acc:	f107 020d 	add.w	r2, r7, #13
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	213b      	movs	r1, #59	; 0x3b
 8000ad4:	47a0      	blx	r4
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_EULER_UNIT_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *euler_unit_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_EULER_UNIT);
 8000ada:	7b7b      	ldrb	r3, [r7, #13]
 8000adc:	109b      	asrs	r3, r3, #2
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	701a      	strb	r2, [r3, #0]
 8000aea:	e001      	b.n	8000af0 <bno055_get_euler_unit+0x78>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000aec:	23ff      	movs	r3, #255	; 0xff
 8000aee:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3714      	adds	r7, #20
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	20000094 	.word	0x20000094

08000b00 <bno055_set_euler_unit>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_euler_unit(u8 euler_unit_u8)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000b0a:	23ff      	movs	r3, #255	; 0xff
 8000b0c:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000b12:	2300      	movs	r3, #0
 8000b14:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000b16:	23ff      	movs	r3, #255	; 0xff
 8000b18:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000b1a:	4b36      	ldr	r3, [pc, #216]	; (8000bf4 <bno055_set_euler_unit+0xf4>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d102      	bne.n	8000b28 <bno055_set_euler_unit+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000b22:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000b26:	e060      	b.n	8000bea <bno055_set_euler_unit+0xea>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f000 f863 	bl	8000bf8 <bno055_get_operation_mode>
 8000b32:	4603      	mov	r3, r0
 8000b34:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000b36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d144      	bne.n	8000bc8 <bno055_set_euler_unit+0xc8>
        {
            if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000b3e:	7b3b      	ldrb	r3, [r7, #12]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d008      	beq.n	8000b56 <bno055_set_euler_unit+0x56>
            {
                stat_s8 += bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f000 f899 	bl	8000c7c <bno055_set_operation_mode>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	b2da      	uxtb	r2, r3
 8000b4e:	7bbb      	ldrb	r3, [r7, #14]
 8000b50:	4413      	add	r3, r2
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	73bb      	strb	r3, [r7, #14]
            }
            if (stat_s8 == BNO055_SUCCESS)
 8000b56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d131      	bne.n	8000bc2 <bno055_set_euler_unit+0xc2>
            {
                /* Write the Euler unit*/
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000b5e:	4b25      	ldr	r3, [pc, #148]	; (8000bf4 <bno055_set_euler_unit+0xf4>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	691c      	ldr	r4, [r3, #16]
 8000b64:	4b23      	ldr	r3, [pc, #140]	; (8000bf4 <bno055_set_euler_unit+0xf4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	7a58      	ldrb	r0, [r3, #9]
 8000b6a:	f107 020d 	add.w	r2, r7, #13
 8000b6e:	2301      	movs	r3, #1
 8000b70:	213b      	movs	r1, #59	; 0x3b
 8000b72:	47a0      	blx	r4
 8000b74:	4603      	mov	r3, r0
 8000b76:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_EULER_UNIT_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000b78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d125      	bne.n	8000bcc <bno055_set_euler_unit+0xcc>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_EULER_UNIT, euler_unit_u8);
 8000b80:	7b7b      	ldrb	r3, [r7, #13]
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	f023 0304 	bic.w	r3, r3, #4
 8000b88:	b25a      	sxtb	r2, r3
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	b25b      	sxtb	r3, r3
 8000b90:	f003 0304 	and.w	r3, r3, #4
 8000b94:	b25b      	sxtb	r3, r3
 8000b96:	4313      	orrs	r3, r2
 8000b98:	b25b      	sxtb	r3, r3
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <bno055_set_euler_unit+0xf4>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	68dc      	ldr	r4, [r3, #12]
 8000ba4:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <bno055_set_euler_unit+0xf4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	7a58      	ldrb	r0, [r3, #9]
 8000baa:	f107 020d 	add.w	r2, r7, #13
 8000bae:	2301      	movs	r3, #1
 8000bb0:	213b      	movs	r1, #59	; 0x3b
 8000bb2:	47a0      	blx	r4
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	7bfb      	ldrb	r3, [r7, #15]
 8000bba:	4413      	add	r3, r2
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	73fb      	strb	r3, [r7, #15]
 8000bc0:	e004      	b.n	8000bcc <bno055_set_euler_unit+0xcc>
                                                                BNO055_GEN_READ_WRITE_LENGTH);
                }
            }
            else
            {
                com_rslt = BNO055_ERROR;
 8000bc2:	23ff      	movs	r3, #255	; 0xff
 8000bc4:	73fb      	strb	r3, [r7, #15]
 8000bc6:	e001      	b.n	8000bcc <bno055_set_euler_unit+0xcc>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000bc8:	23ff      	movs	r3, #255	; 0xff
 8000bca:	73fb      	strb	r3, [r7, #15]
        }
    }
    if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000bcc:	7b3b      	ldrb	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d009      	beq.n	8000be6 <bno055_set_euler_unit+0xe6>
    {
        /* set the operation mode
         * of previous operation mode*/
        com_rslt += bno055_set_operation_mode(prev_opmode_u8);
 8000bd2:	7b3b      	ldrb	r3, [r7, #12]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 f851 	bl	8000c7c <bno055_set_operation_mode>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	7bfb      	ldrb	r3, [r7, #15]
 8000be0:	4413      	add	r3, r2
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3714      	adds	r7, #20
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd90      	pop	{r4, r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000094 	.word	0x20000094

08000bf8 <bno055_get_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_operation_mode(u8 *operation_mode_u8)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000c00:	23ff      	movs	r3, #255	; 0xff
 8000c02:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000c04:	2300      	movs	r3, #0
 8000c06:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8000c08:	23ff      	movs	r3, #255	; 0xff
 8000c0a:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000c0c:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <bno055_get_operation_mode+0x80>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d102      	bne.n	8000c1a <bno055_get_operation_mode+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000c14:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000c18:	e02a      	b.n	8000c70 <bno055_get_operation_mode+0x78>
    }
    else
    {
        /*condition check for page, operation mode is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000c1a:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <bno055_get_operation_mode+0x80>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	791b      	ldrb	r3, [r3, #4]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d004      	beq.n	8000c2e <bno055_get_operation_mode+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000c24:	2000      	movs	r0, #0
 8000c26:	f7ff fe0d 	bl	8000844 <bno055_write_page_id>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000c2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d004      	beq.n	8000c40 <bno055_get_operation_mode+0x48>
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <bno055_get_operation_mode+0x80>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	791b      	ldrb	r3, [r3, #4]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d113      	bne.n	8000c68 <bno055_get_operation_mode+0x70>
        {
            /* Read the value of operation mode*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000c40:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <bno055_get_operation_mode+0x80>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	691c      	ldr	r4, [r3, #16]
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <bno055_get_operation_mode+0x80>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	7a58      	ldrb	r0, [r3, #9]
 8000c4c:	f107 020d 	add.w	r2, r7, #13
 8000c50:	2301      	movs	r3, #1
 8000c52:	213d      	movs	r1, #61	; 0x3d
 8000c54:	47a0      	blx	r4
 8000c56:	4603      	mov	r3, r0
 8000c58:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_OPERATION_MODE_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *operation_mode_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_OPERATION_MODE);
 8000c5a:	7b7b      	ldrb	r3, [r7, #13]
 8000c5c:	f003 030f 	and.w	r3, r3, #15
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	701a      	strb	r2, [r3, #0]
 8000c66:	e001      	b.n	8000c6c <bno055_get_operation_mode+0x74>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000c68:	23ff      	movs	r3, #255	; 0xff
 8000c6a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd90      	pop	{r4, r7, pc}
 8000c78:	20000094 	.word	0x20000094

08000c7c <bno055_set_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_operation_mode(u8 operation_mode_u8)
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000c86:	23ff      	movs	r3, #255	; 0xff
 8000c88:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000c92:	23ff      	movs	r3, #255	; 0xff
 8000c94:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000c96:	4b5c      	ldr	r3, [pc, #368]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d102      	bne.n	8000ca4 <bno055_set_operation_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000c9e:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000ca2:	e0ac      	b.n	8000dfe <bno055_set_operation_mode+0x182>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000ca4:	f107 030c 	add.w	r3, r7, #12
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ffa5 	bl	8000bf8 <bno055_get_operation_mode>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000cb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	f040 809d 	bne.w	8000df6 <bno055_set_operation_mode+0x17a>
        {
            /* If the previous operation mode is config it is
             * directly write the operation mode */
            if (prev_opmode_u8 == BNO055_OPERATION_MODE_CONFIG)
 8000cbc:	7b3b      	ldrb	r3, [r7, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d137      	bne.n	8000d32 <bno055_set_operation_mode+0xb6>
            {
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000cc2:	4b51      	ldr	r3, [pc, #324]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	691c      	ldr	r4, [r3, #16]
 8000cc8:	4b4f      	ldr	r3, [pc, #316]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	7a58      	ldrb	r0, [r3, #9]
 8000cce:	f107 020d 	add.w	r2, r7, #13
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	213d      	movs	r1, #61	; 0x3d
 8000cd6:	47a0      	blx	r4
 8000cd8:	4603      	mov	r3, r0
 8000cda:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000cdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	f040 808a 	bne.w	8000dfa <bno055_set_operation_mode+0x17e>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8000ce6:	7b7b      	ldrb	r3, [r7, #13]
 8000ce8:	b25b      	sxtb	r3, r3
 8000cea:	f023 030f 	bic.w	r3, r3, #15
 8000cee:	b25a      	sxtb	r2, r3
 8000cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf4:	f003 030f 	and.w	r3, r3, #15
 8000cf8:	b25b      	sxtb	r3, r3
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	b25b      	sxtb	r3, r3
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000d02:	4b41      	ldr	r3, [pc, #260]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	68dc      	ldr	r4, [r3, #12]
 8000d08:	4b3f      	ldr	r3, [pc, #252]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	7a58      	ldrb	r0, [r3, #9]
 8000d0e:	f107 020d 	add.w	r2, r7, #13
 8000d12:	2301      	movs	r3, #1
 8000d14:	213d      	movs	r1, #61	; 0x3d
 8000d16:	47a0      	blx	r4
 8000d18:	4603      	mov	r3, r0
 8000d1a:	b2da      	uxtb	r2, r3
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	4413      	add	r3, r2
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	73fb      	strb	r3, [r7, #15]
                                                                BNO055_GEN_READ_WRITE_LENGTH);

                    /* Config mode to other
                     * operation mode switching
                     * required delay of 600ms*/
                    p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8000d24:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000d2e:	4798      	blx	r3
 8000d30:	e063      	b.n	8000dfa <bno055_set_operation_mode+0x17e>
            else
            {
                /* If the previous operation
                 * mode is not config it is
                 * write the config mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000d32:	4b35      	ldr	r3, [pc, #212]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	691c      	ldr	r4, [r3, #16]
 8000d38:	4b33      	ldr	r3, [pc, #204]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	7a58      	ldrb	r0, [r3, #9]
 8000d3e:	f107 020d 	add.w	r2, r7, #13
 8000d42:	2301      	movs	r3, #1
 8000d44:	213d      	movs	r1, #61	; 0x3d
 8000d46:	47a0      	blx	r4
 8000d48:	4603      	mov	r3, r0
 8000d4a:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d116      	bne.n	8000d82 <bno055_set_operation_mode+0x106>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, BNO055_OPERATION_MODE_CONFIG);
 8000d54:	7b7b      	ldrb	r3, [r7, #13]
 8000d56:	f023 030f 	bic.w	r3, r3, #15
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	737b      	strb	r3, [r7, #13]
                    com_rslt +=
                        bno055_write_register(BNO055_OPERATION_MODE_REG, &data_u8r, BNO055_GEN_READ_WRITE_LENGTH);
 8000d5e:	f107 030d 	add.w	r3, r7, #13
 8000d62:	2201      	movs	r2, #1
 8000d64:	4619      	mov	r1, r3
 8000d66:	203d      	movs	r0, #61	; 0x3d
 8000d68:	f7ff fd46 	bl	80007f8 <bno055_write_register>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	b2da      	uxtb	r2, r3
                    com_rslt +=
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	4413      	add	r3, r2
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	73fb      	strb	r3, [r7, #15]

                    /* other mode to config mode switching
                     * required delay of 20ms*/
                    p_bno055->delay_msec(BNO055_CONFIG_MODE_SWITCHING_DELAY);
 8000d78:	4b23      	ldr	r3, [pc, #140]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	2014      	movs	r0, #20
 8000d80:	4798      	blx	r3
                }

                /* Write the operation mode */
                if (operation_mode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d038      	beq.n	8000dfa <bno055_set_operation_mode+0x17e>
                {
                    com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000d88:	4b1f      	ldr	r3, [pc, #124]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	691c      	ldr	r4, [r3, #16]
 8000d8e:	4b1e      	ldr	r3, [pc, #120]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	7a58      	ldrb	r0, [r3, #9]
 8000d94:	f107 020d 	add.w	r2, r7, #13
 8000d98:	2301      	movs	r3, #1
 8000d9a:	213d      	movs	r1, #61	; 0x3d
 8000d9c:	47a0      	blx	r4
 8000d9e:	4603      	mov	r3, r0
 8000da0:	73fb      	strb	r3, [r7, #15]
                                                              BNO055_OPERATION_MODE_REG,
                                                              &data_u8r,
                                                              BNO055_GEN_READ_WRITE_LENGTH);
                    if (com_rslt == BNO055_SUCCESS)
 8000da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d127      	bne.n	8000dfa <bno055_set_operation_mode+0x17e>
                    {
                        data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8000daa:	7b7b      	ldrb	r3, [r7, #13]
 8000dac:	b25b      	sxtb	r3, r3
 8000dae:	f023 030f 	bic.w	r3, r3, #15
 8000db2:	b25a      	sxtb	r2, r3
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	f003 030f 	and.w	r3, r3, #15
 8000dbc:	b25b      	sxtb	r3, r3
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	b25b      	sxtb	r3, r3
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	737b      	strb	r3, [r7, #13]
                        com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000dc6:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	68dc      	ldr	r4, [r3, #12]
 8000dcc:	4b0e      	ldr	r3, [pc, #56]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	7a58      	ldrb	r0, [r3, #9]
 8000dd2:	f107 020d 	add.w	r2, r7, #13
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	213d      	movs	r1, #61	; 0x3d
 8000dda:	47a0      	blx	r4
 8000ddc:	4603      	mov	r3, r0
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	4413      	add	r3, r2
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	73fb      	strb	r3, [r7, #15]
                                                                    BNO055_GEN_READ_WRITE_LENGTH);

                        /* Config mode to other
                         * operation mode switching
                         * required delay of 600ms*/
                        p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8000de8:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <bno055_set_operation_mode+0x18c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000df2:	4798      	blx	r3
 8000df4:	e001      	b.n	8000dfa <bno055_set_operation_mode+0x17e>
                }
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000df6:	23ff      	movs	r3, #255	; 0xff
 8000df8:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3714      	adds	r7, #20
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd90      	pop	{r4, r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20000094 	.word	0x20000094

08000e0c <bno055_set_power_mode>:
 *  @note For detailed about LOWPOWER mode
 *  refer data sheet 3.4.2
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_power_mode(u8 power_mode_u8)
{
 8000e0c:	b590      	push	{r4, r7, lr}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000e16:	23ff      	movs	r3, #255	; 0xff
 8000e18:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000e22:	23ff      	movs	r3, #255	; 0xff
 8000e24:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000e26:	4b35      	ldr	r3, [pc, #212]	; (8000efc <bno055_set_power_mode+0xf0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d102      	bne.n	8000e34 <bno055_set_power_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000e2e:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000e32:	e05f      	b.n	8000ef4 <bno055_set_power_mode+0xe8>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000e34:	f107 030c 	add.w	r3, r7, #12
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff fedd 	bl	8000bf8 <bno055_get_operation_mode>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000e42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d143      	bne.n	8000ed2 <bno055_set_power_mode+0xc6>
        {
            if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000e4a:	7b3b      	ldrb	r3, [r7, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d008      	beq.n	8000e62 <bno055_set_power_mode+0x56>
            {
                stat_s8 += bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG);
 8000e50:	2000      	movs	r0, #0
 8000e52:	f7ff ff13 	bl	8000c7c <bno055_set_operation_mode>
 8000e56:	4603      	mov	r3, r0
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	7bbb      	ldrb	r3, [r7, #14]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	73bb      	strb	r3, [r7, #14]
            }
            if (stat_s8 == BNO055_SUCCESS)
 8000e62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d130      	bne.n	8000ecc <bno055_set_power_mode+0xc0>
            {
                /* Write the value of power mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000e6a:	4b24      	ldr	r3, [pc, #144]	; (8000efc <bno055_set_power_mode+0xf0>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	691c      	ldr	r4, [r3, #16]
 8000e70:	4b22      	ldr	r3, [pc, #136]	; (8000efc <bno055_set_power_mode+0xf0>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	7a58      	ldrb	r0, [r3, #9]
 8000e76:	f107 020d 	add.w	r2, r7, #13
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	213e      	movs	r1, #62	; 0x3e
 8000e7e:	47a0      	blx	r4
 8000e80:	4603      	mov	r3, r0
 8000e82:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_POWER_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d124      	bne.n	8000ed6 <bno055_set_power_mode+0xca>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_POWER_MODE, power_mode_u8);
 8000e8c:	7b7b      	ldrb	r3, [r7, #13]
 8000e8e:	b25b      	sxtb	r3, r3
 8000e90:	f023 0303 	bic.w	r3, r3, #3
 8000e94:	b25a      	sxtb	r2, r3
 8000e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	b25b      	sxtb	r3, r3
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	b25b      	sxtb	r3, r3
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <bno055_set_power_mode+0xf0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	68dc      	ldr	r4, [r3, #12]
 8000eae:	4b13      	ldr	r3, [pc, #76]	; (8000efc <bno055_set_power_mode+0xf0>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	7a58      	ldrb	r0, [r3, #9]
 8000eb4:	f107 020d 	add.w	r2, r7, #13
 8000eb8:	2301      	movs	r3, #1
 8000eba:	213e      	movs	r1, #62	; 0x3e
 8000ebc:	47a0      	blx	r4
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	73fb      	strb	r3, [r7, #15]
 8000eca:	e004      	b.n	8000ed6 <bno055_set_power_mode+0xca>
                                                                BNO055_GEN_READ_WRITE_LENGTH);
                }
            }
            else
            {
                com_rslt = BNO055_ERROR;
 8000ecc:	23ff      	movs	r3, #255	; 0xff
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	e001      	b.n	8000ed6 <bno055_set_power_mode+0xca>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000ed2:	23ff      	movs	r3, #255	; 0xff
 8000ed4:	73fb      	strb	r3, [r7, #15]
        }
    }
    if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000ed6:	7b3b      	ldrb	r3, [r7, #12]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d009      	beq.n	8000ef0 <bno055_set_power_mode+0xe4>
    {
        /* set the operation mode
         * of previous operation mode*/
        com_rslt += bno055_set_operation_mode(prev_opmode_u8);
 8000edc:	7b3b      	ldrb	r3, [r7, #12]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fecc 	bl	8000c7c <bno055_set_operation_mode>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	4413      	add	r3, r2
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd90      	pop	{r4, r7, pc}
 8000efc:	20000094 	.word	0x20000094

08000f00 <I2C_routine>:
 *  Bus read function pointer: BNO055_RD_FUNC_PTR
 *  Delay function pointer: delay_msec
 *  I2C address: dev_addr
 *--------------------------------------------------------------------------*/
s8 I2C_routine(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
    bno055.bus_write = BNO055_I2C_bus_write;
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <I2C_routine+0x28>)
 8000f06:	4a09      	ldr	r2, [pc, #36]	; (8000f2c <I2C_routine+0x2c>)
 8000f08:	60da      	str	r2, [r3, #12]
    bno055.bus_read = BNO055_I2C_bus_read;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <I2C_routine+0x28>)
 8000f0c:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <I2C_routine+0x30>)
 8000f0e:	611a      	str	r2, [r3, #16]
    bno055.delay_msec = BNO055_delay_msek;
 8000f10:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <I2C_routine+0x28>)
 8000f12:	4a08      	ldr	r2, [pc, #32]	; (8000f34 <I2C_routine+0x34>)
 8000f14:	615a      	str	r2, [r3, #20]
    bno055.dev_addr = BNO055_I2C_ADDR2;
 8000f16:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <I2C_routine+0x28>)
 8000f18:	2229      	movs	r2, #41	; 0x29
 8000f1a:	725a      	strb	r2, [r3, #9]

    return BNO055_INIT_VALUE;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	200000a8 	.word	0x200000a8
 8000f2c:	08000f39 	.word	0x08000f39
 8000f30:	08000fb1 	.word	0x08000fb1
 8000f34:	08001039 	.word	0x08001039

08000f38 <BNO055_I2C_bus_write>:
 *  \param reg_data : It is a value hold in the array,
 *      will be used for write the value into the register
 *  \param cnt : The no of byte of data to be write
 */
s8 BNO055_I2C_bus_write(u8 dev_addr, u8 reg_addr, u8 *reg_data, u8 cnt)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af02      	add	r7, sp, #8
 8000f3e:	603a      	str	r2, [r7, #0]
 8000f40:	461a      	mov	r2, r3
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
 8000f46:	460b      	mov	r3, r1
 8000f48:	71bb      	strb	r3, [r7, #6]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	717b      	strb	r3, [r7, #5]
    s32 BNO055_iERROR = BNO055_INIT_VALUE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
    u8 array[I2C_BUFFER_LEN];
    u8 stringpos = BNO055_INIT_VALUE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	75fb      	strb	r3, [r7, #23]

    array[BNO055_INIT_VALUE] = reg_addr;
 8000f56:	79bb      	ldrb	r3, [r7, #6]
 8000f58:	723b      	strb	r3, [r7, #8]
    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	75fb      	strb	r3, [r7, #23]
 8000f5e:	e00d      	b.n	8000f7c <BNO055_I2C_bus_write+0x44>
    {
        array[stringpos + BNO055_I2C_BUS_WRITE_ARRAY_INDEX] = *(reg_data + stringpos);
 8000f60:	7dfb      	ldrb	r3, [r7, #23]
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	441a      	add	r2, r3
 8000f66:	7dfb      	ldrb	r3, [r7, #23]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	7812      	ldrb	r2, [r2, #0]
 8000f6c:	f107 0118 	add.w	r1, r7, #24
 8000f70:	440b      	add	r3, r1
 8000f72:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
 8000f76:	7dfb      	ldrb	r3, [r7, #23]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	75fb      	strb	r3, [r7, #23]
 8000f7c:	7dfa      	ldrb	r2, [r7, #23]
 8000f7e:	797b      	ldrb	r3, [r7, #5]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d3ed      	bcc.n	8000f60 <BNO055_I2C_bus_write+0x28>
    }
    HAL_I2C_Master_Transmit(&hi2c1, 0x29<<1, array, cnt+1, 10);
 8000f84:	797b      	ldrb	r3, [r7, #5]
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	3301      	adds	r3, #1
 8000f8a:	b299      	uxth	r1, r3
 8000f8c:	f107 0208 	add.w	r2, r7, #8
 8000f90:	230a      	movs	r3, #10
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	460b      	mov	r3, r1
 8000f96:	2152      	movs	r1, #82	; 0x52
 8000f98:	4804      	ldr	r0, [pc, #16]	; (8000fac <BNO055_I2C_bus_write+0x74>)
 8000f9a:	f001 fdaf 	bl	8002afc <HAL_I2C_Master_Transmit>
    return (s8)BNO055_iERROR;
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	b25b      	sxtb	r3, r3
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000160 	.word	0x20000160

08000fb0 <BNO055_I2C_bus_read>:
 */

uint8_t byte_out[3]={0};
  uint8_t byte_in[3]={0};
s8 BNO055_I2C_bus_read(u8 dev_addr, u8 reg_addr, u8 *reg_data, u8 cnt)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	603a      	str	r2, [r7, #0]
 8000fb8:	461a      	mov	r2, r3
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	71bb      	strb	r3, [r7, #6]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	717b      	strb	r3, [r7, #5]
//    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
//    {
//        *(reg_data + stringpos) = array[stringpos];
//    }
//    HAL_I2C_Master_Receive(&hi2c1, 0x29<<1, reg_data, cnt, 10);
	 HAL_StatusTypeDef status = HAL_OK;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	74fb      	strb	r3, [r7, #19]
	s32 iError = BNO055_INIT_VALUE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]

	 for (int i = 0; i <cnt; i++)
 8000fce:	2300      	movs	r3, #0
 8000fd0:	617b      	str	r3, [r7, #20]
 8000fd2:	e022      	b.n	800101a <BNO055_I2C_bus_read+0x6a>
	          {
	                byte_out[0] = reg_addr+i;
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	79bb      	ldrb	r3, [r7, #6]
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b14      	ldr	r3, [pc, #80]	; (8001030 <BNO055_I2C_bus_read+0x80>)
 8000fe0:	701a      	strb	r2, [r3, #0]
	                byte_out[1] = 0;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <BNO055_I2C_bus_read+0x80>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	705a      	strb	r2, [r3, #1]
	      //    status = HAL_I2C_Master_Receive(&hi2c1,0x29<<1,reg_data ,cnt,10);
	                status = HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)0x29<<1,(uint8_t*)byte_out,1,10); //!!10
 8000fe8:	230a      	movs	r3, #10
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2301      	movs	r3, #1
 8000fee:	4a10      	ldr	r2, [pc, #64]	; (8001030 <BNO055_I2C_bus_read+0x80>)
 8000ff0:	2152      	movs	r1, #82	; 0x52
 8000ff2:	4810      	ldr	r0, [pc, #64]	; (8001034 <BNO055_I2C_bus_read+0x84>)
 8000ff4:	f001 fd82 	bl	8002afc <HAL_I2C_Master_Transmit>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	74fb      	strb	r3, [r7, #19]
	                status = HAL_I2C_Master_Receive(&hi2c1,(uint16_t)0x29<<1,(uint8_t*)reg_data+i,1,10); //!!10
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	441a      	add	r2, r3
 8001002:	230a      	movs	r3, #10
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2301      	movs	r3, #1
 8001008:	2152      	movs	r1, #82	; 0x52
 800100a:	480a      	ldr	r0, [pc, #40]	; (8001034 <BNO055_I2C_bus_read+0x84>)
 800100c:	f001 fe6a 	bl	8002ce4 <HAL_I2C_Master_Receive>
 8001010:	4603      	mov	r3, r0
 8001012:	74fb      	strb	r3, [r7, #19]
	 for (int i = 0; i <cnt; i++)
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	3301      	adds	r3, #1
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	797b      	ldrb	r3, [r7, #5]
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	429a      	cmp	r2, r3
 8001020:	dbd8      	blt.n	8000fd4 <BNO055_I2C_bus_read+0x24>
	      //        byte_out[1] = 0x0;
	      //        HAL_I2C_Master_Transmit(&hi2c1,0x29<<1,byte_out,1,10);
	      //        HAL_I2C_Master_Receive(&hi2c1,0x29<<1,ports0+i, 1,10);
	          }

    return (s8)iError;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	b25b      	sxtb	r3, r3
}
 8001026:	4618      	mov	r0, r3
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000098 	.word	0x20000098
 8001034:	20000160 	.word	0x20000160

08001038 <BNO055_delay_msek>:

/*  Brief : The delay routine
 *  \param : delay in ms
 */
void BNO055_delay_msek(u32 msek)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    /*Here you can write your own delay routine*/
//	HAL_Delay(5);
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <BNOInit>:

void BNOInit()
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	I2C_routine();
 8001050:	f7ff ff56 	bl	8000f00 <I2C_routine>
	comres = bno055_init(&bno055);
 8001054:	4810      	ldr	r0, [pc, #64]	; (8001098 <BNOInit+0x4c>)
 8001056:	f7ff fb0d 	bl	8000674 <bno055_init>
 800105a:	4603      	mov	r3, r0
 800105c:	461a      	mov	r2, r3
 800105e:	4b0f      	ldr	r3, [pc, #60]	; (800109c <BNOInit+0x50>)
 8001060:	601a      	str	r2, [r3, #0]
    power_mode = BNO055_POWER_MODE_NORMAL;
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <BNOInit+0x54>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
    comres += bno055_set_power_mode(power_mode);
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <BNOInit+0x54>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fecd 	bl	8000e0c <bno055_set_power_mode>
 8001072:	4603      	mov	r3, r0
 8001074:	461a      	mov	r2, r3
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <BNOInit+0x50>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	4a07      	ldr	r2, [pc, #28]	; (800109c <BNOInit+0x50>)
 800107e:	6013      	str	r3, [r2, #0]
    comres += bno055_set_operation_mode(BNO055_OPERATION_MODE_NDOF);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff fdfb 	bl	8000c7c <bno055_set_operation_mode>
 8001086:	4603      	mov	r3, r0
 8001088:	461a      	mov	r2, r3
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <BNOInit+0x50>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4413      	add	r3, r2
 8001090:	4a02      	ldr	r2, [pc, #8]	; (800109c <BNOInit+0x50>)
 8001092:	6013      	str	r3, [r2, #0]
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}
 8001098:	200000a8 	.word	0x200000a8
 800109c:	20000000 	.word	0x20000000
 80010a0:	2000009b 	.word	0x2000009b

080010a4 <readBNOAnglesDeg>:

void readBNOAnglesDeg()
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
//	comres += bno055_convert_double_euler_h_deg(&d_euler_data_h);
//	comres += bno055_convert_double_euler_r_deg(&d_euler_data_r);
//	comres += bno055_convert_double_euler_p_deg(&d_euler_data_p);
	comres += bno055_convert_double_euler_hpr_deg(&d_euler_hpr);
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <readBNOAnglesDeg+0x1c>)
 80010aa:	f7ff fc7d 	bl	80009a8 <bno055_convert_double_euler_hpr_deg>
 80010ae:	4603      	mov	r3, r0
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <readBNOAnglesDeg+0x20>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4413      	add	r3, r2
 80010b8:	4a02      	ldr	r2, [pc, #8]	; (80010c4 <readBNOAnglesDeg+0x20>)
 80010ba:	6013      	str	r3, [r2, #0]
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000b08 	.word	0x20000b08
 80010c4:	20000000 	.word	0x20000000

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010cc:	f000 fdd5 	bl	8001c7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d0:	f000 f856 	bl	8001180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d4:	f000 fa94 	bl	8001600 <MX_GPIO_Init>
  MX_DMA_Init();
 80010d8:	f000 fa6c 	bl	80015b4 <MX_DMA_Init>
  MX_TIM4_Init();
 80010dc:	f000 f9c8 	bl	8001470 <MX_TIM4_Init>
  MX_TIM1_Init();
 80010e0:	f000 f928 	bl	8001334 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80010e4:	f000 fa36 	bl	8001554 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80010e8:	f000 f8e4 	bl	80012b4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Init(&htim1);
 80010ec:	481c      	ldr	r0, [pc, #112]	; (8001160 <main+0x98>)
 80010ee:	f003 fab3 	bl	8004658 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Init(&htim4);
 80010f2:	481c      	ldr	r0, [pc, #112]	; (8001164 <main+0x9c>)
 80010f4:	f003 fab0 	bl	8004658 <HAL_TIM_PWM_Init>
  HAL_I2C_Init(&hi2c1);
 80010f8:	481b      	ldr	r0, [pc, #108]	; (8001168 <main+0xa0>)
 80010fa:	f001 fc6f 	bl	80029dc <HAL_I2C_Init>

//  bno055_data_readout_template();

  BNOInit();
 80010fe:	f7ff ffa5 	bl	800104c <BNOInit>
//
  readBNOAnglesDeg();
 8001102:	f7ff ffcf 	bl	80010a4 <readBNOAnglesDeg>
  //Read Data from terminal - Example
  HAL_UART_Receive_DMA(&huart2, USBRXArray, 1024);
 8001106:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800110a:	4918      	ldr	r1, [pc, #96]	; (800116c <main+0xa4>)
 800110c:	4818      	ldr	r0, [pc, #96]	; (8001170 <main+0xa8>)
 800110e:	f004 f925 	bl	800535c <HAL_UART_Receive_DMA>
  printf(USBTXArray,"Hello");
 8001112:	4918      	ldr	r1, [pc, #96]	; (8001174 <main+0xac>)
 8001114:	4818      	ldr	r0, [pc, #96]	; (8001178 <main+0xb0>)
 8001116:	f005 f87b 	bl	8006210 <iprintf>
  //Write Data to terminal - Example
  ret = HAL_UART_Transmit_DMA(&huart2, USBTXArray, 1024);
 800111a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800111e:	4916      	ldr	r1, [pc, #88]	; (8001178 <main+0xb0>)
 8001120:	4813      	ldr	r0, [pc, #76]	; (8001170 <main+0xa8>)
 8001122:	f004 f89f 	bl	8005264 <HAL_UART_Transmit_DMA>
 8001126:	4603      	mov	r3, r0
 8001128:	461a      	mov	r2, r3
 800112a:	4b14      	ldr	r3, [pc, #80]	; (800117c <main+0xb4>)
 800112c:	701a      	strb	r2, [r3, #0]


  led_init();
 800112e:	f7ff fa57 	bl	80005e0 <led_init>
  SetRGB(250, 0, 0); // Red
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	20fa      	movs	r0, #250	; 0xfa
 8001138:	f7ff fa64 	bl	8000604 <SetRGB>
  SetRGB(0, 250, 0); // Green
 800113c:	2200      	movs	r2, #0
 800113e:	21fa      	movs	r1, #250	; 0xfa
 8001140:	2000      	movs	r0, #0
 8001142:	f7ff fa5f 	bl	8000604 <SetRGB>
  SetRGB(0, 0, 250); // Blue
 8001146:	22fa      	movs	r2, #250	; 0xfa
 8001148:	2100      	movs	r1, #0
 800114a:	2000      	movs	r0, #0
 800114c:	f7ff fa5a 	bl	8000604 <SetRGB>
  SetRGB(250, 250, 0);// Yellow
 8001150:	2200      	movs	r2, #0
 8001152:	21fa      	movs	r1, #250	; 0xfa
 8001154:	20fa      	movs	r0, #250	; 0xfa
 8001156:	f7ff fa55 	bl	8000604 <SetRGB>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  readBNOAnglesDeg();
 800115a:	f7ff ffa3 	bl	80010a4 <readBNOAnglesDeg>
 800115e:	e7fc      	b.n	800115a <main+0x92>
 8001160:	20000a48 	.word	0x20000a48
 8001164:	20000120 	.word	0x20000120
 8001168:	20000160 	.word	0x20000160
 800116c:	200001ac 	.word	0x200001ac
 8001170:	20000a88 	.word	0x20000a88
 8001174:	08006ff0 	.word	0x08006ff0
 8001178:	200005c8 	.word	0x200005c8
 800117c:	20000b20 	.word	0x20000b20

08001180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b0b8      	sub	sp, #224	; 0xe0
 8001184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001186:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800118a:	2234      	movs	r2, #52	; 0x34
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f005 f836 	bl	8006200 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001194:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	2290      	movs	r2, #144	; 0x90
 80011aa:	2100      	movs	r1, #0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f005 f827 	bl	8006200 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80011b2:	f002 f91f 	bl	80033f4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b6:	4b3d      	ldr	r3, [pc, #244]	; (80012ac <SystemClock_Config+0x12c>)
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	4a3c      	ldr	r2, [pc, #240]	; (80012ac <SystemClock_Config+0x12c>)
 80011bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c0:	6413      	str	r3, [r2, #64]	; 0x40
 80011c2:	4b3a      	ldr	r3, [pc, #232]	; (80012ac <SystemClock_Config+0x12c>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ce:	4b38      	ldr	r3, [pc, #224]	; (80012b0 <SystemClock_Config+0x130>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a37      	ldr	r2, [pc, #220]	; (80012b0 <SystemClock_Config+0x130>)
 80011d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	4b35      	ldr	r3, [pc, #212]	; (80012b0 <SystemClock_Config+0x130>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011e6:	2301      	movs	r3, #1
 80011e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f4:	2302      	movs	r3, #2
 80011f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001202:	2319      	movs	r3, #25
 8001204:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001208:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800120c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001210:	2302      	movs	r3, #2
 8001212:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001216:	2302      	movs	r3, #2
 8001218:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001220:	4618      	mov	r0, r3
 8001222:	f002 f947 	bl	80034b4 <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800122c:	f000 fa30 	bl	8001690 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001230:	f002 f8f0 	bl	8003414 <HAL_PWREx_EnableOverDrive>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800123a:	f000 fa29 	bl	8001690 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123e:	230f      	movs	r3, #15
 8001240:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	2302      	movs	r3, #2
 8001246:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124a:	2300      	movs	r3, #0
 800124c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001250:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001254:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001260:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001264:	2107      	movs	r1, #7
 8001266:	4618      	mov	r0, r3
 8001268:	f002 fbd2 	bl	8003a10 <HAL_RCC_ClockConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001272:	f000 fa0d 	bl	8001690 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM|RCC_PERIPHCLK_USART2
 8001276:	f244 0390 	movw	r3, #16528	; 0x4090
 800127a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800127c:	2300      	movs	r3, #0
 800127e:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001280:	2300      	movs	r3, #0
 8001282:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8001284:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001288:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800128a:	f107 0308 	add.w	r3, r7, #8
 800128e:	4618      	mov	r0, r3
 8001290:	f002 fdbc 	bl	8003e0c <HAL_RCCEx_PeriphCLKConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x11e>
  {
    Error_Handler();
 800129a:	f000 f9f9 	bl	8001690 <Error_Handler>
  }
  /** Enables the Clock Security System 
  */
  HAL_RCC_EnableCSS();
 800129e:	f002 fca3 	bl	8003be8 <HAL_RCC_EnableCSS>
}
 80012a2:	bf00      	nop
 80012a4:	37e0      	adds	r7, #224	; 0xe0
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40007000 	.word	0x40007000

080012b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <MX_I2C1_Init+0x74>)
 80012ba:	4a1c      	ldr	r2, [pc, #112]	; (800132c <MX_I2C1_Init+0x78>)
 80012bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 80012be:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <MX_I2C1_Init+0x74>)
 80012c0:	4a1b      	ldr	r2, [pc, #108]	; (8001330 <MX_I2C1_Init+0x7c>)
 80012c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 82;
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <MX_I2C1_Init+0x74>)
 80012c6:	2252      	movs	r2, #82	; 0x52
 80012c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <MX_I2C1_Init+0x74>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <MX_I2C1_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <MX_I2C1_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <MX_I2C1_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e2:	4b11      	ldr	r3, [pc, #68]	; (8001328 <MX_I2C1_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <MX_I2C1_Init+0x74>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012ee:	480e      	ldr	r0, [pc, #56]	; (8001328 <MX_I2C1_Init+0x74>)
 80012f0:	f001 fb74 	bl	80029dc <HAL_I2C_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012fa:	f000 f9c9 	bl	8001690 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012fe:	2100      	movs	r1, #0
 8001300:	4809      	ldr	r0, [pc, #36]	; (8001328 <MX_I2C1_Init+0x74>)
 8001302:	f001 ffdf 	bl	80032c4 <HAL_I2CEx_ConfigAnalogFilter>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800130c:	f000 f9c0 	bl	8001690 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001310:	2100      	movs	r1, #0
 8001312:	4805      	ldr	r0, [pc, #20]	; (8001328 <MX_I2C1_Init+0x74>)
 8001314:	f002 f821 	bl	800335a <HAL_I2CEx_ConfigDigitalFilter>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800131e:	f000 f9b7 	bl	8001690 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000160 	.word	0x20000160
 800132c:	40005400 	.word	0x40005400
 8001330:	6000030d 	.word	0x6000030d

08001334 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b096      	sub	sp, #88	; 0x58
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800133a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001346:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	611a      	str	r2, [r3, #16]
 8001356:	615a      	str	r2, [r3, #20]
 8001358:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	222c      	movs	r2, #44	; 0x2c
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f004 ff4d 	bl	8006200 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001366:	4b40      	ldr	r3, [pc, #256]	; (8001468 <MX_TIM1_Init+0x134>)
 8001368:	4a40      	ldr	r2, [pc, #256]	; (800146c <MX_TIM1_Init+0x138>)
 800136a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 539;
 800136c:	4b3e      	ldr	r3, [pc, #248]	; (8001468 <MX_TIM1_Init+0x134>)
 800136e:	f240 221b 	movw	r2, #539	; 0x21b
 8001372:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001374:	4b3c      	ldr	r3, [pc, #240]	; (8001468 <MX_TIM1_Init+0x134>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8000;
 800137a:	4b3b      	ldr	r3, [pc, #236]	; (8001468 <MX_TIM1_Init+0x134>)
 800137c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001380:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001382:	4b39      	ldr	r3, [pc, #228]	; (8001468 <MX_TIM1_Init+0x134>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001388:	4b37      	ldr	r3, [pc, #220]	; (8001468 <MX_TIM1_Init+0x134>)
 800138a:	2200      	movs	r2, #0
 800138c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800138e:	4b36      	ldr	r3, [pc, #216]	; (8001468 <MX_TIM1_Init+0x134>)
 8001390:	2280      	movs	r2, #128	; 0x80
 8001392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001394:	4834      	ldr	r0, [pc, #208]	; (8001468 <MX_TIM1_Init+0x134>)
 8001396:	f003 f95f 	bl	8004658 <HAL_TIM_PWM_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 80013a0:	f000 f976 	bl	8001690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013a4:	2320      	movs	r3, #32
 80013a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80013a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80013ac:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013b2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013b6:	4619      	mov	r1, r3
 80013b8:	482b      	ldr	r0, [pc, #172]	; (8001468 <MX_TIM1_Init+0x134>)
 80013ba:	f003 fdf9 	bl	8004fb0 <HAL_TIMEx_MasterConfigSynchronization>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80013c4:	f000 f964 	bl	8001690 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013c8:	2360      	movs	r3, #96	; 0x60
 80013ca:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 400;
 80013cc:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80013d0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d2:	2300      	movs	r3, #0
 80013d4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013d6:	2300      	movs	r3, #0
 80013d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013de:	2300      	movs	r3, #0
 80013e0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013ea:	2200      	movs	r2, #0
 80013ec:	4619      	mov	r1, r3
 80013ee:	481e      	ldr	r0, [pc, #120]	; (8001468 <MX_TIM1_Init+0x134>)
 80013f0:	f003 f9a2 	bl	8004738 <HAL_TIM_PWM_ConfigChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80013fa:	f000 f949 	bl	8001690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001402:	2208      	movs	r2, #8
 8001404:	4619      	mov	r1, r3
 8001406:	4818      	ldr	r0, [pc, #96]	; (8001468 <MX_TIM1_Init+0x134>)
 8001408:	f003 f996 	bl	8004738 <HAL_TIM_PWM_ConfigChannel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 8001412:	f000 f93d 	bl	8001690 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800142a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800142e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001438:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	4619      	mov	r1, r3
 800144a:	4807      	ldr	r0, [pc, #28]	; (8001468 <MX_TIM1_Init+0x134>)
 800144c:	f003 fe3e 	bl	80050cc <HAL_TIMEx_ConfigBreakDeadTime>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001456:	f000 f91b 	bl	8001690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800145a:	4803      	ldr	r0, [pc, #12]	; (8001468 <MX_TIM1_Init+0x134>)
 800145c:	f000 f9c4 	bl	80017e8 <HAL_TIM_MspPostInit>

}
 8001460:	bf00      	nop
 8001462:	3758      	adds	r7, #88	; 0x58
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000a48 	.word	0x20000a48
 800146c:	40010000 	.word	0x40010000

08001470 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	; 0x28
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
 8001490:	615a      	str	r2, [r3, #20]
 8001492:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001494:	4b2d      	ldr	r3, [pc, #180]	; (800154c <MX_TIM4_Init+0xdc>)
 8001496:	4a2e      	ldr	r2, [pc, #184]	; (8001550 <MX_TIM4_Init+0xe0>)
 8001498:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 539;
 800149a:	4b2c      	ldr	r3, [pc, #176]	; (800154c <MX_TIM4_Init+0xdc>)
 800149c:	f240 221b 	movw	r2, #539	; 0x21b
 80014a0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a2:	4b2a      	ldr	r3, [pc, #168]	; (800154c <MX_TIM4_Init+0xdc>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8000;
 80014a8:	4b28      	ldr	r3, [pc, #160]	; (800154c <MX_TIM4_Init+0xdc>)
 80014aa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80014ae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b0:	4b26      	ldr	r3, [pc, #152]	; (800154c <MX_TIM4_Init+0xdc>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014b6:	4b25      	ldr	r3, [pc, #148]	; (800154c <MX_TIM4_Init+0xdc>)
 80014b8:	2280      	movs	r2, #128	; 0x80
 80014ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014bc:	4823      	ldr	r0, [pc, #140]	; (800154c <MX_TIM4_Init+0xdc>)
 80014be:	f003 f8cb 	bl	8004658 <HAL_TIM_PWM_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 80014c8:	f000 f8e2 	bl	8001690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	4619      	mov	r1, r3
 80014da:	481c      	ldr	r0, [pc, #112]	; (800154c <MX_TIM4_Init+0xdc>)
 80014dc:	f003 fd68 	bl	8004fb0 <HAL_TIMEx_MasterConfigSynchronization>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 80014e6:	f000 f8d3 	bl	8001690 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ea:	2360      	movs	r3, #96	; 0x60
 80014ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014fa:	463b      	mov	r3, r7
 80014fc:	2200      	movs	r2, #0
 80014fe:	4619      	mov	r1, r3
 8001500:	4812      	ldr	r0, [pc, #72]	; (800154c <MX_TIM4_Init+0xdc>)
 8001502:	f003 f919 	bl	8004738 <HAL_TIM_PWM_ConfigChannel>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 800150c:	f000 f8c0 	bl	8001690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001510:	463b      	mov	r3, r7
 8001512:	2204      	movs	r2, #4
 8001514:	4619      	mov	r1, r3
 8001516:	480d      	ldr	r0, [pc, #52]	; (800154c <MX_TIM4_Init+0xdc>)
 8001518:	f003 f90e 	bl	8004738 <HAL_TIM_PWM_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 8001522:	f000 f8b5 	bl	8001690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001526:	463b      	mov	r3, r7
 8001528:	220c      	movs	r2, #12
 800152a:	4619      	mov	r1, r3
 800152c:	4807      	ldr	r0, [pc, #28]	; (800154c <MX_TIM4_Init+0xdc>)
 800152e:	f003 f903 	bl	8004738 <HAL_TIM_PWM_ConfigChannel>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM4_Init+0xcc>
  {
    Error_Handler();
 8001538:	f000 f8aa 	bl	8001690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800153c:	4803      	ldr	r0, [pc, #12]	; (800154c <MX_TIM4_Init+0xdc>)
 800153e:	f000 f953 	bl	80017e8 <HAL_TIM_MspPostInit>

}
 8001542:	bf00      	nop
 8001544:	3728      	adds	r7, #40	; 0x28
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000120 	.word	0x20000120
 8001550:	40000800 	.word	0x40000800

08001554 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001558:	4b14      	ldr	r3, [pc, #80]	; (80015ac <MX_USART2_UART_Init+0x58>)
 800155a:	4a15      	ldr	r2, [pc, #84]	; (80015b0 <MX_USART2_UART_Init+0x5c>)
 800155c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001560:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001564:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001566:	4b11      	ldr	r3, [pc, #68]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <MX_USART2_UART_Init+0x58>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <MX_USART2_UART_Init+0x58>)
 800157a:	220c      	movs	r2, #12
 800157c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157e:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001586:	2200      	movs	r2, #0
 8001588:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800158a:	4b08      	ldr	r3, [pc, #32]	; (80015ac <MX_USART2_UART_Init+0x58>)
 800158c:	2200      	movs	r2, #0
 800158e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001592:	2200      	movs	r2, #0
 8001594:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001596:	4805      	ldr	r0, [pc, #20]	; (80015ac <MX_USART2_UART_Init+0x58>)
 8001598:	f003 fe16 	bl	80051c8 <HAL_UART_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015a2:	f000 f875 	bl	8001690 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000a88 	.word	0x20000a88
 80015b0:	40004400 	.word	0x40004400

080015b4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <MX_DMA_Init+0x48>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	4a0f      	ldr	r2, [pc, #60]	; (80015fc <MX_DMA_Init+0x48>)
 80015c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015c4:	6313      	str	r3, [r2, #48]	; 0x30
 80015c6:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <MX_DMA_Init+0x48>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	2010      	movs	r0, #16
 80015d8:	f000 fc87 	bl	8001eea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015dc:	2010      	movs	r0, #16
 80015de:	f000 fca0 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	2011      	movs	r0, #17
 80015e8:	f000 fc7f 	bl	8001eea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015ec:	2011      	movs	r0, #17
 80015ee:	f000 fc98 	bl	8001f22 <HAL_NVIC_EnableIRQ>

}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800

08001600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001600:	b480      	push	{r7}
 8001602:	b087      	sub	sp, #28
 8001604:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	4b21      	ldr	r3, [pc, #132]	; (800168c <MX_GPIO_Init+0x8c>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a20      	ldr	r2, [pc, #128]	; (800168c <MX_GPIO_Init+0x8c>)
 800160c:	f043 0304 	orr.w	r3, r3, #4
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b1e      	ldr	r3, [pc, #120]	; (800168c <MX_GPIO_Init+0x8c>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800161e:	4b1b      	ldr	r3, [pc, #108]	; (800168c <MX_GPIO_Init+0x8c>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a1a      	ldr	r2, [pc, #104]	; (800168c <MX_GPIO_Init+0x8c>)
 8001624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b18      	ldr	r3, [pc, #96]	; (800168c <MX_GPIO_Init+0x8c>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <MX_GPIO_Init+0x8c>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a14      	ldr	r2, [pc, #80]	; (800168c <MX_GPIO_Init+0x8c>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b12      	ldr	r3, [pc, #72]	; (800168c <MX_GPIO_Init+0x8c>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800164e:	4b0f      	ldr	r3, [pc, #60]	; (800168c <MX_GPIO_Init+0x8c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a0e      	ldr	r2, [pc, #56]	; (800168c <MX_GPIO_Init+0x8c>)
 8001654:	f043 0308 	orr.w	r3, r3, #8
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <MX_GPIO_Init+0x8c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0308 	and.w	r3, r3, #8
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <MX_GPIO_Init+0x8c>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a08      	ldr	r2, [pc, #32]	; (800168c <MX_GPIO_Init+0x8c>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <MX_GPIO_Init+0x8c>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]

}
 800167e:	bf00      	nop
 8001680:	371c      	adds	r7, #28
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800

08001690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <HAL_MspInit+0x44>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	4a0e      	ldr	r2, [pc, #56]	; (80016e4 <HAL_MspInit+0x44>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6413      	str	r3, [r2, #64]	; 0x40
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <HAL_MspInit+0x44>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	4b09      	ldr	r3, [pc, #36]	; (80016e4 <HAL_MspInit+0x44>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c2:	4a08      	ldr	r2, [pc, #32]	; (80016e4 <HAL_MspInit+0x44>)
 80016c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ca:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <HAL_MspInit+0x44>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a1b      	ldr	r2, [pc, #108]	; (8001774 <HAL_I2C_MspInit+0x8c>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d12f      	bne.n	800176a <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	4b1b      	ldr	r3, [pc, #108]	; (8001778 <HAL_I2C_MspInit+0x90>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a1a      	ldr	r2, [pc, #104]	; (8001778 <HAL_I2C_MspInit+0x90>)
 8001710:	f043 0302 	orr.w	r3, r3, #2
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <HAL_I2C_MspInit+0x90>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001722:	23c0      	movs	r3, #192	; 0xc0
 8001724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001726:	2312      	movs	r3, #18
 8001728:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800172a:	2301      	movs	r3, #1
 800172c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001732:	2304      	movs	r3, #4
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	4619      	mov	r1, r3
 800173c:	480f      	ldr	r0, [pc, #60]	; (800177c <HAL_I2C_MspInit+0x94>)
 800173e:	f000 ffa3 	bl	8002688 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001742:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <HAL_I2C_MspInit+0x90>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	4a0c      	ldr	r2, [pc, #48]	; (8001778 <HAL_I2C_MspInit+0x90>)
 8001748:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800174c:	6413      	str	r3, [r2, #64]	; 0x40
 800174e:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <HAL_I2C_MspInit+0x90>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	201f      	movs	r0, #31
 8001760:	f000 fbc3 	bl	8001eea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001764:	201f      	movs	r0, #31
 8001766:	f000 fbdc 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800176a:	bf00      	nop
 800176c:	3728      	adds	r7, #40	; 0x28
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40005400 	.word	0x40005400
 8001778:	40023800 	.word	0x40023800
 800177c:	40020400 	.word	0x40020400

08001780 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a13      	ldr	r2, [pc, #76]	; (80017dc <HAL_TIM_PWM_MspInit+0x5c>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d10c      	bne.n	80017ac <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001792:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <HAL_TIM_PWM_MspInit+0x60>)
 8001794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001796:	4a12      	ldr	r2, [pc, #72]	; (80017e0 <HAL_TIM_PWM_MspInit+0x60>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6453      	str	r3, [r2, #68]	; 0x44
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <HAL_TIM_PWM_MspInit+0x60>)
 80017a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80017aa:	e010      	b.n	80017ce <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a0c      	ldr	r2, [pc, #48]	; (80017e4 <HAL_TIM_PWM_MspInit+0x64>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d10b      	bne.n	80017ce <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80017b6:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <HAL_TIM_PWM_MspInit+0x60>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	4a09      	ldr	r2, [pc, #36]	; (80017e0 <HAL_TIM_PWM_MspInit+0x60>)
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	6413      	str	r3, [r2, #64]	; 0x40
 80017c2:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <HAL_TIM_PWM_MspInit+0x60>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
}
 80017ce:	bf00      	nop
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	40010000 	.word	0x40010000
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40000800 	.word	0x40000800

080017e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	; 0x28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a23      	ldr	r2, [pc, #140]	; (8001894 <HAL_TIM_MspPostInit+0xac>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d11d      	bne.n	8001846 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	4b23      	ldr	r3, [pc, #140]	; (8001898 <HAL_TIM_MspPostInit+0xb0>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a22      	ldr	r2, [pc, #136]	; (8001898 <HAL_TIM_MspPostInit+0xb0>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b20      	ldr	r3, [pc, #128]	; (8001898 <HAL_TIM_MspPostInit+0xb0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = PWM3_J5_P1_Pin|PWM4_J5_P4_Pin;
 8001822:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001834:	2301      	movs	r3, #1
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4619      	mov	r1, r3
 800183e:	4817      	ldr	r0, [pc, #92]	; (800189c <HAL_TIM_MspPostInit+0xb4>)
 8001840:	f000 ff22 	bl	8002688 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001844:	e021      	b.n	800188a <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM4)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a15      	ldr	r2, [pc, #84]	; (80018a0 <HAL_TIM_MspPostInit+0xb8>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d11c      	bne.n	800188a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001850:	4b11      	ldr	r3, [pc, #68]	; (8001898 <HAL_TIM_MspPostInit+0xb0>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001854:	4a10      	ldr	r2, [pc, #64]	; (8001898 <HAL_TIM_MspPostInit+0xb0>)
 8001856:	f043 0308 	orr.w	r3, r3, #8
 800185a:	6313      	str	r3, [r2, #48]	; 0x30
 800185c:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <HAL_TIM_MspPostInit+0xb0>)
 800185e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Green_LED_Pin|Red_LED_Pin|Blue_LED_Pin;
 8001868:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800186c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800187a:	2302      	movs	r3, #2
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800187e:	f107 0314 	add.w	r3, r7, #20
 8001882:	4619      	mov	r1, r3
 8001884:	4807      	ldr	r0, [pc, #28]	; (80018a4 <HAL_TIM_MspPostInit+0xbc>)
 8001886:	f000 feff 	bl	8002688 <HAL_GPIO_Init>
}
 800188a:	bf00      	nop
 800188c:	3728      	adds	r7, #40	; 0x28
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40010000 	.word	0x40010000
 8001898:	40023800 	.word	0x40023800
 800189c:	40020000 	.word	0x40020000
 80018a0:	40000800 	.word	0x40000800
 80018a4:	40020c00 	.word	0x40020c00

080018a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	; 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a4e      	ldr	r2, [pc, #312]	; (8001a00 <HAL_UART_MspInit+0x158>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	f040 8095 	bne.w	80019f6 <HAL_UART_MspInit+0x14e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018cc:	4b4d      	ldr	r3, [pc, #308]	; (8001a04 <HAL_UART_MspInit+0x15c>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d0:	4a4c      	ldr	r2, [pc, #304]	; (8001a04 <HAL_UART_MspInit+0x15c>)
 80018d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d6:	6413      	str	r3, [r2, #64]	; 0x40
 80018d8:	4b4a      	ldr	r3, [pc, #296]	; (8001a04 <HAL_UART_MspInit+0x15c>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e4:	4b47      	ldr	r3, [pc, #284]	; (8001a04 <HAL_UART_MspInit+0x15c>)
 80018e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e8:	4a46      	ldr	r2, [pc, #280]	; (8001a04 <HAL_UART_MspInit+0x15c>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	6313      	str	r3, [r2, #48]	; 0x30
 80018f0:	4b44      	ldr	r3, [pc, #272]	; (8001a04 <HAL_UART_MspInit+0x15c>)
 80018f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USB_TX_Pin|USB_RX_Pin;
 80018fc:	230c      	movs	r3, #12
 80018fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001908:	2303      	movs	r3, #3
 800190a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800190c:	2307      	movs	r3, #7
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	483c      	ldr	r0, [pc, #240]	; (8001a08 <HAL_UART_MspInit+0x160>)
 8001918:	f000 feb6 	bl	8002688 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800191c:	4b3b      	ldr	r3, [pc, #236]	; (8001a0c <HAL_UART_MspInit+0x164>)
 800191e:	4a3c      	ldr	r2, [pc, #240]	; (8001a10 <HAL_UART_MspInit+0x168>)
 8001920:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001922:	4b3a      	ldr	r3, [pc, #232]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001924:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001928:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800192a:	4b38      	ldr	r3, [pc, #224]	; (8001a0c <HAL_UART_MspInit+0x164>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001930:	4b36      	ldr	r3, [pc, #216]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001932:	2200      	movs	r2, #0
 8001934:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001936:	4b35      	ldr	r3, [pc, #212]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001938:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800193c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800193e:	4b33      	ldr	r3, [pc, #204]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001940:	2200      	movs	r2, #0
 8001942:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001944:	4b31      	ldr	r3, [pc, #196]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001946:	2200      	movs	r2, #0
 8001948:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800194a:	4b30      	ldr	r3, [pc, #192]	; (8001a0c <HAL_UART_MspInit+0x164>)
 800194c:	2200      	movs	r2, #0
 800194e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001950:	4b2e      	ldr	r3, [pc, #184]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001952:	2200      	movs	r2, #0
 8001954:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001956:	4b2d      	ldr	r3, [pc, #180]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001958:	2200      	movs	r2, #0
 800195a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800195c:	482b      	ldr	r0, [pc, #172]	; (8001a0c <HAL_UART_MspInit+0x164>)
 800195e:	f000 fafb 	bl	8001f58 <HAL_DMA_Init>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001968:	f7ff fe92 	bl	8001690 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a27      	ldr	r2, [pc, #156]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001970:	66da      	str	r2, [r3, #108]	; 0x6c
 8001972:	4a26      	ldr	r2, [pc, #152]	; (8001a0c <HAL_UART_MspInit+0x164>)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001978:	4b26      	ldr	r3, [pc, #152]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 800197a:	4a27      	ldr	r2, [pc, #156]	; (8001a18 <HAL_UART_MspInit+0x170>)
 800197c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800197e:	4b25      	ldr	r3, [pc, #148]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 8001980:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001984:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001986:	4b23      	ldr	r3, [pc, #140]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 8001988:	2240      	movs	r2, #64	; 0x40
 800198a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800198c:	4b21      	ldr	r3, [pc, #132]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001992:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 8001994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001998:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800199a:	4b1e      	ldr	r3, [pc, #120]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019a0:	4b1c      	ldr	r3, [pc, #112]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80019a6:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019ac:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80019b2:	4b18      	ldr	r3, [pc, #96]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019b4:	2204      	movs	r2, #4
 80019b6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80019b8:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019ba:	2203      	movs	r2, #3
 80019bc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80019ca:	4812      	ldr	r0, [pc, #72]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019cc:	f000 fac4 	bl	8001f58 <HAL_DMA_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 80019d6:	f7ff fe5b 	bl	8001690 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a0d      	ldr	r2, [pc, #52]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019de:	669a      	str	r2, [r3, #104]	; 0x68
 80019e0:	4a0c      	ldr	r2, [pc, #48]	; (8001a14 <HAL_UART_MspInit+0x16c>)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2100      	movs	r1, #0
 80019ea:	2026      	movs	r0, #38	; 0x26
 80019ec:	f000 fa7d 	bl	8001eea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019f0:	2026      	movs	r0, #38	; 0x26
 80019f2:	f000 fa96 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019f6:	bf00      	nop
 80019f8:	3728      	adds	r7, #40	; 0x28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40004400 	.word	0x40004400
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	200000c0 	.word	0x200000c0
 8001a10:	40026088 	.word	0x40026088
 8001a14:	200009d0 	.word	0x200009d0
 8001a18:	400260a0 	.word	0x400260a0

08001a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001a20:	f002 f9d8 	bl	8003dd4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <HardFault_Handler+0x4>

08001a2e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <MemManage_Handler+0x4>

08001a34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <BusFault_Handler+0x4>

08001a3a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <UsageFault_Handler+0x4>

08001a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6e:	f000 f941 	bl	8001cf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001a7c:	4802      	ldr	r0, [pc, #8]	; (8001a88 <DMA1_Stream5_IRQHandler+0x10>)
 8001a7e:	f000 fb9b 	bl	80021b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200000c0 	.word	0x200000c0

08001a8c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001a90:	4802      	ldr	r0, [pc, #8]	; (8001a9c <DMA1_Stream6_IRQHandler+0x10>)
 8001a92:	f000 fb91 	bl	80021b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200009d0 	.word	0x200009d0

08001aa0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001aa4:	4802      	ldr	r0, [pc, #8]	; (8001ab0 <I2C1_EV_IRQHandler+0x10>)
 8001aa6:	f001 fa13 	bl	8002ed0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000160 	.word	0x20000160

08001ab4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ab8:	4802      	ldr	r0, [pc, #8]	; (8001ac4 <USART2_IRQHandler+0x10>)
 8001aba:	f003 fcd3 	bl	8005464 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000a88 	.word	0x20000a88

08001ac8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	e00a      	b.n	8001af0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ada:	f3af 8000 	nop.w
 8001ade:	4601      	mov	r1, r0
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	60ba      	str	r2, [r7, #8]
 8001ae6:	b2ca      	uxtb	r2, r1
 8001ae8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	3301      	adds	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	697a      	ldr	r2, [r7, #20]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	dbf0      	blt.n	8001ada <_read+0x12>
	}

return len;
 8001af8:	687b      	ldr	r3, [r7, #4]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b086      	sub	sp, #24
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	60f8      	str	r0, [r7, #12]
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	e009      	b.n	8001b28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	1c5a      	adds	r2, r3, #1
 8001b18:	60ba      	str	r2, [r7, #8]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3301      	adds	r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	dbf1      	blt.n	8001b14 <_write+0x12>
	}
	return len;
 8001b30:	687b      	ldr	r3, [r7, #4]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <_close>:

int _close(int file)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
	return -1;
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b62:	605a      	str	r2, [r3, #4]
	return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <_isatty>:

int _isatty(int file)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b083      	sub	sp, #12
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
	return 1;
 8001b7a:	2301      	movs	r3, #1
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
	return 0;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <_sbrk+0x50>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d102      	bne.n	8001bba <_sbrk+0x16>
		heap_end = &end;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <_sbrk+0x50>)
 8001bb6:	4a10      	ldr	r2, [pc, #64]	; (8001bf8 <_sbrk+0x54>)
 8001bb8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <_sbrk+0x50>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <_sbrk+0x50>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	466a      	mov	r2, sp
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d907      	bls.n	8001bde <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001bce:	f004 faed 	bl	80061ac <__errno>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	230c      	movs	r3, #12
 8001bd6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bdc:	e006      	b.n	8001bec <_sbrk+0x48>
	}

	heap_end += incr;
 8001bde:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <_sbrk+0x50>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	4a03      	ldr	r2, [pc, #12]	; (8001bf4 <_sbrk+0x50>)
 8001be8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001bea:	68fb      	ldr	r3, [r7, #12]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	2000009c 	.word	0x2000009c
 8001bf8:	20000b30 	.word	0x20000b30

08001bfc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <SystemInit+0x28>)
 8001c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c06:	4a07      	ldr	r2, [pc, #28]	; (8001c24 <SystemInit+0x28>)
 8001c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c10:	4b04      	ldr	r3, [pc, #16]	; (8001c24 <SystemInit+0x28>)
 8001c12:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c16:	609a      	str	r2, [r3, #8]
#endif
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c60 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c2e:	e003      	b.n	8001c38 <LoopCopyDataInit>

08001c30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c30:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c36:	3104      	adds	r1, #4

08001c38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c38:	480b      	ldr	r0, [pc, #44]	; (8001c68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c40:	d3f6      	bcc.n	8001c30 <CopyDataInit>
  ldr  r2, =_sbss
 8001c42:	4a0b      	ldr	r2, [pc, #44]	; (8001c70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c44:	e002      	b.n	8001c4c <LoopFillZerobss>

08001c46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c48:	f842 3b04 	str.w	r3, [r2], #4

08001c4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c4c:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c50:	d3f9      	bcc.n	8001c46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c52:	f7ff ffd3 	bl	8001bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c56:	f004 faaf 	bl	80061b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c5a:	f7ff fa35 	bl	80010c8 <main>
  bx  lr    
 8001c5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c60:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001c64:	080070c0 	.word	0x080070c0
  ldr  r0, =_sdata
 8001c68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c6c:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001c70:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8001c74:	20000b2c 	.word	0x20000b2c

08001c78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c78:	e7fe      	b.n	8001c78 <ADC_IRQHandler>

08001c7a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c7e:	2003      	movs	r0, #3
 8001c80:	f000 f928 	bl	8001ed4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f000 f805 	bl	8001c94 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001c8a:	f7ff fd09 	bl	80016a0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_InitTick+0x54>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_InitTick+0x58>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 f943 	bl	8001f3e <HAL_SYSTICK_Config>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e00e      	b.n	8001ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b0f      	cmp	r3, #15
 8001cc6:	d80a      	bhi.n	8001cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd0:	f000 f90b 	bl	8001eea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cd4:	4a06      	ldr	r2, [pc, #24]	; (8001cf0 <HAL_InitTick+0x5c>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	e000      	b.n	8001ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000004 	.word	0x20000004
 8001cec:	2000000c 	.word	0x2000000c
 8001cf0:	20000008 	.word	0x20000008

08001cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_IncTick+0x20>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_IncTick+0x24>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <HAL_IncTick+0x24>)
 8001d06:	6013      	str	r3, [r2, #0]
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	2000000c 	.word	0x2000000c
 8001d18:	20000b24 	.word	0x20000b24

08001d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <HAL_GetTick+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000b24 	.word	0x20000b24

08001d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d44:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <__NVIC_SetPriorityGrouping+0x40>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d50:	4013      	ands	r3, r2
 8001d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <__NVIC_SetPriorityGrouping+0x44>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d62:	4a04      	ldr	r2, [pc, #16]	; (8001d74 <__NVIC_SetPriorityGrouping+0x40>)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	60d3      	str	r3, [r2, #12]
}
 8001d68:	bf00      	nop
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00
 8001d78:	05fa0000 	.word	0x05fa0000

08001d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <__NVIC_GetPriorityGrouping+0x18>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	0a1b      	lsrs	r3, r3, #8
 8001d86:	f003 0307 	and.w	r3, r3, #7
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	db0b      	blt.n	8001dc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	f003 021f 	and.w	r2, r3, #31
 8001db0:	4907      	ldr	r1, [pc, #28]	; (8001dd0 <__NVIC_EnableIRQ+0x38>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	2001      	movs	r0, #1
 8001dba:	fa00 f202 	lsl.w	r2, r0, r2
 8001dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000e100 	.word	0xe000e100

08001dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	6039      	str	r1, [r7, #0]
 8001dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	db0a      	blt.n	8001dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	b2da      	uxtb	r2, r3
 8001dec:	490c      	ldr	r1, [pc, #48]	; (8001e20 <__NVIC_SetPriority+0x4c>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	0112      	lsls	r2, r2, #4
 8001df4:	b2d2      	uxtb	r2, r2
 8001df6:	440b      	add	r3, r1
 8001df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dfc:	e00a      	b.n	8001e14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	4908      	ldr	r1, [pc, #32]	; (8001e24 <__NVIC_SetPriority+0x50>)
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	f003 030f 	and.w	r3, r3, #15
 8001e0a:	3b04      	subs	r3, #4
 8001e0c:	0112      	lsls	r2, r2, #4
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	440b      	add	r3, r1
 8001e12:	761a      	strb	r2, [r3, #24]
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000e100 	.word	0xe000e100
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b089      	sub	sp, #36	; 0x24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f1c3 0307 	rsb	r3, r3, #7
 8001e42:	2b04      	cmp	r3, #4
 8001e44:	bf28      	it	cs
 8001e46:	2304      	movcs	r3, #4
 8001e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	2b06      	cmp	r3, #6
 8001e50:	d902      	bls.n	8001e58 <NVIC_EncodePriority+0x30>
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	3b03      	subs	r3, #3
 8001e56:	e000      	b.n	8001e5a <NVIC_EncodePriority+0x32>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43da      	mvns	r2, r3
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	401a      	ands	r2, r3
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e70:	f04f 31ff 	mov.w	r1, #4294967295
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7a:	43d9      	mvns	r1, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	4313      	orrs	r3, r2
         );
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3724      	adds	r7, #36	; 0x24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
	...

08001e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ea0:	d301      	bcc.n	8001ea6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e00f      	b.n	8001ec6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ea6:	4a0a      	ldr	r2, [pc, #40]	; (8001ed0 <SysTick_Config+0x40>)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eae:	210f      	movs	r1, #15
 8001eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb4:	f7ff ff8e 	bl	8001dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb8:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <SysTick_Config+0x40>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ebe:	4b04      	ldr	r3, [pc, #16]	; (8001ed0 <SysTick_Config+0x40>)
 8001ec0:	2207      	movs	r2, #7
 8001ec2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	e000e010 	.word	0xe000e010

08001ed4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff ff29 	bl	8001d34 <__NVIC_SetPriorityGrouping>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b086      	sub	sp, #24
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	60b9      	str	r1, [r7, #8]
 8001ef4:	607a      	str	r2, [r7, #4]
 8001ef6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001efc:	f7ff ff3e 	bl	8001d7c <__NVIC_GetPriorityGrouping>
 8001f00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	68b9      	ldr	r1, [r7, #8]
 8001f06:	6978      	ldr	r0, [r7, #20]
 8001f08:	f7ff ff8e 	bl	8001e28 <NVIC_EncodePriority>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f12:	4611      	mov	r1, r2
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff ff5d 	bl	8001dd4 <__NVIC_SetPriority>
}
 8001f1a:	bf00      	nop
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	4603      	mov	r3, r0
 8001f2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff31 	bl	8001d98 <__NVIC_EnableIRQ>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7ff ffa2 	bl	8001e90 <SysTick_Config>
 8001f4c:	4603      	mov	r3, r0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
	...

08001f58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f64:	f7ff feda 	bl	8001d1c <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d101      	bne.n	8001f74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e099      	b.n	80020a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 0201 	bic.w	r2, r2, #1
 8001f92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f94:	e00f      	b.n	8001fb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f96:	f7ff fec1 	bl	8001d1c <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b05      	cmp	r3, #5
 8001fa2:	d908      	bls.n	8001fb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2203      	movs	r2, #3
 8001fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e078      	b.n	80020a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1e8      	bne.n	8001f96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	4b38      	ldr	r3, [pc, #224]	; (80020b0 <HAL_DMA_Init+0x158>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fe2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ffa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	4313      	orrs	r3, r2
 8002006:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200c:	2b04      	cmp	r3, #4
 800200e:	d107      	bne.n	8002020 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002018:	4313      	orrs	r3, r2
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	4313      	orrs	r3, r2
 800201e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	697a      	ldr	r2, [r7, #20]
 8002026:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	f023 0307 	bic.w	r3, r3, #7
 8002036:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	4313      	orrs	r3, r2
 8002040:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002046:	2b04      	cmp	r3, #4
 8002048:	d117      	bne.n	800207a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	4313      	orrs	r3, r2
 8002052:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00e      	beq.n	800207a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f000 fa99 	bl	8002594 <DMA_CheckFifoParam>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d008      	beq.n	800207a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2240      	movs	r2, #64	; 0x40
 800206c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002076:	2301      	movs	r3, #1
 8002078:	e016      	b.n	80020a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 fa50 	bl	8002528 <DMA_CalcBaseAndBitshift>
 8002088:	4603      	mov	r3, r0
 800208a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002090:	223f      	movs	r2, #63	; 0x3f
 8002092:	409a      	lsls	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	e010803f 	.word	0xe010803f

080020b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_DMA_Start_IT+0x26>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e048      	b.n	800216c <HAL_DMA_Start_IT+0xb8>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d137      	bne.n	800215e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2202      	movs	r2, #2
 80020f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	68b9      	ldr	r1, [r7, #8]
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 f9e2 	bl	80024cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210c:	223f      	movs	r2, #63	; 0x3f
 800210e:	409a      	lsls	r2, r3
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 0216 	orr.w	r2, r2, #22
 8002122:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	695a      	ldr	r2, [r3, #20]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002132:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0208 	orr.w	r2, r2, #8
 800214a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	e005      	b.n	800216a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002166:	2302      	movs	r3, #2
 8002168:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800216a:	7dfb      	ldrb	r3, [r7, #23]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d004      	beq.n	8002192 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2280      	movs	r2, #128	; 0x80
 800218c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e00c      	b.n	80021ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2205      	movs	r2, #5
 8002196:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 0201 	bic.w	r2, r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80021c4:	4b92      	ldr	r3, [pc, #584]	; (8002410 <HAL_DMA_IRQHandler+0x258>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a92      	ldr	r2, [pc, #584]	; (8002414 <HAL_DMA_IRQHandler+0x25c>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	0a9b      	lsrs	r3, r3, #10
 80021d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e2:	2208      	movs	r2, #8
 80021e4:	409a      	lsls	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d01a      	beq.n	8002224 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d013      	beq.n	8002224 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0204 	bic.w	r2, r2, #4
 800220a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002210:	2208      	movs	r2, #8
 8002212:	409a      	lsls	r2, r3
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800221c:	f043 0201 	orr.w	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002228:	2201      	movs	r2, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4013      	ands	r3, r2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d012      	beq.n	800225a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002246:	2201      	movs	r2, #1
 8002248:	409a      	lsls	r2, r3
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002252:	f043 0202 	orr.w	r2, r3, #2
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225e:	2204      	movs	r2, #4
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d012      	beq.n	8002290 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00b      	beq.n	8002290 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800227c:	2204      	movs	r2, #4
 800227e:	409a      	lsls	r2, r3
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002288:	f043 0204 	orr.w	r2, r3, #4
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002294:	2210      	movs	r2, #16
 8002296:	409a      	lsls	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d043      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d03c      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b2:	2210      	movs	r2, #16
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d018      	beq.n	80022fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d108      	bne.n	80022e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d024      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	4798      	blx	r3
 80022e6:	e01f      	b.n	8002328 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d01b      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	4798      	blx	r3
 80022f8:	e016      	b.n	8002328 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002304:	2b00      	cmp	r3, #0
 8002306:	d107      	bne.n	8002318 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0208 	bic.w	r2, r2, #8
 8002316:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800232c:	2220      	movs	r2, #32
 800232e:	409a      	lsls	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 808e 	beq.w	8002456 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 8086 	beq.w	8002456 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234e:	2220      	movs	r2, #32
 8002350:	409a      	lsls	r2, r3
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b05      	cmp	r3, #5
 8002360:	d136      	bne.n	80023d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0216 	bic.w	r2, r2, #22
 8002370:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	695a      	ldr	r2, [r3, #20]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002380:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d103      	bne.n	8002392 <HAL_DMA_IRQHandler+0x1da>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800238e:	2b00      	cmp	r3, #0
 8002390:	d007      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0208 	bic.w	r2, r2, #8
 80023a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a6:	223f      	movs	r2, #63	; 0x3f
 80023a8:	409a      	lsls	r2, r3
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d07d      	beq.n	80024c2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	4798      	blx	r3
        }
        return;
 80023ce:	e078      	b.n	80024c2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d01c      	beq.n	8002418 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d108      	bne.n	80023fe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d030      	beq.n	8002456 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
 80023fc:	e02b      	b.n	8002456 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002402:	2b00      	cmp	r3, #0
 8002404:	d027      	beq.n	8002456 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	4798      	blx	r3
 800240e:	e022      	b.n	8002456 <HAL_DMA_IRQHandler+0x29e>
 8002410:	20000004 	.word	0x20000004
 8002414:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10f      	bne.n	8002446 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f022 0210 	bic.w	r2, r2, #16
 8002434:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245a:	2b00      	cmp	r3, #0
 800245c:	d032      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	d022      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2205      	movs	r2, #5
 800246e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 0201 	bic.w	r2, r2, #1
 8002480:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	3301      	adds	r3, #1
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	429a      	cmp	r2, r3
 800248c:	d307      	bcc.n	800249e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f2      	bne.n	8002482 <HAL_DMA_IRQHandler+0x2ca>
 800249c:	e000      	b.n	80024a0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800249e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d005      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	4798      	blx	r3
 80024c0:	e000      	b.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80024c2:	bf00      	nop
    }
  }
}
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop

080024cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80024e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b40      	cmp	r3, #64	; 0x40
 80024f8:	d108      	bne.n	800250c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800250a:	e007      	b.n	800251c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	60da      	str	r2, [r3, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	3b10      	subs	r3, #16
 8002538:	4a13      	ldr	r2, [pc, #76]	; (8002588 <DMA_CalcBaseAndBitshift+0x60>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	091b      	lsrs	r3, r3, #4
 8002540:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <DMA_CalcBaseAndBitshift+0x64>)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b03      	cmp	r3, #3
 8002554:	d908      	bls.n	8002568 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	461a      	mov	r2, r3
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <DMA_CalcBaseAndBitshift+0x68>)
 800255e:	4013      	ands	r3, r2
 8002560:	1d1a      	adds	r2, r3, #4
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	659a      	str	r2, [r3, #88]	; 0x58
 8002566:	e006      	b.n	8002576 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <DMA_CalcBaseAndBitshift+0x68>)
 8002570:	4013      	ands	r3, r2
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800257a:	4618      	mov	r0, r3
 800257c:	3714      	adds	r7, #20
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	aaaaaaab 	.word	0xaaaaaaab
 800258c:	08007010 	.word	0x08007010
 8002590:	fffffc00 	.word	0xfffffc00

08002594 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11f      	bne.n	80025ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d855      	bhi.n	8002660 <DMA_CheckFifoParam+0xcc>
 80025b4:	a201      	add	r2, pc, #4	; (adr r2, 80025bc <DMA_CheckFifoParam+0x28>)
 80025b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ba:	bf00      	nop
 80025bc:	080025cd 	.word	0x080025cd
 80025c0:	080025df 	.word	0x080025df
 80025c4:	080025cd 	.word	0x080025cd
 80025c8:	08002661 	.word	0x08002661
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d045      	beq.n	8002664 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025dc:	e042      	b.n	8002664 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025e6:	d13f      	bne.n	8002668 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ec:	e03c      	b.n	8002668 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025f6:	d121      	bne.n	800263c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d836      	bhi.n	800266c <DMA_CheckFifoParam+0xd8>
 80025fe:	a201      	add	r2, pc, #4	; (adr r2, 8002604 <DMA_CheckFifoParam+0x70>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	08002615 	.word	0x08002615
 8002608:	0800261b 	.word	0x0800261b
 800260c:	08002615 	.word	0x08002615
 8002610:	0800262d 	.word	0x0800262d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
      break;
 8002618:	e02f      	b.n	800267a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d024      	beq.n	8002670 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262a:	e021      	b.n	8002670 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002630:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002634:	d11e      	bne.n	8002674 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800263a:	e01b      	b.n	8002674 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d902      	bls.n	8002648 <DMA_CheckFifoParam+0xb4>
 8002642:	2b03      	cmp	r3, #3
 8002644:	d003      	beq.n	800264e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002646:	e018      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
      break;
 800264c:	e015      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002652:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00e      	beq.n	8002678 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	73fb      	strb	r3, [r7, #15]
      break;
 800265e:	e00b      	b.n	8002678 <DMA_CheckFifoParam+0xe4>
      break;
 8002660:	bf00      	nop
 8002662:	e00a      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 8002664:	bf00      	nop
 8002666:	e008      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 8002668:	bf00      	nop
 800266a:	e006      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 800266c:	bf00      	nop
 800266e:	e004      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 8002670:	bf00      	nop
 8002672:	e002      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;   
 8002674:	bf00      	nop
 8002676:	e000      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 8002678:	bf00      	nop
    }
  } 
  
  return status; 
 800267a:	7bfb      	ldrb	r3, [r7, #15]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	; 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	e175      	b.n	8002994 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f040 8164 	bne.w	800298e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d00b      	beq.n	80026e6 <HAL_GPIO_Init+0x5e>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d007      	beq.n	80026e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026da:	2b11      	cmp	r3, #17
 80026dc:	d003      	beq.n	80026e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b12      	cmp	r3, #18
 80026e4:	d130      	bne.n	8002748 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	2203      	movs	r2, #3
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	43db      	mvns	r3, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4013      	ands	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68da      	ldr	r2, [r3, #12]
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800271c:	2201      	movs	r2, #1
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4013      	ands	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	091b      	lsrs	r3, r3, #4
 8002732:	f003 0201 	and.w	r2, r3, #1
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4313      	orrs	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	2203      	movs	r2, #3
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	4013      	ands	r3, r2
 800275e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	2b02      	cmp	r3, #2
 800277e:	d003      	beq.n	8002788 <HAL_GPIO_Init+0x100>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b12      	cmp	r3, #18
 8002786:	d123      	bne.n	80027d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	08da      	lsrs	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3208      	adds	r2, #8
 8002790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	220f      	movs	r2, #15
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	08da      	lsrs	r2, r3, #3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3208      	adds	r2, #8
 80027ca:	69b9      	ldr	r1, [r7, #24]
 80027cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	2203      	movs	r2, #3
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0203 	and.w	r2, r3, #3
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 80be 	beq.w	800298e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002812:	4b65      	ldr	r3, [pc, #404]	; (80029a8 <HAL_GPIO_Init+0x320>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002816:	4a64      	ldr	r2, [pc, #400]	; (80029a8 <HAL_GPIO_Init+0x320>)
 8002818:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800281c:	6453      	str	r3, [r2, #68]	; 0x44
 800281e:	4b62      	ldr	r3, [pc, #392]	; (80029a8 <HAL_GPIO_Init+0x320>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800282a:	4a60      	ldr	r2, [pc, #384]	; (80029ac <HAL_GPIO_Init+0x324>)
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	089b      	lsrs	r3, r3, #2
 8002830:	3302      	adds	r3, #2
 8002832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	220f      	movs	r2, #15
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43db      	mvns	r3, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4013      	ands	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a57      	ldr	r2, [pc, #348]	; (80029b0 <HAL_GPIO_Init+0x328>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d037      	beq.n	80028c6 <HAL_GPIO_Init+0x23e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a56      	ldr	r2, [pc, #344]	; (80029b4 <HAL_GPIO_Init+0x32c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d031      	beq.n	80028c2 <HAL_GPIO_Init+0x23a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a55      	ldr	r2, [pc, #340]	; (80029b8 <HAL_GPIO_Init+0x330>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d02b      	beq.n	80028be <HAL_GPIO_Init+0x236>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a54      	ldr	r2, [pc, #336]	; (80029bc <HAL_GPIO_Init+0x334>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d025      	beq.n	80028ba <HAL_GPIO_Init+0x232>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a53      	ldr	r2, [pc, #332]	; (80029c0 <HAL_GPIO_Init+0x338>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d01f      	beq.n	80028b6 <HAL_GPIO_Init+0x22e>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a52      	ldr	r2, [pc, #328]	; (80029c4 <HAL_GPIO_Init+0x33c>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d019      	beq.n	80028b2 <HAL_GPIO_Init+0x22a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a51      	ldr	r2, [pc, #324]	; (80029c8 <HAL_GPIO_Init+0x340>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d013      	beq.n	80028ae <HAL_GPIO_Init+0x226>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a50      	ldr	r2, [pc, #320]	; (80029cc <HAL_GPIO_Init+0x344>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d00d      	beq.n	80028aa <HAL_GPIO_Init+0x222>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a4f      	ldr	r2, [pc, #316]	; (80029d0 <HAL_GPIO_Init+0x348>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d007      	beq.n	80028a6 <HAL_GPIO_Init+0x21e>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a4e      	ldr	r2, [pc, #312]	; (80029d4 <HAL_GPIO_Init+0x34c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d101      	bne.n	80028a2 <HAL_GPIO_Init+0x21a>
 800289e:	2309      	movs	r3, #9
 80028a0:	e012      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028a2:	230a      	movs	r3, #10
 80028a4:	e010      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028a6:	2308      	movs	r3, #8
 80028a8:	e00e      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028aa:	2307      	movs	r3, #7
 80028ac:	e00c      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028ae:	2306      	movs	r3, #6
 80028b0:	e00a      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028b2:	2305      	movs	r3, #5
 80028b4:	e008      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028b6:	2304      	movs	r3, #4
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028ba:	2303      	movs	r3, #3
 80028bc:	e004      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028be:	2302      	movs	r3, #2
 80028c0:	e002      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028c6:	2300      	movs	r3, #0
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f002 0203 	and.w	r2, r2, #3
 80028ce:	0092      	lsls	r2, r2, #2
 80028d0:	4093      	lsls	r3, r2
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80028d8:	4934      	ldr	r1, [pc, #208]	; (80029ac <HAL_GPIO_Init+0x324>)
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028e6:	4b3c      	ldr	r3, [pc, #240]	; (80029d8 <HAL_GPIO_Init+0x350>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800290a:	4a33      	ldr	r2, [pc, #204]	; (80029d8 <HAL_GPIO_Init+0x350>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002910:	4b31      	ldr	r3, [pc, #196]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002934:	4a28      	ldr	r2, [pc, #160]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800293a:	4b27      	ldr	r3, [pc, #156]	; (80029d8 <HAL_GPIO_Init+0x350>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800295e:	4a1e      	ldr	r2, [pc, #120]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002964:	4b1c      	ldr	r3, [pc, #112]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002988:	4a13      	ldr	r2, [pc, #76]	; (80029d8 <HAL_GPIO_Init+0x350>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3301      	adds	r3, #1
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	2b0f      	cmp	r3, #15
 8002998:	f67f ae86 	bls.w	80026a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800299c:	bf00      	nop
 800299e:	3724      	adds	r7, #36	; 0x24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	40023800 	.word	0x40023800
 80029ac:	40013800 	.word	0x40013800
 80029b0:	40020000 	.word	0x40020000
 80029b4:	40020400 	.word	0x40020400
 80029b8:	40020800 	.word	0x40020800
 80029bc:	40020c00 	.word	0x40020c00
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40021400 	.word	0x40021400
 80029c8:	40021800 	.word	0x40021800
 80029cc:	40021c00 	.word	0x40021c00
 80029d0:	40022000 	.word	0x40022000
 80029d4:	40022400 	.word	0x40022400
 80029d8:	40013c00 	.word	0x40013c00

080029dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e07f      	b.n	8002aee <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7fe fe70 	bl	80016e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2224      	movs	r2, #36	; 0x24
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0201 	bic.w	r2, r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a2c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a3c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d107      	bne.n	8002a56 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	e006      	b.n	8002a64 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002a62:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d104      	bne.n	8002a76 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a74:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6859      	ldr	r1, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <HAL_I2C_Init+0x11c>)
 8002a82:	430b      	orrs	r3, r1
 8002a84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	ea42 0103 	orr.w	r1, r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	021a      	lsls	r2, r3, #8
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	69d9      	ldr	r1, [r3, #28]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1a      	ldr	r2, [r3, #32]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 0201 	orr.w	r2, r2, #1
 8002ace:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	02008000 	.word	0x02008000

08002afc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af02      	add	r7, sp, #8
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	461a      	mov	r2, r3
 8002b08:	460b      	mov	r3, r1
 8002b0a:	817b      	strh	r3, [r7, #10]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b20      	cmp	r3, #32
 8002b1a:	f040 80da 	bne.w	8002cd2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d101      	bne.n	8002b2c <HAL_I2C_Master_Transmit+0x30>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e0d3      	b.n	8002cd4 <HAL_I2C_Master_Transmit+0x1d8>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b34:	f7ff f8f2 	bl	8001d1c <HAL_GetTick>
 8002b38:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	9300      	str	r3, [sp, #0]
 8002b3e:	2319      	movs	r3, #25
 8002b40:	2201      	movs	r2, #1
 8002b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 fa00 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e0be      	b.n	8002cd4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2221      	movs	r2, #33	; 0x21
 8002b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2210      	movs	r2, #16
 8002b62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	893a      	ldrh	r2, [r7, #8]
 8002b76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	2bff      	cmp	r3, #255	; 0xff
 8002b86:	d90e      	bls.n	8002ba6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	22ff      	movs	r2, #255	; 0xff
 8002b8c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b92:	b2da      	uxtb	r2, r3
 8002b94:	8979      	ldrh	r1, [r7, #10]
 8002b96:	4b51      	ldr	r3, [pc, #324]	; (8002cdc <HAL_I2C_Master_Transmit+0x1e0>)
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 fb62 	bl	8003268 <I2C_TransferConfig>
 8002ba4:	e06c      	b.n	8002c80 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	8979      	ldrh	r1, [r7, #10]
 8002bb8:	4b48      	ldr	r3, [pc, #288]	; (8002cdc <HAL_I2C_Master_Transmit+0x1e0>)
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 fb51 	bl	8003268 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002bc6:	e05b      	b.n	8002c80 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	6a39      	ldr	r1, [r7, #32]
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 f9fd 	bl	8002fcc <I2C_WaitOnTXISFlagUntilTimeout>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e07b      	b.n	8002cd4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	781a      	ldrb	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bec:	1c5a      	adds	r2, r3, #1
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c04:	3b01      	subs	r3, #1
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d034      	beq.n	8002c80 <HAL_I2C_Master_Transmit+0x184>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d130      	bne.n	8002c80 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	2200      	movs	r2, #0
 8002c26:	2180      	movs	r1, #128	; 0x80
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 f98f 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e04d      	b.n	8002cd4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2bff      	cmp	r3, #255	; 0xff
 8002c40:	d90e      	bls.n	8002c60 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	22ff      	movs	r2, #255	; 0xff
 8002c46:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	8979      	ldrh	r1, [r7, #10]
 8002c50:	2300      	movs	r3, #0
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 fb05 	bl	8003268 <I2C_TransferConfig>
 8002c5e:	e00f      	b.n	8002c80 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	8979      	ldrh	r1, [r7, #10]
 8002c72:	2300      	movs	r3, #0
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 faf4 	bl	8003268 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d19e      	bne.n	8002bc8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	6a39      	ldr	r1, [r7, #32]
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f9dc 	bl	800304c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e01a      	b.n	8002cd4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6859      	ldr	r1, [r3, #4]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <HAL_I2C_Master_Transmit+0x1e4>)
 8002cb2:	400b      	ands	r3, r1
 8002cb4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002cd2:	2302      	movs	r3, #2
  }
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	80002000 	.word	0x80002000
 8002ce0:	fe00e800 	.word	0xfe00e800

08002ce4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b088      	sub	sp, #32
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	607a      	str	r2, [r7, #4]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	817b      	strh	r3, [r7, #10]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	f040 80db 	bne.w	8002ebc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_I2C_Master_Receive+0x30>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e0d4      	b.n	8002ebe <HAL_I2C_Master_Receive+0x1da>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fffe 	bl	8001d1c <HAL_GetTick>
 8002d20:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2319      	movs	r3, #25
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f90c 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e0bf      	b.n	8002ebe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2222      	movs	r2, #34	; 0x22
 8002d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2210      	movs	r2, #16
 8002d4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	893a      	ldrh	r2, [r7, #8]
 8002d5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	2bff      	cmp	r3, #255	; 0xff
 8002d6e:	d90e      	bls.n	8002d8e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	22ff      	movs	r2, #255	; 0xff
 8002d74:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7a:	b2da      	uxtb	r2, r3
 8002d7c:	8979      	ldrh	r1, [r7, #10]
 8002d7e:	4b52      	ldr	r3, [pc, #328]	; (8002ec8 <HAL_I2C_Master_Receive+0x1e4>)
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f000 fa6e 	bl	8003268 <I2C_TransferConfig>
 8002d8c:	e06d      	b.n	8002e6a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	8979      	ldrh	r1, [r7, #10]
 8002da0:	4b49      	ldr	r3, [pc, #292]	; (8002ec8 <HAL_I2C_Master_Receive+0x1e4>)
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 fa5d 	bl	8003268 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002dae:	e05c      	b.n	8002e6a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	6a39      	ldr	r1, [r7, #32]
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f985 	bl	80030c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e07c      	b.n	8002ebe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d034      	beq.n	8002e6a <HAL_I2C_Master_Receive+0x186>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d130      	bne.n	8002e6a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2180      	movs	r1, #128	; 0x80
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f000 f89a 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e04d      	b.n	8002ebe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	2bff      	cmp	r3, #255	; 0xff
 8002e2a:	d90e      	bls.n	8002e4a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	22ff      	movs	r2, #255	; 0xff
 8002e30:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	8979      	ldrh	r1, [r7, #10]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 fa10 	bl	8003268 <I2C_TransferConfig>
 8002e48:	e00f      	b.n	8002e6a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	8979      	ldrh	r1, [r7, #10]
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 f9ff 	bl	8003268 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d19d      	bne.n	8002db0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	6a39      	ldr	r1, [r7, #32]
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f000 f8e7 	bl	800304c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e01a      	b.n	8002ebe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6859      	ldr	r1, [r3, #4]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <HAL_I2C_Master_Receive+0x1e8>)
 8002e9c:	400b      	ands	r3, r1
 8002e9e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e000      	b.n	8002ebe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002ebc:	2302      	movs	r3, #2
  }
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	80002400 	.word	0x80002400
 8002ecc:	fe00e800 	.word	0xfe00e800

08002ed0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	68f9      	ldr	r1, [r7, #12]
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	4798      	blx	r3
  }
}
 8002efc:	bf00      	nop
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d103      	bne.n	8002f22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d007      	beq.n	8002f40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	699a      	ldr	r2, [r3, #24]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f042 0201 	orr.w	r2, r2, #1
 8002f3e:	619a      	str	r2, [r3, #24]
  }
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	603b      	str	r3, [r7, #0]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f5c:	e022      	b.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f64:	d01e      	beq.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f66:	f7fe fed9 	bl	8001d1c <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d113      	bne.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f80:	f043 0220 	orr.w	r2, r3, #32
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e00f      	b.n	8002fc4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	699a      	ldr	r2, [r3, #24]
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	4013      	ands	r3, r2
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	bf0c      	ite	eq
 8002fb4:	2301      	moveq	r3, #1
 8002fb6:	2300      	movne	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	461a      	mov	r2, r3
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d0cd      	beq.n	8002f5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fd8:	e02c      	b.n	8003034 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	68b9      	ldr	r1, [r7, #8]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f8dc 	bl	800319c <I2C_IsAcknowledgeFailed>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e02a      	b.n	8003044 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d01e      	beq.n	8003034 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff6:	f7fe fe91 	bl	8001d1c <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	429a      	cmp	r2, r3
 8003004:	d302      	bcc.n	800300c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d113      	bne.n	8003034 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003010:	f043 0220 	orr.w	r2, r3, #32
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e007      	b.n	8003044 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b02      	cmp	r3, #2
 8003040:	d1cb      	bne.n	8002fda <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003058:	e028      	b.n	80030ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	68b9      	ldr	r1, [r7, #8]
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f000 f89c 	bl	800319c <I2C_IsAcknowledgeFailed>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e026      	b.n	80030bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306e:	f7fe fe55 	bl	8001d1c <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	429a      	cmp	r2, r3
 800307c:	d302      	bcc.n	8003084 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d113      	bne.n	80030ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003088:	f043 0220 	orr.w	r2, r3, #32
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e007      	b.n	80030bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f003 0320 	and.w	r3, r3, #32
 80030b6:	2b20      	cmp	r3, #32
 80030b8:	d1cf      	bne.n	800305a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030d0:	e055      	b.n	800317e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	68b9      	ldr	r1, [r7, #8]
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f000 f860 	bl	800319c <I2C_IsAcknowledgeFailed>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e053      	b.n	800318e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	f003 0320 	and.w	r3, r3, #32
 80030f0:	2b20      	cmp	r3, #32
 80030f2:	d129      	bne.n	8003148 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d105      	bne.n	800310e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	e03f      	b.n	800318e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2220      	movs	r2, #32
 8003114:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6859      	ldr	r1, [r3, #4]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003122:	400b      	ands	r3, r1
 8003124:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e022      	b.n	800318e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003148:	f7fe fde8 	bl	8001d1c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	429a      	cmp	r2, r3
 8003156:	d302      	bcc.n	800315e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10f      	bne.n	800317e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003162:	f043 0220 	orr.w	r2, r3, #32
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e007      	b.n	800318e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b04      	cmp	r3, #4
 800318a:	d1a2      	bne.n	80030d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	fe00e800 	.word	0xfe00e800

0800319c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b10      	cmp	r3, #16
 80031b4:	d151      	bne.n	800325a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031b6:	e022      	b.n	80031fe <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031be:	d01e      	beq.n	80031fe <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c0:	f7fe fdac 	bl	8001d1c <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d302      	bcc.n	80031d6 <I2C_IsAcknowledgeFailed+0x3a>
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d113      	bne.n	80031fe <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031da:	f043 0220 	orr.w	r2, r3, #32
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2220      	movs	r2, #32
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e02e      	b.n	800325c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	f003 0320 	and.w	r3, r3, #32
 8003208:	2b20      	cmp	r3, #32
 800320a:	d1d5      	bne.n	80031b8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2210      	movs	r2, #16
 8003212:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2220      	movs	r2, #32
 800321a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f7ff fe71 	bl	8002f04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6859      	ldr	r1, [r3, #4]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	4b0d      	ldr	r3, [pc, #52]	; (8003264 <I2C_IsAcknowledgeFailed+0xc8>)
 800322e:	400b      	ands	r3, r1
 8003230:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003236:	f043 0204 	orr.w	r2, r3, #4
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2220      	movs	r2, #32
 8003242:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e000      	b.n	800325c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	fe00e800 	.word	0xfe00e800

08003268 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	607b      	str	r3, [r7, #4]
 8003272:	460b      	mov	r3, r1
 8003274:	817b      	strh	r3, [r7, #10]
 8003276:	4613      	mov	r3, r2
 8003278:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	0d5b      	lsrs	r3, r3, #21
 8003284:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003288:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <I2C_TransferConfig+0x58>)
 800328a:	430b      	orrs	r3, r1
 800328c:	43db      	mvns	r3, r3
 800328e:	ea02 0103 	and.w	r1, r2, r3
 8003292:	897b      	ldrh	r3, [r7, #10]
 8003294:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003298:	7a7b      	ldrb	r3, [r7, #9]
 800329a:	041b      	lsls	r3, r3, #16
 800329c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80032a0:	431a      	orrs	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	431a      	orrs	r2, r3
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	431a      	orrs	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80032b2:	bf00      	nop
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	03ff63ff 	.word	0x03ff63ff

080032c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b20      	cmp	r3, #32
 80032d8:	d138      	bne.n	800334c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e032      	b.n	800334e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2224      	movs	r2, #36	; 0x24
 80032f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003316:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6819      	ldr	r1, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0201 	orr.w	r2, r2, #1
 8003336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2220      	movs	r2, #32
 800333c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	e000      	b.n	800334e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800334c:	2302      	movs	r3, #2
  }
}
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800335a:	b480      	push	{r7}
 800335c:	b085      	sub	sp, #20
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
 8003362:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b20      	cmp	r3, #32
 800336e:	d139      	bne.n	80033e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800337a:	2302      	movs	r3, #2
 800337c:	e033      	b.n	80033e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2224      	movs	r2, #36	; 0x24
 800338a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80033ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	021b      	lsls	r3, r3, #8
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	e000      	b.n	80033e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
  }
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
	...

080033f4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033f8:	4b05      	ldr	r3, [pc, #20]	; (8003410 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a04      	ldr	r2, [pc, #16]	; (8003410 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003402:	6013      	str	r3, [r2, #0]
}
 8003404:	bf00      	nop
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	40007000 	.word	0x40007000

08003414 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800341a:	2300      	movs	r3, #0
 800341c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800341e:	4b23      	ldr	r3, [pc, #140]	; (80034ac <HAL_PWREx_EnableOverDrive+0x98>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	4a22      	ldr	r2, [pc, #136]	; (80034ac <HAL_PWREx_EnableOverDrive+0x98>)
 8003424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003428:	6413      	str	r3, [r2, #64]	; 0x40
 800342a:	4b20      	ldr	r3, [pc, #128]	; (80034ac <HAL_PWREx_EnableOverDrive+0x98>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003432:	603b      	str	r3, [r7, #0]
 8003434:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003436:	4b1e      	ldr	r3, [pc, #120]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1d      	ldr	r2, [pc, #116]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800343c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003440:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003442:	f7fe fc6b 	bl	8001d1c <HAL_GetTick>
 8003446:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003448:	e009      	b.n	800345e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800344a:	f7fe fc67 	bl	8001d1c <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003458:	d901      	bls.n	800345e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e022      	b.n	80034a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800345e:	4b14      	ldr	r3, [pc, #80]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003466:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800346a:	d1ee      	bne.n	800344a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800346c:	4b10      	ldr	r3, [pc, #64]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a0f      	ldr	r2, [pc, #60]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003472:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003476:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003478:	f7fe fc50 	bl	8001d1c <HAL_GetTick>
 800347c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800347e:	e009      	b.n	8003494 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003480:	f7fe fc4c 	bl	8001d1c <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800348e:	d901      	bls.n	8003494 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e007      	b.n	80034a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003494:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034a0:	d1ee      	bne.n	8003480 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40007000 	.word	0x40007000

080034b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80034bc:	2300      	movs	r3, #0
 80034be:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e29b      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 8087 	beq.w	80035e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034d8:	4b96      	ldr	r3, [pc, #600]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d00c      	beq.n	80034fe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034e4:	4b93      	ldr	r3, [pc, #588]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 030c 	and.w	r3, r3, #12
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d112      	bne.n	8003516 <HAL_RCC_OscConfig+0x62>
 80034f0:	4b90      	ldr	r3, [pc, #576]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034fc:	d10b      	bne.n	8003516 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034fe:	4b8d      	ldr	r3, [pc, #564]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d06c      	beq.n	80035e4 <HAL_RCC_OscConfig+0x130>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d168      	bne.n	80035e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e275      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800351e:	d106      	bne.n	800352e <HAL_RCC_OscConfig+0x7a>
 8003520:	4b84      	ldr	r3, [pc, #528]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a83      	ldr	r2, [pc, #524]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003526:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800352a:	6013      	str	r3, [r2, #0]
 800352c:	e02e      	b.n	800358c <HAL_RCC_OscConfig+0xd8>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10c      	bne.n	8003550 <HAL_RCC_OscConfig+0x9c>
 8003536:	4b7f      	ldr	r3, [pc, #508]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a7e      	ldr	r2, [pc, #504]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800353c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	4b7c      	ldr	r3, [pc, #496]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a7b      	ldr	r2, [pc, #492]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003548:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	e01d      	b.n	800358c <HAL_RCC_OscConfig+0xd8>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003558:	d10c      	bne.n	8003574 <HAL_RCC_OscConfig+0xc0>
 800355a:	4b76      	ldr	r3, [pc, #472]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a75      	ldr	r2, [pc, #468]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b73      	ldr	r3, [pc, #460]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a72      	ldr	r2, [pc, #456]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800356c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	e00b      	b.n	800358c <HAL_RCC_OscConfig+0xd8>
 8003574:	4b6f      	ldr	r3, [pc, #444]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a6e      	ldr	r2, [pc, #440]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800357a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800357e:	6013      	str	r3, [r2, #0]
 8003580:	4b6c      	ldr	r3, [pc, #432]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a6b      	ldr	r2, [pc, #428]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800358a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d013      	beq.n	80035bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003594:	f7fe fbc2 	bl	8001d1c <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800359c:	f7fe fbbe 	bl	8001d1c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b64      	cmp	r3, #100	; 0x64
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e229      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ae:	4b61      	ldr	r3, [pc, #388]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d0f0      	beq.n	800359c <HAL_RCC_OscConfig+0xe8>
 80035ba:	e014      	b.n	80035e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035bc:	f7fe fbae 	bl	8001d1c <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c4:	f7fe fbaa 	bl	8001d1c <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b64      	cmp	r3, #100	; 0x64
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e215      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035d6:	4b57      	ldr	r3, [pc, #348]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x110>
 80035e2:	e000      	b.n	80035e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d069      	beq.n	80036c6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035f2:	4b50      	ldr	r3, [pc, #320]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 030c 	and.w	r3, r3, #12
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00b      	beq.n	8003616 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035fe:	4b4d      	ldr	r3, [pc, #308]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 030c 	and.w	r3, r3, #12
 8003606:	2b08      	cmp	r3, #8
 8003608:	d11c      	bne.n	8003644 <HAL_RCC_OscConfig+0x190>
 800360a:	4b4a      	ldr	r3, [pc, #296]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d116      	bne.n	8003644 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003616:	4b47      	ldr	r3, [pc, #284]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_RCC_OscConfig+0x17a>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d001      	beq.n	800362e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e1e9      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800362e:	4b41      	ldr	r3, [pc, #260]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	493d      	ldr	r1, [pc, #244]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800363e:	4313      	orrs	r3, r2
 8003640:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003642:	e040      	b.n	80036c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d023      	beq.n	8003694 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800364c:	4b39      	ldr	r3, [pc, #228]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a38      	ldr	r2, [pc, #224]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003652:	f043 0301 	orr.w	r3, r3, #1
 8003656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003658:	f7fe fb60 	bl	8001d1c <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003660:	f7fe fb5c 	bl	8001d1c <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1c7      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003672:	4b30      	ldr	r3, [pc, #192]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f0      	beq.n	8003660 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800367e:	4b2d      	ldr	r3, [pc, #180]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4929      	ldr	r1, [pc, #164]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800368e:	4313      	orrs	r3, r2
 8003690:	600b      	str	r3, [r1, #0]
 8003692:	e018      	b.n	80036c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003694:	4b27      	ldr	r3, [pc, #156]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a26      	ldr	r2, [pc, #152]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 800369a:	f023 0301 	bic.w	r3, r3, #1
 800369e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a0:	f7fe fb3c 	bl	8001d1c <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a8:	f7fe fb38 	bl	8001d1c <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e1a3      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ba:	4b1e      	ldr	r3, [pc, #120]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d038      	beq.n	8003744 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d019      	beq.n	800370e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036da:	4b16      	ldr	r3, [pc, #88]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80036dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036de:	4a15      	ldr	r2, [pc, #84]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e6:	f7fe fb19 	bl	8001d1c <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ec:	e008      	b.n	8003700 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ee:	f7fe fb15 	bl	8001d1c <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e180      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003700:	4b0c      	ldr	r3, [pc, #48]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0f0      	beq.n	80036ee <HAL_RCC_OscConfig+0x23a>
 800370c:	e01a      	b.n	8003744 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800370e:	4b09      	ldr	r3, [pc, #36]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003712:	4a08      	ldr	r2, [pc, #32]	; (8003734 <HAL_RCC_OscConfig+0x280>)
 8003714:	f023 0301 	bic.w	r3, r3, #1
 8003718:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371a:	f7fe faff 	bl	8001d1c <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003720:	e00a      	b.n	8003738 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003722:	f7fe fafb 	bl	8001d1c <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d903      	bls.n	8003738 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e166      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
 8003734:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003738:	4b92      	ldr	r3, [pc, #584]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 800373a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1ee      	bne.n	8003722 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80a4 	beq.w	800389a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003752:	4b8c      	ldr	r3, [pc, #560]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10d      	bne.n	800377a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800375e:	4b89      	ldr	r3, [pc, #548]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	4a88      	ldr	r2, [pc, #544]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003768:	6413      	str	r3, [r2, #64]	; 0x40
 800376a:	4b86      	ldr	r3, [pc, #536]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003776:	2301      	movs	r3, #1
 8003778:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800377a:	4b83      	ldr	r3, [pc, #524]	; (8003988 <HAL_RCC_OscConfig+0x4d4>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d118      	bne.n	80037b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003786:	4b80      	ldr	r3, [pc, #512]	; (8003988 <HAL_RCC_OscConfig+0x4d4>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a7f      	ldr	r2, [pc, #508]	; (8003988 <HAL_RCC_OscConfig+0x4d4>)
 800378c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003792:	f7fe fac3 	bl	8001d1c <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379a:	f7fe fabf 	bl	8001d1c <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b64      	cmp	r3, #100	; 0x64
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e12a      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ac:	4b76      	ldr	r3, [pc, #472]	; (8003988 <HAL_RCC_OscConfig+0x4d4>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d106      	bne.n	80037ce <HAL_RCC_OscConfig+0x31a>
 80037c0:	4b70      	ldr	r3, [pc, #448]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c4:	4a6f      	ldr	r2, [pc, #444]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6713      	str	r3, [r2, #112]	; 0x70
 80037cc:	e02d      	b.n	800382a <HAL_RCC_OscConfig+0x376>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCC_OscConfig+0x33c>
 80037d6:	4b6b      	ldr	r3, [pc, #428]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037da:	4a6a      	ldr	r2, [pc, #424]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037dc:	f023 0301 	bic.w	r3, r3, #1
 80037e0:	6713      	str	r3, [r2, #112]	; 0x70
 80037e2:	4b68      	ldr	r3, [pc, #416]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e6:	4a67      	ldr	r2, [pc, #412]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037e8:	f023 0304 	bic.w	r3, r3, #4
 80037ec:	6713      	str	r3, [r2, #112]	; 0x70
 80037ee:	e01c      	b.n	800382a <HAL_RCC_OscConfig+0x376>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	2b05      	cmp	r3, #5
 80037f6:	d10c      	bne.n	8003812 <HAL_RCC_OscConfig+0x35e>
 80037f8:	4b62      	ldr	r3, [pc, #392]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fc:	4a61      	ldr	r2, [pc, #388]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	6713      	str	r3, [r2, #112]	; 0x70
 8003804:	4b5f      	ldr	r3, [pc, #380]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	4a5e      	ldr	r2, [pc, #376]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	6713      	str	r3, [r2, #112]	; 0x70
 8003810:	e00b      	b.n	800382a <HAL_RCC_OscConfig+0x376>
 8003812:	4b5c      	ldr	r3, [pc, #368]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003816:	4a5b      	ldr	r2, [pc, #364]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	6713      	str	r3, [r2, #112]	; 0x70
 800381e:	4b59      	ldr	r3, [pc, #356]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003822:	4a58      	ldr	r2, [pc, #352]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003824:	f023 0304 	bic.w	r3, r3, #4
 8003828:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d015      	beq.n	800385e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003832:	f7fe fa73 	bl	8001d1c <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003838:	e00a      	b.n	8003850 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fe fa6f 	bl	8001d1c <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	; 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e0d8      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003850:	4b4c      	ldr	r3, [pc, #304]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0ee      	beq.n	800383a <HAL_RCC_OscConfig+0x386>
 800385c:	e014      	b.n	8003888 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385e:	f7fe fa5d 	bl	8001d1c <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003866:	f7fe fa59 	bl	8001d1c <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e0c2      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800387c:	4b41      	ldr	r3, [pc, #260]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ee      	bne.n	8003866 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d105      	bne.n	800389a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800388e:	4b3d      	ldr	r3, [pc, #244]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	4a3c      	ldr	r2, [pc, #240]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003898:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 80ae 	beq.w	8003a00 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038a4:	4b37      	ldr	r3, [pc, #220]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d06d      	beq.n	800398c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d14b      	bne.n	8003950 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b8:	4b32      	ldr	r3, [pc, #200]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a31      	ldr	r2, [pc, #196]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80038be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c4:	f7fe fa2a 	bl	8001d1c <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ca:	e008      	b.n	80038de <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038cc:	f7fe fa26 	bl	8001d1c <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e091      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038de:	4b29      	ldr	r3, [pc, #164]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1f0      	bne.n	80038cc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69da      	ldr	r2, [r3, #28]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f8:	019b      	lsls	r3, r3, #6
 80038fa:	431a      	orrs	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003900:	085b      	lsrs	r3, r3, #1
 8003902:	3b01      	subs	r3, #1
 8003904:	041b      	lsls	r3, r3, #16
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390c:	061b      	lsls	r3, r3, #24
 800390e:	431a      	orrs	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003914:	071b      	lsls	r3, r3, #28
 8003916:	491b      	ldr	r1, [pc, #108]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003918:	4313      	orrs	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800391c:	4b19      	ldr	r3, [pc, #100]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a18      	ldr	r2, [pc, #96]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003922:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003928:	f7fe f9f8 	bl	8001d1c <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe f9f4 	bl	8001d1c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e05f      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003942:	4b10      	ldr	r3, [pc, #64]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x47c>
 800394e:	e057      	b.n	8003a00 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003956:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800395a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395c:	f7fe f9de 	bl	8001d1c <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003964:	f7fe f9da 	bl	8001d1c <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e045      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003976:	4b03      	ldr	r3, [pc, #12]	; (8003984 <HAL_RCC_OscConfig+0x4d0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x4b0>
 8003982:	e03d      	b.n	8003a00 <HAL_RCC_OscConfig+0x54c>
 8003984:	40023800 	.word	0x40023800
 8003988:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800398c:	4b1f      	ldr	r3, [pc, #124]	; (8003a0c <HAL_RCC_OscConfig+0x558>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d030      	beq.n	80039fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d129      	bne.n	80039fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d122      	bne.n	80039fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039bc:	4013      	ands	r3, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d119      	bne.n	80039fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d2:	085b      	lsrs	r3, r3, #1
 80039d4:	3b01      	subs	r3, #1
 80039d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039d8:	429a      	cmp	r2, r3
 80039da:	d10f      	bne.n	80039fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d107      	bne.n	80039fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d001      	beq.n	8003a00 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40023800 	.word	0x40023800

08003a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e0d0      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a28:	4b6a      	ldr	r3, [pc, #424]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 030f 	and.w	r3, r3, #15
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d910      	bls.n	8003a58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a36:	4b67      	ldr	r3, [pc, #412]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f023 020f 	bic.w	r2, r3, #15
 8003a3e:	4965      	ldr	r1, [pc, #404]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a46:	4b63      	ldr	r3, [pc, #396]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 030f 	and.w	r3, r3, #15
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d001      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e0b8      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d020      	beq.n	8003aa6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a70:	4b59      	ldr	r3, [pc, #356]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	4a58      	ldr	r2, [pc, #352]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0308 	and.w	r3, r3, #8
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d005      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a88:	4b53      	ldr	r3, [pc, #332]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4a52      	ldr	r2, [pc, #328]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a94:	4b50      	ldr	r3, [pc, #320]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	494d      	ldr	r1, [pc, #308]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d040      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d107      	bne.n	8003aca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aba:	4b47      	ldr	r3, [pc, #284]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d115      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e07f      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d107      	bne.n	8003ae2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ad2:	4b41      	ldr	r3, [pc, #260]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d109      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e073      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ae2:	4b3d      	ldr	r3, [pc, #244]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e06b      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003af2:	4b39      	ldr	r3, [pc, #228]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f023 0203 	bic.w	r2, r3, #3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	4936      	ldr	r1, [pc, #216]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b04:	f7fe f90a 	bl	8001d1c <HAL_GetTick>
 8003b08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0a:	e00a      	b.n	8003b22 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b0c:	f7fe f906 	bl	8001d1c <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e053      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b22:	4b2d      	ldr	r3, [pc, #180]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 020c 	and.w	r2, r3, #12
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d1eb      	bne.n	8003b0c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b34:	4b27      	ldr	r3, [pc, #156]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 030f 	and.w	r3, r3, #15
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d210      	bcs.n	8003b64 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b42:	4b24      	ldr	r3, [pc, #144]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 020f 	bic.w	r2, r3, #15
 8003b4a:	4922      	ldr	r1, [pc, #136]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b52:	4b20      	ldr	r3, [pc, #128]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e032      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b70:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4916      	ldr	r1, [pc, #88]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0308 	and.w	r3, r3, #8
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d009      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b8e:	4b12      	ldr	r3, [pc, #72]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	490e      	ldr	r1, [pc, #56]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ba2:	f000 f831 	bl	8003c08 <HAL_RCC_GetSysClockFreq>
 8003ba6:	4601      	mov	r1, r0
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	091b      	lsrs	r3, r3, #4
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	4a0a      	ldr	r2, [pc, #40]	; (8003bdc <HAL_RCC_ClockConfig+0x1cc>)
 8003bb4:	5cd3      	ldrb	r3, [r2, r3]
 8003bb6:	fa21 f303 	lsr.w	r3, r1, r3
 8003bba:	4a09      	ldr	r2, [pc, #36]	; (8003be0 <HAL_RCC_ClockConfig+0x1d0>)
 8003bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bbe:	4b09      	ldr	r3, [pc, #36]	; (8003be4 <HAL_RCC_ClockConfig+0x1d4>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe f866 	bl	8001c94 <HAL_InitTick>

  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40023c00 	.word	0x40023c00
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	08006ff8 	.word	0x08006ff8
 8003be0:	20000004 	.word	0x20000004
 8003be4:	20000008 	.word	0x20000008

08003be8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M7 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 8003bec:	4b05      	ldr	r3, [pc, #20]	; (8003c04 <HAL_RCC_EnableCSS+0x1c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a04      	ldr	r2, [pc, #16]	; (8003c04 <HAL_RCC_EnableCSS+0x1c>)
 8003bf2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003bf6:	6013      	str	r3, [r2, #0]
}
 8003bf8:	bf00      	nop
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800

08003c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	607b      	str	r3, [r7, #4]
 8003c12:	2300      	movs	r3, #0
 8003c14:	60fb      	str	r3, [r7, #12]
 8003c16:	2300      	movs	r3, #0
 8003c18:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c1e:	4b50      	ldr	r3, [pc, #320]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x158>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b04      	cmp	r3, #4
 8003c28:	d007      	beq.n	8003c3a <HAL_RCC_GetSysClockFreq+0x32>
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d008      	beq.n	8003c40 <HAL_RCC_GetSysClockFreq+0x38>
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f040 808d 	bne.w	8003d4e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c34:	4b4b      	ldr	r3, [pc, #300]	; (8003d64 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003c36:	60bb      	str	r3, [r7, #8]
      break;
 8003c38:	e08c      	b.n	8003d54 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c3a:	4b4b      	ldr	r3, [pc, #300]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c3c:	60bb      	str	r3, [r7, #8]
      break;
 8003c3e:	e089      	b.n	8003d54 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c40:	4b47      	ldr	r3, [pc, #284]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x158>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c48:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003c4a:	4b45      	ldr	r3, [pc, #276]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x158>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d023      	beq.n	8003c9e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c56:	4b42      	ldr	r3, [pc, #264]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x158>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	099b      	lsrs	r3, r3, #6
 8003c5c:	f04f 0400 	mov.w	r4, #0
 8003c60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	ea03 0501 	and.w	r5, r3, r1
 8003c6c:	ea04 0602 	and.w	r6, r4, r2
 8003c70:	4a3d      	ldr	r2, [pc, #244]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c72:	fb02 f106 	mul.w	r1, r2, r6
 8003c76:	2200      	movs	r2, #0
 8003c78:	fb02 f205 	mul.w	r2, r2, r5
 8003c7c:	440a      	add	r2, r1
 8003c7e:	493a      	ldr	r1, [pc, #232]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c80:	fba5 0101 	umull	r0, r1, r5, r1
 8003c84:	1853      	adds	r3, r2, r1
 8003c86:	4619      	mov	r1, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f04f 0400 	mov.w	r4, #0
 8003c8e:	461a      	mov	r2, r3
 8003c90:	4623      	mov	r3, r4
 8003c92:	f7fc fb25 	bl	80002e0 <__aeabi_uldivmod>
 8003c96:	4603      	mov	r3, r0
 8003c98:	460c      	mov	r4, r1
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	e049      	b.n	8003d32 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c9e:	4b30      	ldr	r3, [pc, #192]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x158>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	099b      	lsrs	r3, r3, #6
 8003ca4:	f04f 0400 	mov.w	r4, #0
 8003ca8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003cac:	f04f 0200 	mov.w	r2, #0
 8003cb0:	ea03 0501 	and.w	r5, r3, r1
 8003cb4:	ea04 0602 	and.w	r6, r4, r2
 8003cb8:	4629      	mov	r1, r5
 8003cba:	4632      	mov	r2, r6
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	f04f 0400 	mov.w	r4, #0
 8003cc4:	0154      	lsls	r4, r2, #5
 8003cc6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003cca:	014b      	lsls	r3, r1, #5
 8003ccc:	4619      	mov	r1, r3
 8003cce:	4622      	mov	r2, r4
 8003cd0:	1b49      	subs	r1, r1, r5
 8003cd2:	eb62 0206 	sbc.w	r2, r2, r6
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	f04f 0400 	mov.w	r4, #0
 8003cde:	0194      	lsls	r4, r2, #6
 8003ce0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003ce4:	018b      	lsls	r3, r1, #6
 8003ce6:	1a5b      	subs	r3, r3, r1
 8003ce8:	eb64 0402 	sbc.w	r4, r4, r2
 8003cec:	f04f 0100 	mov.w	r1, #0
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	00e2      	lsls	r2, r4, #3
 8003cf6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003cfa:	00d9      	lsls	r1, r3, #3
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4614      	mov	r4, r2
 8003d00:	195b      	adds	r3, r3, r5
 8003d02:	eb44 0406 	adc.w	r4, r4, r6
 8003d06:	f04f 0100 	mov.w	r1, #0
 8003d0a:	f04f 0200 	mov.w	r2, #0
 8003d0e:	02a2      	lsls	r2, r4, #10
 8003d10:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003d14:	0299      	lsls	r1, r3, #10
 8003d16:	460b      	mov	r3, r1
 8003d18:	4614      	mov	r4, r2
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f04f 0400 	mov.w	r4, #0
 8003d24:	461a      	mov	r2, r3
 8003d26:	4623      	mov	r3, r4
 8003d28:	f7fc fada 	bl	80002e0 <__aeabi_uldivmod>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	460c      	mov	r4, r1
 8003d30:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003d32:	4b0b      	ldr	r3, [pc, #44]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x158>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	0c1b      	lsrs	r3, r3, #16
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d4a:	60bb      	str	r3, [r7, #8]
      break;
 8003d4c:	e002      	b.n	8003d54 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d4e:	4b05      	ldr	r3, [pc, #20]	; (8003d64 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003d50:	60bb      	str	r3, [r7, #8]
      break;
 8003d52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d54:	68bb      	ldr	r3, [r7, #8]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	40023800 	.word	0x40023800
 8003d64:	00f42400 	.word	0x00f42400
 8003d68:	017d7840 	.word	0x017d7840

08003d6c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d70:	4b03      	ldr	r3, [pc, #12]	; (8003d80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d72:	681b      	ldr	r3, [r3, #0]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	20000004 	.word	0x20000004

08003d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d88:	f7ff fff0 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003d8c:	4601      	mov	r1, r0
 8003d8e:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	0a9b      	lsrs	r3, r3, #10
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	4a03      	ldr	r2, [pc, #12]	; (8003da8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d9a:	5cd3      	ldrb	r3, [r2, r3]
 8003d9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40023800 	.word	0x40023800
 8003da8:	08007008 	.word	0x08007008

08003dac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003db0:	f7ff ffdc 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003db4:	4601      	mov	r1, r0
 8003db6:	4b05      	ldr	r3, [pc, #20]	; (8003dcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	0b5b      	lsrs	r3, r3, #13
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	4a03      	ldr	r2, [pc, #12]	; (8003dd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dc2:	5cd3      	ldrb	r3, [r2, r3]
 8003dc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	08007008 	.word	0x08007008

08003dd4 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_RCC_NMI_IRQHandler+0x20>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de0:	2b80      	cmp	r3, #128	; 0x80
 8003de2:	d104      	bne.n	8003dee <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003de4:	f000 f80a 	bl	8003dfc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003de8:	4b03      	ldr	r3, [pc, #12]	; (8003df8 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003dea:	2280      	movs	r2, #128	; 0x80
 8003dec:	701a      	strb	r2, [r3, #0]
  }
}
 8003dee:	bf00      	nop
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40023800 	.word	0x40023800
 8003df8:	4002380e 	.word	0x4002380e

08003dfc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003e00:	bf00      	nop
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
	...

08003e0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b088      	sub	sp, #32
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003e14:	2300      	movs	r3, #0
 8003e16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003e24:	2300      	movs	r3, #0
 8003e26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d012      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e34:	4b69      	ldr	r3, [pc, #420]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	4a68      	ldr	r2, [pc, #416]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e3e:	6093      	str	r3, [r2, #8]
 8003e40:	4b66      	ldr	r3, [pc, #408]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e48:	4964      	ldr	r1, [pc, #400]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003e56:	2301      	movs	r3, #1
 8003e58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d017      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e66:	4b5d      	ldr	r3, [pc, #372]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e74:	4959      	ldr	r1, [pc, #356]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e84:	d101      	bne.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003e86:	2301      	movs	r3, #1
 8003e88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003e92:	2301      	movs	r3, #1
 8003e94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d017      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ea2:	4b4e      	ldr	r3, [pc, #312]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ea8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	494a      	ldr	r1, [pc, #296]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ec0:	d101      	bne.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0320 	and.w	r3, r3, #32
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 808b 	beq.w	8004006 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ef0:	4b3a      	ldr	r3, [pc, #232]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef4:	4a39      	ldr	r2, [pc, #228]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003efa:	6413      	str	r3, [r2, #64]	; 0x40
 8003efc:	4b37      	ldr	r3, [pc, #220]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f08:	4b35      	ldr	r3, [pc, #212]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a34      	ldr	r2, [pc, #208]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f14:	f7fd ff02 	bl	8001d1c <HAL_GetTick>
 8003f18:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f1c:	f7fd fefe 	bl	8001d1c <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b64      	cmp	r3, #100	; 0x64
 8003f28:	d901      	bls.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e38d      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f2e:	4b2c      	ldr	r3, [pc, #176]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d0f0      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f3a:	4b28      	ldr	r3, [pc, #160]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f42:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d035      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d02e      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f58:	4b20      	ldr	r3, [pc, #128]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f60:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f62:	4b1e      	ldr	r3, [pc, #120]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f66:	4a1d      	ldr	r2, [pc, #116]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f6c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f6e:	4b1b      	ldr	r3, [pc, #108]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f72:	4a1a      	ldr	r2, [pc, #104]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003f7a:	4a18      	ldr	r2, [pc, #96]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f80:	4b16      	ldr	r3, [pc, #88]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d114      	bne.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f8c:	f7fd fec6 	bl	8001d1c <HAL_GetTick>
 8003f90:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f92:	e00a      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f94:	f7fd fec2 	bl	8001d1c <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e34f      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003faa:	4b0c      	ldr	r3, [pc, #48]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0ee      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fc2:	d111      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003fc4:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003fd0:	4b04      	ldr	r3, [pc, #16]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003fd2:	400b      	ands	r3, r1
 8003fd4:	4901      	ldr	r1, [pc, #4]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	608b      	str	r3, [r1, #8]
 8003fda:	e00b      	b.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	40007000 	.word	0x40007000
 8003fe4:	0ffffcff 	.word	0x0ffffcff
 8003fe8:	4bb3      	ldr	r3, [pc, #716]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	4ab2      	ldr	r2, [pc, #712]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003ff2:	6093      	str	r3, [r2, #8]
 8003ff4:	4bb0      	ldr	r3, [pc, #704]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004000:	49ad      	ldr	r1, [pc, #692]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004002:	4313      	orrs	r3, r2
 8004004:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0310 	and.w	r3, r3, #16
 800400e:	2b00      	cmp	r3, #0
 8004010:	d010      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004012:	4ba9      	ldr	r3, [pc, #676]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004014:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004018:	4aa7      	ldr	r2, [pc, #668]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800401a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800401e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004022:	4ba5      	ldr	r3, [pc, #660]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004024:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800402c:	49a2      	ldr	r1, [pc, #648]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800402e:	4313      	orrs	r3, r2
 8004030:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00a      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004040:	4b9d      	ldr	r3, [pc, #628]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004046:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800404e:	499a      	ldr	r1, [pc, #616]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004050:	4313      	orrs	r3, r2
 8004052:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00a      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004062:	4b95      	ldr	r3, [pc, #596]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004064:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004068:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004070:	4991      	ldr	r1, [pc, #580]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004072:	4313      	orrs	r3, r2
 8004074:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d00a      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004084:	4b8c      	ldr	r3, [pc, #560]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004092:	4989      	ldr	r1, [pc, #548]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004094:	4313      	orrs	r3, r2
 8004096:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00a      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040a6:	4b84      	ldr	r3, [pc, #528]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b4:	4980      	ldr	r1, [pc, #512]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00a      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040c8:	4b7b      	ldr	r3, [pc, #492]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ce:	f023 0203 	bic.w	r2, r3, #3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d6:	4978      	ldr	r1, [pc, #480]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00a      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040ea:	4b73      	ldr	r3, [pc, #460]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f0:	f023 020c 	bic.w	r2, r3, #12
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f8:	496f      	ldr	r1, [pc, #444]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00a      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800410c:	4b6a      	ldr	r3, [pc, #424]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800410e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004112:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800411a:	4967      	ldr	r1, [pc, #412]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800411c:	4313      	orrs	r3, r2
 800411e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800412e:	4b62      	ldr	r3, [pc, #392]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004134:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800413c:	495e      	ldr	r1, [pc, #376]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800413e:	4313      	orrs	r3, r2
 8004140:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004150:	4b59      	ldr	r3, [pc, #356]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004156:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415e:	4956      	ldr	r1, [pc, #344]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004160:	4313      	orrs	r3, r2
 8004162:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004172:	4b51      	ldr	r3, [pc, #324]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004178:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004180:	494d      	ldr	r1, [pc, #308]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004194:	4b48      	ldr	r3, [pc, #288]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800419a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a2:	4945      	ldr	r1, [pc, #276]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80041b6:	4b40      	ldr	r3, [pc, #256]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c4:	493c      	ldr	r1, [pc, #240]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041d8:	4b37      	ldr	r3, [pc, #220]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041e6:	4934      	ldr	r1, [pc, #208]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d011      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80041fa:	4b2f      	ldr	r3, [pc, #188]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004200:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004208:	492b      	ldr	r1, [pc, #172]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004214:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004218:	d101      	bne.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800421a:	2301      	movs	r3, #1
 800421c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0308 	and.w	r3, r3, #8
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800422a:	2301      	movs	r3, #1
 800422c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00a      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800423a:	4b1f      	ldr	r3, [pc, #124]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800423c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004240:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004248:	491b      	ldr	r1, [pc, #108]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800424a:	4313      	orrs	r3, r2
 800424c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d00b      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800425c:	4b16      	ldr	r3, [pc, #88]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800425e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004262:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800426c:	4912      	ldr	r1, [pc, #72]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800426e:	4313      	orrs	r3, r2
 8004270:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00b      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004280:	4b0d      	ldr	r3, [pc, #52]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004282:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004286:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004290:	4909      	ldr	r1, [pc, #36]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004292:	4313      	orrs	r3, r2
 8004294:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00f      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042a4:	4b04      	ldr	r3, [pc, #16]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042aa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b4:	e002      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80042b6:	bf00      	nop
 80042b8:	40023800 	.word	0x40023800
 80042bc:	4985      	ldr	r1, [pc, #532]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00b      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042d0:	4b80      	ldr	r3, [pc, #512]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80042d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042d6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042e0:	497c      	ldr	r1, [pc, #496]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d005      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80042f6:	f040 80d6 	bne.w	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80042fa:	4b76      	ldr	r3, [pc, #472]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a75      	ldr	r2, [pc, #468]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004300:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004304:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004306:	f7fd fd09 	bl	8001d1c <HAL_GetTick>
 800430a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800430c:	e008      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800430e:	f7fd fd05 	bl	8001d1c <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	2b64      	cmp	r3, #100	; 0x64
 800431a:	d901      	bls.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e194      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004320:	4b6c      	ldr	r3, [pc, #432]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1f0      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d021      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433c:	2b00      	cmp	r3, #0
 800433e:	d11d      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004340:	4b64      	ldr	r3, [pc, #400]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004342:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004346:	0c1b      	lsrs	r3, r3, #16
 8004348:	f003 0303 	and.w	r3, r3, #3
 800434c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800434e:	4b61      	ldr	r3, [pc, #388]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004350:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004354:	0e1b      	lsrs	r3, r3, #24
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	019a      	lsls	r2, r3, #6
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	041b      	lsls	r3, r3, #16
 8004366:	431a      	orrs	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	061b      	lsls	r3, r3, #24
 800436c:	431a      	orrs	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	071b      	lsls	r3, r3, #28
 8004374:	4957      	ldr	r1, [pc, #348]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d004      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800439a:	2b00      	cmp	r3, #0
 800439c:	d02e      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043a6:	d129      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80043a8:	4b4a      	ldr	r3, [pc, #296]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80043aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043ae:	0c1b      	lsrs	r3, r3, #16
 80043b0:	f003 0303 	and.w	r3, r3, #3
 80043b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80043b6:	4b47      	ldr	r3, [pc, #284]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80043b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043bc:	0f1b      	lsrs	r3, r3, #28
 80043be:	f003 0307 	and.w	r3, r3, #7
 80043c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	019a      	lsls	r2, r3, #6
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	041b      	lsls	r3, r3, #16
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	061b      	lsls	r3, r3, #24
 80043d6:	431a      	orrs	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	071b      	lsls	r3, r3, #28
 80043dc:	493d      	ldr	r1, [pc, #244]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80043e4:	4b3b      	ldr	r3, [pc, #236]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80043e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043ea:	f023 021f 	bic.w	r2, r3, #31
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	3b01      	subs	r3, #1
 80043f4:	4937      	ldr	r1, [pc, #220]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01d      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004408:	4b32      	ldr	r3, [pc, #200]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800440a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800440e:	0e1b      	lsrs	r3, r3, #24
 8004410:	f003 030f 	and.w	r3, r3, #15
 8004414:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004416:	4b2f      	ldr	r3, [pc, #188]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004418:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800441c:	0f1b      	lsrs	r3, r3, #28
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	019a      	lsls	r2, r3, #6
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	041b      	lsls	r3, r3, #16
 8004430:	431a      	orrs	r2, r3
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	061b      	lsls	r3, r3, #24
 8004436:	431a      	orrs	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	071b      	lsls	r3, r3, #28
 800443c:	4925      	ldr	r1, [pc, #148]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800443e:	4313      	orrs	r3, r2
 8004440:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d011      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	019a      	lsls	r2, r3, #6
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	041b      	lsls	r3, r3, #16
 800445c:	431a      	orrs	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	061b      	lsls	r3, r3, #24
 8004464:	431a      	orrs	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	071b      	lsls	r3, r3, #28
 800446c:	4919      	ldr	r1, [pc, #100]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800446e:	4313      	orrs	r3, r2
 8004470:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004474:	4b17      	ldr	r3, [pc, #92]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a16      	ldr	r2, [pc, #88]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800447a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800447e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004480:	f7fd fc4c 	bl	8001d1c <HAL_GetTick>
 8004484:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004486:	e008      	b.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004488:	f7fd fc48 	bl	8001d1c <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b64      	cmp	r3, #100	; 0x64
 8004494:	d901      	bls.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e0d7      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800449a:	4b0e      	ldr	r3, [pc, #56]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0f0      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	f040 80cd 	bne.w	8004648 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80044ae:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80044b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ba:	f7fd fc2f 	bl	8001d1c <HAL_GetTick>
 80044be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044c0:	e00a      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044c2:	f7fd fc2b 	bl	8001d1c <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b64      	cmp	r3, #100	; 0x64
 80044ce:	d903      	bls.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e0ba      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80044d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044d8:	4b5e      	ldr	r3, [pc, #376]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80044e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80044e4:	d0ed      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d009      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004502:	2b00      	cmp	r3, #0
 8004504:	d02e      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d12a      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800450e:	4b51      	ldr	r3, [pc, #324]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004514:	0c1b      	lsrs	r3, r3, #16
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800451c:	4b4d      	ldr	r3, [pc, #308]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004522:	0f1b      	lsrs	r3, r3, #28
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	019a      	lsls	r2, r3, #6
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	041b      	lsls	r3, r3, #16
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	061b      	lsls	r3, r3, #24
 800453c:	431a      	orrs	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	071b      	lsls	r3, r3, #28
 8004542:	4944      	ldr	r1, [pc, #272]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800454a:	4b42      	ldr	r3, [pc, #264]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800454c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004550:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004558:	3b01      	subs	r3, #1
 800455a:	021b      	lsls	r3, r3, #8
 800455c:	493d      	ldr	r1, [pc, #244]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800455e:	4313      	orrs	r3, r2
 8004560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d022      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004578:	d11d      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800457a:	4b36      	ldr	r3, [pc, #216]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800457c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004580:	0e1b      	lsrs	r3, r3, #24
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004588:	4b32      	ldr	r3, [pc, #200]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800458e:	0f1b      	lsrs	r3, r3, #28
 8004590:	f003 0307 	and.w	r3, r3, #7
 8004594:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	019a      	lsls	r2, r3, #6
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	041b      	lsls	r3, r3, #16
 80045a2:	431a      	orrs	r2, r3
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	061b      	lsls	r3, r3, #24
 80045a8:	431a      	orrs	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	071b      	lsls	r3, r3, #28
 80045ae:	4929      	ldr	r1, [pc, #164]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d028      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045c2:	4b24      	ldr	r3, [pc, #144]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80045c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c8:	0e1b      	lsrs	r3, r3, #24
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80045d0:	4b20      	ldr	r3, [pc, #128]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d6:	0c1b      	lsrs	r3, r3, #16
 80045d8:	f003 0303 	and.w	r3, r3, #3
 80045dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	019a      	lsls	r2, r3, #6
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	041b      	lsls	r3, r3, #16
 80045e8:	431a      	orrs	r2, r3
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	061b      	lsls	r3, r3, #24
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	071b      	lsls	r3, r3, #28
 80045f6:	4917      	ldr	r1, [pc, #92]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80045fe:	4b15      	ldr	r3, [pc, #84]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004604:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	4911      	ldr	r1, [pc, #68]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004614:	4b0f      	ldr	r3, [pc, #60]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0e      	ldr	r2, [pc, #56]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800461a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800461e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004620:	f7fd fb7c 	bl	8001d1c <HAL_GetTick>
 8004624:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004626:	e008      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004628:	f7fd fb78 	bl	8001d1c <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b64      	cmp	r3, #100	; 0x64
 8004634:	d901      	bls.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e007      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800463a:	4b06      	ldr	r3, [pc, #24]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004642:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004646:	d1ef      	bne.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800

08004658 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e01d      	b.n	80046a6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d106      	bne.n	8004684 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7fd f87e 	bl	8001780 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3304      	adds	r3, #4
 8004694:	4619      	mov	r1, r3
 8004696:	4610      	mov	r0, r2
 8004698:	f000 f966 	bl	8004968 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2201      	movs	r2, #1
 80046c0:	6839      	ldr	r1, [r7, #0]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 fc4e 	bl	8004f64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a17      	ldr	r2, [pc, #92]	; (800472c <HAL_TIM_PWM_Start+0x7c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d004      	beq.n	80046dc <HAL_TIM_PWM_Start+0x2c>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a16      	ldr	r2, [pc, #88]	; (8004730 <HAL_TIM_PWM_Start+0x80>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d101      	bne.n	80046e0 <HAL_TIM_PWM_Start+0x30>
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <HAL_TIM_PWM_Start+0x32>
 80046e0:	2300      	movs	r3, #0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	4b0d      	ldr	r3, [pc, #52]	; (8004734 <HAL_TIM_PWM_Start+0x84>)
 80046fe:	4013      	ands	r3, r2
 8004700:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2b06      	cmp	r3, #6
 8004706:	d00b      	beq.n	8004720 <HAL_TIM_PWM_Start+0x70>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800470e:	d007      	beq.n	8004720 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	40010000 	.word	0x40010000
 8004730:	40010400 	.word	0x40010400
 8004734:	00010007 	.word	0x00010007

08004738 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800474a:	2b01      	cmp	r3, #1
 800474c:	d101      	bne.n	8004752 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800474e:	2302      	movs	r3, #2
 8004750:	e105      	b.n	800495e <HAL_TIM_PWM_ConfigChannel+0x226>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2202      	movs	r2, #2
 800475e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b14      	cmp	r3, #20
 8004766:	f200 80f0 	bhi.w	800494a <HAL_TIM_PWM_ConfigChannel+0x212>
 800476a:	a201      	add	r2, pc, #4	; (adr r2, 8004770 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800476c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004770:	080047c5 	.word	0x080047c5
 8004774:	0800494b 	.word	0x0800494b
 8004778:	0800494b 	.word	0x0800494b
 800477c:	0800494b 	.word	0x0800494b
 8004780:	08004805 	.word	0x08004805
 8004784:	0800494b 	.word	0x0800494b
 8004788:	0800494b 	.word	0x0800494b
 800478c:	0800494b 	.word	0x0800494b
 8004790:	08004847 	.word	0x08004847
 8004794:	0800494b 	.word	0x0800494b
 8004798:	0800494b 	.word	0x0800494b
 800479c:	0800494b 	.word	0x0800494b
 80047a0:	08004887 	.word	0x08004887
 80047a4:	0800494b 	.word	0x0800494b
 80047a8:	0800494b 	.word	0x0800494b
 80047ac:	0800494b 	.word	0x0800494b
 80047b0:	080048c9 	.word	0x080048c9
 80047b4:	0800494b 	.word	0x0800494b
 80047b8:	0800494b 	.word	0x0800494b
 80047bc:	0800494b 	.word	0x0800494b
 80047c0:	08004909 	.word	0x08004909
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68b9      	ldr	r1, [r7, #8]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f000 f96c 	bl	8004aa8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	699a      	ldr	r2, [r3, #24]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0208 	orr.w	r2, r2, #8
 80047de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	699a      	ldr	r2, [r3, #24]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0204 	bic.w	r2, r2, #4
 80047ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6999      	ldr	r1, [r3, #24]
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	691a      	ldr	r2, [r3, #16]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	619a      	str	r2, [r3, #24]
      break;
 8004802:	e0a3      	b.n	800494c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68b9      	ldr	r1, [r7, #8]
 800480a:	4618      	mov	r0, r3
 800480c:	f000 f9be 	bl	8004b8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699a      	ldr	r2, [r3, #24]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800481e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699a      	ldr	r2, [r3, #24]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800482e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	6999      	ldr	r1, [r3, #24]
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	021a      	lsls	r2, r3, #8
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	619a      	str	r2, [r3, #24]
      break;
 8004844:	e082      	b.n	800494c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68b9      	ldr	r1, [r7, #8]
 800484c:	4618      	mov	r0, r3
 800484e:	f000 fa15 	bl	8004c7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69da      	ldr	r2, [r3, #28]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 0208 	orr.w	r2, r2, #8
 8004860:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	69da      	ldr	r2, [r3, #28]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0204 	bic.w	r2, r2, #4
 8004870:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69d9      	ldr	r1, [r3, #28]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	691a      	ldr	r2, [r3, #16]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	61da      	str	r2, [r3, #28]
      break;
 8004884:	e062      	b.n	800494c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68b9      	ldr	r1, [r7, #8]
 800488c:	4618      	mov	r0, r3
 800488e:	f000 fa6b 	bl	8004d68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	69da      	ldr	r2, [r3, #28]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	69da      	ldr	r2, [r3, #28]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	69d9      	ldr	r1, [r3, #28]
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	021a      	lsls	r2, r3, #8
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	430a      	orrs	r2, r1
 80048c4:	61da      	str	r2, [r3, #28]
      break;
 80048c6:	e041      	b.n	800494c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68b9      	ldr	r1, [r7, #8]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 faa2 	bl	8004e18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0208 	orr.w	r2, r2, #8
 80048e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0204 	bic.w	r2, r2, #4
 80048f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	691a      	ldr	r2, [r3, #16]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004906:	e021      	b.n	800494c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68b9      	ldr	r1, [r7, #8]
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fad4 	bl	8004ebc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004922:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004932:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	021a      	lsls	r2, r3, #8
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004948:	e000      	b.n	800494c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800494a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop

08004968 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a40      	ldr	r2, [pc, #256]	; (8004a7c <TIM_Base_SetConfig+0x114>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d013      	beq.n	80049a8 <TIM_Base_SetConfig+0x40>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004986:	d00f      	beq.n	80049a8 <TIM_Base_SetConfig+0x40>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a3d      	ldr	r2, [pc, #244]	; (8004a80 <TIM_Base_SetConfig+0x118>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d00b      	beq.n	80049a8 <TIM_Base_SetConfig+0x40>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a3c      	ldr	r2, [pc, #240]	; (8004a84 <TIM_Base_SetConfig+0x11c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d007      	beq.n	80049a8 <TIM_Base_SetConfig+0x40>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a3b      	ldr	r2, [pc, #236]	; (8004a88 <TIM_Base_SetConfig+0x120>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d003      	beq.n	80049a8 <TIM_Base_SetConfig+0x40>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a3a      	ldr	r2, [pc, #232]	; (8004a8c <TIM_Base_SetConfig+0x124>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d108      	bne.n	80049ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a2f      	ldr	r2, [pc, #188]	; (8004a7c <TIM_Base_SetConfig+0x114>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d02b      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c8:	d027      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a2c      	ldr	r2, [pc, #176]	; (8004a80 <TIM_Base_SetConfig+0x118>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d023      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a2b      	ldr	r2, [pc, #172]	; (8004a84 <TIM_Base_SetConfig+0x11c>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d01f      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2a      	ldr	r2, [pc, #168]	; (8004a88 <TIM_Base_SetConfig+0x120>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d01b      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a29      	ldr	r2, [pc, #164]	; (8004a8c <TIM_Base_SetConfig+0x124>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d017      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a28      	ldr	r2, [pc, #160]	; (8004a90 <TIM_Base_SetConfig+0x128>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d013      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a27      	ldr	r2, [pc, #156]	; (8004a94 <TIM_Base_SetConfig+0x12c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00f      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a26      	ldr	r2, [pc, #152]	; (8004a98 <TIM_Base_SetConfig+0x130>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00b      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a25      	ldr	r2, [pc, #148]	; (8004a9c <TIM_Base_SetConfig+0x134>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d007      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a24      	ldr	r2, [pc, #144]	; (8004aa0 <TIM_Base_SetConfig+0x138>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d003      	beq.n	8004a1a <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a23      	ldr	r2, [pc, #140]	; (8004aa4 <TIM_Base_SetConfig+0x13c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d108      	bne.n	8004a2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <TIM_Base_SetConfig+0x114>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d003      	beq.n	8004a60 <TIM_Base_SetConfig+0xf8>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a0c      	ldr	r2, [pc, #48]	; (8004a8c <TIM_Base_SetConfig+0x124>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d103      	bne.n	8004a68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	615a      	str	r2, [r3, #20]
}
 8004a6e:	bf00      	nop
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40010400 	.word	0x40010400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800
 8004a9c:	40001800 	.word	0x40001800
 8004aa0:	40001c00 	.word	0x40001c00
 8004aa4:	40002000 	.word	0x40002000

08004aa8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f023 0201 	bic.w	r2, r3, #1
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4b2b      	ldr	r3, [pc, #172]	; (8004b80 <TIM_OC1_SetConfig+0xd8>)
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f023 0303 	bic.w	r3, r3, #3
 8004ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f023 0302 	bic.w	r3, r3, #2
 8004af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a21      	ldr	r2, [pc, #132]	; (8004b84 <TIM_OC1_SetConfig+0xdc>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d003      	beq.n	8004b0c <TIM_OC1_SetConfig+0x64>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a20      	ldr	r2, [pc, #128]	; (8004b88 <TIM_OC1_SetConfig+0xe0>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d10c      	bne.n	8004b26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f023 0308 	bic.w	r3, r3, #8
 8004b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f023 0304 	bic.w	r3, r3, #4
 8004b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a16      	ldr	r2, [pc, #88]	; (8004b84 <TIM_OC1_SetConfig+0xdc>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d003      	beq.n	8004b36 <TIM_OC1_SetConfig+0x8e>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a15      	ldr	r2, [pc, #84]	; (8004b88 <TIM_OC1_SetConfig+0xe0>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d111      	bne.n	8004b5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	621a      	str	r2, [r3, #32]
}
 8004b74:	bf00      	nop
 8004b76:	371c      	adds	r7, #28
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	fffeff8f 	.word	0xfffeff8f
 8004b84:	40010000 	.word	0x40010000
 8004b88:	40010400 	.word	0x40010400

08004b8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	f023 0210 	bic.w	r2, r3, #16
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4b2e      	ldr	r3, [pc, #184]	; (8004c70 <TIM_OC2_SetConfig+0xe4>)
 8004bb8:	4013      	ands	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f023 0320 	bic.w	r3, r3, #32
 8004bd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a23      	ldr	r2, [pc, #140]	; (8004c74 <TIM_OC2_SetConfig+0xe8>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d003      	beq.n	8004bf4 <TIM_OC2_SetConfig+0x68>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a22      	ldr	r2, [pc, #136]	; (8004c78 <TIM_OC2_SetConfig+0xec>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d10d      	bne.n	8004c10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a18      	ldr	r2, [pc, #96]	; (8004c74 <TIM_OC2_SetConfig+0xe8>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d003      	beq.n	8004c20 <TIM_OC2_SetConfig+0x94>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a17      	ldr	r2, [pc, #92]	; (8004c78 <TIM_OC2_SetConfig+0xec>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d113      	bne.n	8004c48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	621a      	str	r2, [r3, #32]
}
 8004c62:	bf00      	nop
 8004c64:	371c      	adds	r7, #28
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	feff8fff 	.word	0xfeff8fff
 8004c74:	40010000 	.word	0x40010000
 8004c78:	40010400 	.word	0x40010400

08004c7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b087      	sub	sp, #28
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	4b2d      	ldr	r3, [pc, #180]	; (8004d5c <TIM_OC3_SetConfig+0xe0>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f023 0303 	bic.w	r3, r3, #3
 8004cb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a22      	ldr	r2, [pc, #136]	; (8004d60 <TIM_OC3_SetConfig+0xe4>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d003      	beq.n	8004ce2 <TIM_OC3_SetConfig+0x66>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a21      	ldr	r2, [pc, #132]	; (8004d64 <TIM_OC3_SetConfig+0xe8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d10d      	bne.n	8004cfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ce8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	021b      	lsls	r3, r3, #8
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a17      	ldr	r2, [pc, #92]	; (8004d60 <TIM_OC3_SetConfig+0xe4>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d003      	beq.n	8004d0e <TIM_OC3_SetConfig+0x92>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a16      	ldr	r2, [pc, #88]	; (8004d64 <TIM_OC3_SetConfig+0xe8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d113      	bne.n	8004d36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	621a      	str	r2, [r3, #32]
}
 8004d50:	bf00      	nop
 8004d52:	371c      	adds	r7, #28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	fffeff8f 	.word	0xfffeff8f
 8004d60:	40010000 	.word	0x40010000
 8004d64:	40010400 	.word	0x40010400

08004d68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b087      	sub	sp, #28
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	4b1e      	ldr	r3, [pc, #120]	; (8004e0c <TIM_OC4_SetConfig+0xa4>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	021b      	lsls	r3, r3, #8
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004db2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	031b      	lsls	r3, r3, #12
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a13      	ldr	r2, [pc, #76]	; (8004e10 <TIM_OC4_SetConfig+0xa8>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d003      	beq.n	8004dd0 <TIM_OC4_SetConfig+0x68>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a12      	ldr	r2, [pc, #72]	; (8004e14 <TIM_OC4_SetConfig+0xac>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d109      	bne.n	8004de4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	019b      	lsls	r3, r3, #6
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	feff8fff 	.word	0xfeff8fff
 8004e10:	40010000 	.word	0x40010000
 8004e14:	40010400 	.word	0x40010400

08004e18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	4b1b      	ldr	r3, [pc, #108]	; (8004eb0 <TIM_OC5_SetConfig+0x98>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e58:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	041b      	lsls	r3, r3, #16
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a12      	ldr	r2, [pc, #72]	; (8004eb4 <TIM_OC5_SetConfig+0x9c>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d003      	beq.n	8004e76 <TIM_OC5_SetConfig+0x5e>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a11      	ldr	r2, [pc, #68]	; (8004eb8 <TIM_OC5_SetConfig+0xa0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d109      	bne.n	8004e8a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	621a      	str	r2, [r3, #32]
}
 8004ea4:	bf00      	nop
 8004ea6:	371c      	adds	r7, #28
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	fffeff8f 	.word	0xfffeff8f
 8004eb4:	40010000 	.word	0x40010000
 8004eb8:	40010400 	.word	0x40010400

08004ebc <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	4b1c      	ldr	r3, [pc, #112]	; (8004f58 <TIM_OC6_SetConfig+0x9c>)
 8004ee8:	4013      	ands	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004efe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	051b      	lsls	r3, r3, #20
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a13      	ldr	r2, [pc, #76]	; (8004f5c <TIM_OC6_SetConfig+0xa0>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d003      	beq.n	8004f1c <TIM_OC6_SetConfig+0x60>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a12      	ldr	r2, [pc, #72]	; (8004f60 <TIM_OC6_SetConfig+0xa4>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d109      	bne.n	8004f30 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	029b      	lsls	r3, r3, #10
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	621a      	str	r2, [r3, #32]
}
 8004f4a:	bf00      	nop
 8004f4c:	371c      	adds	r7, #28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	feff8fff 	.word	0xfeff8fff
 8004f5c:	40010000 	.word	0x40010000
 8004f60:	40010400 	.word	0x40010400

08004f64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	f003 031f 	and.w	r3, r3, #31
 8004f76:	2201      	movs	r2, #1
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a1a      	ldr	r2, [r3, #32]
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	43db      	mvns	r3, r3
 8004f86:	401a      	ands	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a1a      	ldr	r2, [r3, #32]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 031f 	and.w	r3, r3, #31
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	fa01 f303 	lsl.w	r3, r1, r3
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	621a      	str	r2, [r3, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
	...

08004fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e06d      	b.n	80050a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a30      	ldr	r2, [pc, #192]	; (80050b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d004      	beq.n	8004ffc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a2f      	ldr	r2, [pc, #188]	; (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d108      	bne.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005002:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005014:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	4313      	orrs	r3, r2
 800501e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a20      	ldr	r2, [pc, #128]	; (80050b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d022      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800503a:	d01d      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a1d      	ldr	r2, [pc, #116]	; (80050b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d018      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a1c      	ldr	r2, [pc, #112]	; (80050bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d013      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a1a      	ldr	r2, [pc, #104]	; (80050c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00e      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a15      	ldr	r2, [pc, #84]	; (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d009      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a16      	ldr	r2, [pc, #88]	; (80050c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d004      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a15      	ldr	r2, [pc, #84]	; (80050c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d10c      	bne.n	8005092 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800507e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	4313      	orrs	r3, r2
 8005088:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3714      	adds	r7, #20
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	40010000 	.word	0x40010000
 80050b4:	40010400 	.word	0x40010400
 80050b8:	40000400 	.word	0x40000400
 80050bc:	40000800 	.word	0x40000800
 80050c0:	40000c00 	.word	0x40000c00
 80050c4:	40014000 	.word	0x40014000
 80050c8:	40001800 	.word	0x40001800

080050cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050e4:	2302      	movs	r3, #2
 80050e6:	e065      	b.n	80051b4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	4313      	orrs	r3, r2
 800510a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	4313      	orrs	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4313      	orrs	r3, r2
 8005126:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514e:	4313      	orrs	r3, r2
 8005150:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	041b      	lsls	r3, r3, #16
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a16      	ldr	r2, [pc, #88]	; (80051c0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d004      	beq.n	8005176 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a14      	ldr	r2, [pc, #80]	; (80051c4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d115      	bne.n	80051a2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	051b      	lsls	r3, r3, #20
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	69db      	ldr	r3, [r3, #28]
 8005190:	4313      	orrs	r3, r2
 8005192:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	4313      	orrs	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3714      	adds	r7, #20
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	40010000 	.word	0x40010000
 80051c4:	40010400 	.word	0x40010400

080051c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e040      	b.n	800525c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d106      	bne.n	80051f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fc fb5c 	bl	80018a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2224      	movs	r2, #36	; 0x24
 80051f4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 0201 	bic.w	r2, r2, #1
 8005204:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 faae 	bl	8005768 <UART_SetConfig>
 800520c:	4603      	mov	r3, r0
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e022      	b.n	800525c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fd4c 	bl	8005cbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005232:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005242:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f042 0201 	orr.w	r2, r2, #1
 8005252:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 fdd3 	bl	8005e00 <UART_CheckIdleState>
 800525a:	4603      	mov	r3, r0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	4613      	mov	r3, r2
 8005270:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005276:	2b20      	cmp	r3, #32
 8005278:	d164      	bne.n	8005344 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d002      	beq.n	8005286 <HAL_UART_Transmit_DMA+0x22>
 8005280:	88fb      	ldrh	r3, [r7, #6]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e05d      	b.n	8005346 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005290:	2b01      	cmp	r3, #1
 8005292:	d101      	bne.n	8005298 <HAL_UART_Transmit_DMA+0x34>
 8005294:	2302      	movs	r3, #2
 8005296:	e056      	b.n	8005346 <HAL_UART_Transmit_DMA+0xe2>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	88fa      	ldrh	r2, [r7, #6]
 80052aa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	88fa      	ldrh	r2, [r7, #6]
 80052b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2221      	movs	r2, #33	; 0x21
 80052c0:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d02a      	beq.n	8005320 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052ce:	4a20      	ldr	r2, [pc, #128]	; (8005350 <HAL_UART_Transmit_DMA+0xec>)
 80052d0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052d6:	4a1f      	ldr	r2, [pc, #124]	; (8005354 <HAL_UART_Transmit_DMA+0xf0>)
 80052d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052de:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <HAL_UART_Transmit_DMA+0xf4>)
 80052e0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052e6:	2200      	movs	r2, #0
 80052e8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052f2:	4619      	mov	r1, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3328      	adds	r3, #40	; 0x28
 80052fa:	461a      	mov	r2, r3
 80052fc:	88fb      	ldrh	r3, [r7, #6]
 80052fe:	f7fc fed9 	bl	80020b4 <HAL_DMA_Start_IT>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2210      	movs	r2, #16
 800530c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2220      	movs	r2, #32
 800531a:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e012      	b.n	8005346 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2240      	movs	r2, #64	; 0x40
 8005326:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689a      	ldr	r2, [r3, #8]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800533e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	e000      	b.n	8005346 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005344:	2302      	movs	r3, #2
  }
}
 8005346:	4618      	mov	r0, r3
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	08005feb 	.word	0x08005feb
 8005354:	0800603b 	.word	0x0800603b
 8005358:	080060d7 	.word	0x080060d7

0800535c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	4613      	mov	r3, r2
 8005368:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800536e:	2b20      	cmp	r3, #32
 8005370:	d16c      	bne.n	800544c <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <HAL_UART_Receive_DMA+0x22>
 8005378:	88fb      	ldrh	r3, [r7, #6]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e065      	b.n	800544e <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005388:	2b01      	cmp	r3, #1
 800538a:	d101      	bne.n	8005390 <HAL_UART_Receive_DMA+0x34>
 800538c:	2302      	movs	r3, #2
 800538e:	e05e      	b.n	800544e <HAL_UART_Receive_DMA+0xf2>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	88fa      	ldrh	r2, [r7, #6]
 80053a2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2222      	movs	r2, #34	; 0x22
 80053b0:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d02a      	beq.n	8005410 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053be:	4a26      	ldr	r2, [pc, #152]	; (8005458 <HAL_UART_Receive_DMA+0xfc>)
 80053c0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053c6:	4a25      	ldr	r2, [pc, #148]	; (800545c <HAL_UART_Receive_DMA+0x100>)
 80053c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ce:	4a24      	ldr	r2, [pc, #144]	; (8005460 <HAL_UART_Receive_DMA+0x104>)
 80053d0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053d6:	2200      	movs	r2, #0
 80053d8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	3324      	adds	r3, #36	; 0x24
 80053e4:	4619      	mov	r1, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ea:	461a      	mov	r2, r3
 80053ec:	88fb      	ldrh	r3, [r7, #6]
 80053ee:	f7fc fe61 	bl	80020b4 <HAL_DMA_Start_IT>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00b      	beq.n	8005410 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2210      	movs	r2, #16
 80053fc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2220      	movs	r2, #32
 800540a:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e01e      	b.n	800544e <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005426:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689a      	ldr	r2, [r3, #8]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f042 0201 	orr.w	r2, r2, #1
 8005436:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689a      	ldr	r2, [r3, #8]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005446:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8005448:	2300      	movs	r3, #0
 800544a:	e000      	b.n	800544e <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800544c:	2302      	movs	r3, #2
  }
}
 800544e:	4618      	mov	r0, r3
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	08006057 	.word	0x08006057
 800545c:	080060bb 	.word	0x080060bb
 8005460:	080060d7 	.word	0x080060d7

08005464 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b088      	sub	sp, #32
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005484:	69fa      	ldr	r2, [r7, #28]
 8005486:	f640 030f 	movw	r3, #2063	; 0x80f
 800548a:	4013      	ands	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d113      	bne.n	80054bc <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	f003 0320 	and.w	r3, r3, #32
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00e      	beq.n	80054bc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	f003 0320 	and.w	r3, r3, #32
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d009      	beq.n	80054bc <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 8114 	beq.w	80056da <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	4798      	blx	r3
      }
      return;
 80054ba:	e10e      	b.n	80056da <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 80d6 	beq.w	8005670 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d105      	bne.n	80054da <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 80cb 	beq.w	8005670 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00e      	beq.n	8005502 <HAL_UART_IRQHandler+0x9e>
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d009      	beq.n	8005502 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2201      	movs	r2, #1
 80054f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054fa:	f043 0201 	orr.w	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00e      	beq.n	800552a <HAL_UART_IRQHandler+0xc6>
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2202      	movs	r2, #2
 800551c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005522:	f043 0204 	orr.w	r2, r3, #4
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00e      	beq.n	8005552 <HAL_UART_IRQHandler+0xee>
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d009      	beq.n	8005552 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2204      	movs	r2, #4
 8005544:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800554a:	f043 0202 	orr.w	r2, r3, #2
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d013      	beq.n	8005584 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	d104      	bne.n	8005570 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800556c:	2b00      	cmp	r3, #0
 800556e:	d009      	beq.n	8005584 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2208      	movs	r2, #8
 8005576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800557c:	f043 0208 	orr.w	r2, r3, #8
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00f      	beq.n	80055ae <HAL_UART_IRQHandler+0x14a>
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00a      	beq.n	80055ae <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055a6:	f043 0220 	orr.w	r2, r3, #32
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 8093 	beq.w	80056de <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00c      	beq.n	80055dc <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d007      	beq.n	80055dc <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055e0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ec:	2b40      	cmp	r3, #64	; 0x40
 80055ee:	d004      	beq.n	80055fa <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d031      	beq.n	800565e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fcd5 	bl	8005faa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560a:	2b40      	cmp	r3, #64	; 0x40
 800560c:	d123      	bne.n	8005656 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689a      	ldr	r2, [r3, #8]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800561c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005622:	2b00      	cmp	r3, #0
 8005624:	d013      	beq.n	800564e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800562a:	4a30      	ldr	r2, [pc, #192]	; (80056ec <HAL_UART_IRQHandler+0x288>)
 800562c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005632:	4618      	mov	r0, r3
 8005634:	f7fc fd9e 	bl	8002174 <HAL_DMA_Abort_IT>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d016      	beq.n	800566c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005648:	4610      	mov	r0, r2
 800564a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800564c:	e00e      	b.n	800566c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f876 	bl	8005740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005654:	e00a      	b.n	800566c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f872 	bl	8005740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800565c:	e006      	b.n	800566c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f86e 	bl	8005740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800566a:	e038      	b.n	80056de <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566c:	bf00      	nop
    return;
 800566e:	e036      	b.n	80056de <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00d      	beq.n	8005696 <HAL_UART_IRQHandler+0x232>
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d008      	beq.n	8005696 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800568c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f860 	bl	8005754 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005694:	e026      	b.n	80056e4 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00d      	beq.n	80056bc <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d017      	beq.n	80056e2 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	4798      	blx	r3
    }
    return;
 80056ba:	e012      	b.n	80056e2 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00e      	beq.n	80056e4 <HAL_UART_IRQHandler+0x280>
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d009      	beq.n	80056e4 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 fd52 	bl	800617a <UART_EndTransmit_IT>
    return;
 80056d6:	bf00      	nop
 80056d8:	e004      	b.n	80056e4 <HAL_UART_IRQHandler+0x280>
      return;
 80056da:	bf00      	nop
 80056dc:	e002      	b.n	80056e4 <HAL_UART_IRQHandler+0x280>
    return;
 80056de:	bf00      	nop
 80056e0:	e000      	b.n	80056e4 <HAL_UART_IRQHandler+0x280>
    return;
 80056e2:	bf00      	nop
  }

}
 80056e4:	3720      	adds	r7, #32
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	0800614f 	.word	0x0800614f

080056f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b088      	sub	sp, #32
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005770:	2300      	movs	r3, #0
 8005772:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	4313      	orrs	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	4bb1      	ldr	r3, [pc, #708]	; (8005a5c <UART_SetConfig+0x2f4>)
 8005798:	4013      	ands	r3, r2
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	6812      	ldr	r2, [r2, #0]
 800579e:	6939      	ldr	r1, [r7, #16]
 80057a0:	430b      	orrs	r3, r1
 80057a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68da      	ldr	r2, [r3, #12]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a1b      	ldr	r3, [r3, #32]
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	430a      	orrs	r2, r1
 80057dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a9f      	ldr	r2, [pc, #636]	; (8005a60 <UART_SetConfig+0x2f8>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d121      	bne.n	800582c <UART_SetConfig+0xc4>
 80057e8:	4b9e      	ldr	r3, [pc, #632]	; (8005a64 <UART_SetConfig+0x2fc>)
 80057ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d816      	bhi.n	8005824 <UART_SetConfig+0xbc>
 80057f6:	a201      	add	r2, pc, #4	; (adr r2, 80057fc <UART_SetConfig+0x94>)
 80057f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057fc:	0800580d 	.word	0x0800580d
 8005800:	08005819 	.word	0x08005819
 8005804:	08005813 	.word	0x08005813
 8005808:	0800581f 	.word	0x0800581f
 800580c:	2301      	movs	r3, #1
 800580e:	77fb      	strb	r3, [r7, #31]
 8005810:	e151      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005812:	2302      	movs	r3, #2
 8005814:	77fb      	strb	r3, [r7, #31]
 8005816:	e14e      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005818:	2304      	movs	r3, #4
 800581a:	77fb      	strb	r3, [r7, #31]
 800581c:	e14b      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800581e:	2308      	movs	r3, #8
 8005820:	77fb      	strb	r3, [r7, #31]
 8005822:	e148      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005824:	2310      	movs	r3, #16
 8005826:	77fb      	strb	r3, [r7, #31]
 8005828:	bf00      	nop
 800582a:	e144      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a8d      	ldr	r2, [pc, #564]	; (8005a68 <UART_SetConfig+0x300>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d134      	bne.n	80058a0 <UART_SetConfig+0x138>
 8005836:	4b8b      	ldr	r3, [pc, #556]	; (8005a64 <UART_SetConfig+0x2fc>)
 8005838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583c:	f003 030c 	and.w	r3, r3, #12
 8005840:	2b0c      	cmp	r3, #12
 8005842:	d829      	bhi.n	8005898 <UART_SetConfig+0x130>
 8005844:	a201      	add	r2, pc, #4	; (adr r2, 800584c <UART_SetConfig+0xe4>)
 8005846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584a:	bf00      	nop
 800584c:	08005881 	.word	0x08005881
 8005850:	08005899 	.word	0x08005899
 8005854:	08005899 	.word	0x08005899
 8005858:	08005899 	.word	0x08005899
 800585c:	0800588d 	.word	0x0800588d
 8005860:	08005899 	.word	0x08005899
 8005864:	08005899 	.word	0x08005899
 8005868:	08005899 	.word	0x08005899
 800586c:	08005887 	.word	0x08005887
 8005870:	08005899 	.word	0x08005899
 8005874:	08005899 	.word	0x08005899
 8005878:	08005899 	.word	0x08005899
 800587c:	08005893 	.word	0x08005893
 8005880:	2300      	movs	r3, #0
 8005882:	77fb      	strb	r3, [r7, #31]
 8005884:	e117      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005886:	2302      	movs	r3, #2
 8005888:	77fb      	strb	r3, [r7, #31]
 800588a:	e114      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800588c:	2304      	movs	r3, #4
 800588e:	77fb      	strb	r3, [r7, #31]
 8005890:	e111      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005892:	2308      	movs	r3, #8
 8005894:	77fb      	strb	r3, [r7, #31]
 8005896:	e10e      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005898:	2310      	movs	r3, #16
 800589a:	77fb      	strb	r3, [r7, #31]
 800589c:	bf00      	nop
 800589e:	e10a      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a71      	ldr	r2, [pc, #452]	; (8005a6c <UART_SetConfig+0x304>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d120      	bne.n	80058ec <UART_SetConfig+0x184>
 80058aa:	4b6e      	ldr	r3, [pc, #440]	; (8005a64 <UART_SetConfig+0x2fc>)
 80058ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80058b4:	2b10      	cmp	r3, #16
 80058b6:	d00f      	beq.n	80058d8 <UART_SetConfig+0x170>
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d802      	bhi.n	80058c2 <UART_SetConfig+0x15a>
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d005      	beq.n	80058cc <UART_SetConfig+0x164>
 80058c0:	e010      	b.n	80058e4 <UART_SetConfig+0x17c>
 80058c2:	2b20      	cmp	r3, #32
 80058c4:	d005      	beq.n	80058d2 <UART_SetConfig+0x16a>
 80058c6:	2b30      	cmp	r3, #48	; 0x30
 80058c8:	d009      	beq.n	80058de <UART_SetConfig+0x176>
 80058ca:	e00b      	b.n	80058e4 <UART_SetConfig+0x17c>
 80058cc:	2300      	movs	r3, #0
 80058ce:	77fb      	strb	r3, [r7, #31]
 80058d0:	e0f1      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80058d2:	2302      	movs	r3, #2
 80058d4:	77fb      	strb	r3, [r7, #31]
 80058d6:	e0ee      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80058d8:	2304      	movs	r3, #4
 80058da:	77fb      	strb	r3, [r7, #31]
 80058dc:	e0eb      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80058de:	2308      	movs	r3, #8
 80058e0:	77fb      	strb	r3, [r7, #31]
 80058e2:	e0e8      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80058e4:	2310      	movs	r3, #16
 80058e6:	77fb      	strb	r3, [r7, #31]
 80058e8:	bf00      	nop
 80058ea:	e0e4      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a5f      	ldr	r2, [pc, #380]	; (8005a70 <UART_SetConfig+0x308>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d120      	bne.n	8005938 <UART_SetConfig+0x1d0>
 80058f6:	4b5b      	ldr	r3, [pc, #364]	; (8005a64 <UART_SetConfig+0x2fc>)
 80058f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058fc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005900:	2b40      	cmp	r3, #64	; 0x40
 8005902:	d00f      	beq.n	8005924 <UART_SetConfig+0x1bc>
 8005904:	2b40      	cmp	r3, #64	; 0x40
 8005906:	d802      	bhi.n	800590e <UART_SetConfig+0x1a6>
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <UART_SetConfig+0x1b0>
 800590c:	e010      	b.n	8005930 <UART_SetConfig+0x1c8>
 800590e:	2b80      	cmp	r3, #128	; 0x80
 8005910:	d005      	beq.n	800591e <UART_SetConfig+0x1b6>
 8005912:	2bc0      	cmp	r3, #192	; 0xc0
 8005914:	d009      	beq.n	800592a <UART_SetConfig+0x1c2>
 8005916:	e00b      	b.n	8005930 <UART_SetConfig+0x1c8>
 8005918:	2300      	movs	r3, #0
 800591a:	77fb      	strb	r3, [r7, #31]
 800591c:	e0cb      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800591e:	2302      	movs	r3, #2
 8005920:	77fb      	strb	r3, [r7, #31]
 8005922:	e0c8      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005924:	2304      	movs	r3, #4
 8005926:	77fb      	strb	r3, [r7, #31]
 8005928:	e0c5      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800592a:	2308      	movs	r3, #8
 800592c:	77fb      	strb	r3, [r7, #31]
 800592e:	e0c2      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005930:	2310      	movs	r3, #16
 8005932:	77fb      	strb	r3, [r7, #31]
 8005934:	bf00      	nop
 8005936:	e0be      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a4d      	ldr	r2, [pc, #308]	; (8005a74 <UART_SetConfig+0x30c>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d124      	bne.n	800598c <UART_SetConfig+0x224>
 8005942:	4b48      	ldr	r3, [pc, #288]	; (8005a64 <UART_SetConfig+0x2fc>)
 8005944:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005948:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800594c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005950:	d012      	beq.n	8005978 <UART_SetConfig+0x210>
 8005952:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005956:	d802      	bhi.n	800595e <UART_SetConfig+0x1f6>
 8005958:	2b00      	cmp	r3, #0
 800595a:	d007      	beq.n	800596c <UART_SetConfig+0x204>
 800595c:	e012      	b.n	8005984 <UART_SetConfig+0x21c>
 800595e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005962:	d006      	beq.n	8005972 <UART_SetConfig+0x20a>
 8005964:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005968:	d009      	beq.n	800597e <UART_SetConfig+0x216>
 800596a:	e00b      	b.n	8005984 <UART_SetConfig+0x21c>
 800596c:	2300      	movs	r3, #0
 800596e:	77fb      	strb	r3, [r7, #31]
 8005970:	e0a1      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005972:	2302      	movs	r3, #2
 8005974:	77fb      	strb	r3, [r7, #31]
 8005976:	e09e      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005978:	2304      	movs	r3, #4
 800597a:	77fb      	strb	r3, [r7, #31]
 800597c:	e09b      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800597e:	2308      	movs	r3, #8
 8005980:	77fb      	strb	r3, [r7, #31]
 8005982:	e098      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005984:	2310      	movs	r3, #16
 8005986:	77fb      	strb	r3, [r7, #31]
 8005988:	bf00      	nop
 800598a:	e094      	b.n	8005ab6 <UART_SetConfig+0x34e>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a39      	ldr	r2, [pc, #228]	; (8005a78 <UART_SetConfig+0x310>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d124      	bne.n	80059e0 <UART_SetConfig+0x278>
 8005996:	4b33      	ldr	r3, [pc, #204]	; (8005a64 <UART_SetConfig+0x2fc>)
 8005998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800599c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059a4:	d012      	beq.n	80059cc <UART_SetConfig+0x264>
 80059a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059aa:	d802      	bhi.n	80059b2 <UART_SetConfig+0x24a>
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d007      	beq.n	80059c0 <UART_SetConfig+0x258>
 80059b0:	e012      	b.n	80059d8 <UART_SetConfig+0x270>
 80059b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059b6:	d006      	beq.n	80059c6 <UART_SetConfig+0x25e>
 80059b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059bc:	d009      	beq.n	80059d2 <UART_SetConfig+0x26a>
 80059be:	e00b      	b.n	80059d8 <UART_SetConfig+0x270>
 80059c0:	2301      	movs	r3, #1
 80059c2:	77fb      	strb	r3, [r7, #31]
 80059c4:	e077      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80059c6:	2302      	movs	r3, #2
 80059c8:	77fb      	strb	r3, [r7, #31]
 80059ca:	e074      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80059cc:	2304      	movs	r3, #4
 80059ce:	77fb      	strb	r3, [r7, #31]
 80059d0:	e071      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80059d2:	2308      	movs	r3, #8
 80059d4:	77fb      	strb	r3, [r7, #31]
 80059d6:	e06e      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80059d8:	2310      	movs	r3, #16
 80059da:	77fb      	strb	r3, [r7, #31]
 80059dc:	bf00      	nop
 80059de:	e06a      	b.n	8005ab6 <UART_SetConfig+0x34e>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a25      	ldr	r2, [pc, #148]	; (8005a7c <UART_SetConfig+0x314>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d124      	bne.n	8005a34 <UART_SetConfig+0x2cc>
 80059ea:	4b1e      	ldr	r3, [pc, #120]	; (8005a64 <UART_SetConfig+0x2fc>)
 80059ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059f0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80059f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f8:	d012      	beq.n	8005a20 <UART_SetConfig+0x2b8>
 80059fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059fe:	d802      	bhi.n	8005a06 <UART_SetConfig+0x29e>
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d007      	beq.n	8005a14 <UART_SetConfig+0x2ac>
 8005a04:	e012      	b.n	8005a2c <UART_SetConfig+0x2c4>
 8005a06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a0a:	d006      	beq.n	8005a1a <UART_SetConfig+0x2b2>
 8005a0c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005a10:	d009      	beq.n	8005a26 <UART_SetConfig+0x2be>
 8005a12:	e00b      	b.n	8005a2c <UART_SetConfig+0x2c4>
 8005a14:	2300      	movs	r3, #0
 8005a16:	77fb      	strb	r3, [r7, #31]
 8005a18:	e04d      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a1a:	2302      	movs	r3, #2
 8005a1c:	77fb      	strb	r3, [r7, #31]
 8005a1e:	e04a      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a20:	2304      	movs	r3, #4
 8005a22:	77fb      	strb	r3, [r7, #31]
 8005a24:	e047      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a26:	2308      	movs	r3, #8
 8005a28:	77fb      	strb	r3, [r7, #31]
 8005a2a:	e044      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a2c:	2310      	movs	r3, #16
 8005a2e:	77fb      	strb	r3, [r7, #31]
 8005a30:	bf00      	nop
 8005a32:	e040      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a11      	ldr	r2, [pc, #68]	; (8005a80 <UART_SetConfig+0x318>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d139      	bne.n	8005ab2 <UART_SetConfig+0x34a>
 8005a3e:	4b09      	ldr	r3, [pc, #36]	; (8005a64 <UART_SetConfig+0x2fc>)
 8005a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005a48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a4c:	d027      	beq.n	8005a9e <UART_SetConfig+0x336>
 8005a4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a52:	d817      	bhi.n	8005a84 <UART_SetConfig+0x31c>
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d01c      	beq.n	8005a92 <UART_SetConfig+0x32a>
 8005a58:	e027      	b.n	8005aaa <UART_SetConfig+0x342>
 8005a5a:	bf00      	nop
 8005a5c:	efff69f3 	.word	0xefff69f3
 8005a60:	40011000 	.word	0x40011000
 8005a64:	40023800 	.word	0x40023800
 8005a68:	40004400 	.word	0x40004400
 8005a6c:	40004800 	.word	0x40004800
 8005a70:	40004c00 	.word	0x40004c00
 8005a74:	40005000 	.word	0x40005000
 8005a78:	40011400 	.word	0x40011400
 8005a7c:	40007800 	.word	0x40007800
 8005a80:	40007c00 	.word	0x40007c00
 8005a84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a88:	d006      	beq.n	8005a98 <UART_SetConfig+0x330>
 8005a8a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005a8e:	d009      	beq.n	8005aa4 <UART_SetConfig+0x33c>
 8005a90:	e00b      	b.n	8005aaa <UART_SetConfig+0x342>
 8005a92:	2300      	movs	r3, #0
 8005a94:	77fb      	strb	r3, [r7, #31]
 8005a96:	e00e      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	77fb      	strb	r3, [r7, #31]
 8005a9c:	e00b      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005a9e:	2304      	movs	r3, #4
 8005aa0:	77fb      	strb	r3, [r7, #31]
 8005aa2:	e008      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005aa4:	2308      	movs	r3, #8
 8005aa6:	77fb      	strb	r3, [r7, #31]
 8005aa8:	e005      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005aaa:	2310      	movs	r3, #16
 8005aac:	77fb      	strb	r3, [r7, #31]
 8005aae:	bf00      	nop
 8005ab0:	e001      	b.n	8005ab6 <UART_SetConfig+0x34e>
 8005ab2:	2310      	movs	r3, #16
 8005ab4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005abe:	d17f      	bne.n	8005bc0 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8005ac0:	7ffb      	ldrb	r3, [r7, #31]
 8005ac2:	2b08      	cmp	r3, #8
 8005ac4:	d85c      	bhi.n	8005b80 <UART_SetConfig+0x418>
 8005ac6:	a201      	add	r2, pc, #4	; (adr r2, 8005acc <UART_SetConfig+0x364>)
 8005ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005acc:	08005af1 	.word	0x08005af1
 8005ad0:	08005b11 	.word	0x08005b11
 8005ad4:	08005b31 	.word	0x08005b31
 8005ad8:	08005b81 	.word	0x08005b81
 8005adc:	08005b49 	.word	0x08005b49
 8005ae0:	08005b81 	.word	0x08005b81
 8005ae4:	08005b81 	.word	0x08005b81
 8005ae8:	08005b81 	.word	0x08005b81
 8005aec:	08005b69 	.word	0x08005b69
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005af0:	f7fe f948 	bl	8003d84 <HAL_RCC_GetPCLK1Freq>
 8005af4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	005a      	lsls	r2, r3, #1
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	085b      	lsrs	r3, r3, #1
 8005b00:	441a      	add	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	61bb      	str	r3, [r7, #24]
        break;
 8005b0e:	e03a      	b.n	8005b86 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b10:	f7fe f94c 	bl	8003dac <HAL_RCC_GetPCLK2Freq>
 8005b14:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	005a      	lsls	r2, r3, #1
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	085b      	lsrs	r3, r3, #1
 8005b20:	441a      	add	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	61bb      	str	r3, [r7, #24]
        break;
 8005b2e:	e02a      	b.n	8005b86 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	085a      	lsrs	r2, r3, #1
 8005b36:	4b5f      	ldr	r3, [pc, #380]	; (8005cb4 <UART_SetConfig+0x54c>)
 8005b38:	4413      	add	r3, r2
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6852      	ldr	r2, [r2, #4]
 8005b3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	61bb      	str	r3, [r7, #24]
        break;
 8005b46:	e01e      	b.n	8005b86 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b48:	f7fe f85e 	bl	8003c08 <HAL_RCC_GetSysClockFreq>
 8005b4c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	005a      	lsls	r2, r3, #1
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	441a      	add	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	61bb      	str	r3, [r7, #24]
        break;
 8005b66:	e00e      	b.n	8005b86 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	085b      	lsrs	r3, r3, #1
 8005b6e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	61bb      	str	r3, [r7, #24]
        break;
 8005b7e:	e002      	b.n	8005b86 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	75fb      	strb	r3, [r7, #23]
        break;
 8005b84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	2b0f      	cmp	r3, #15
 8005b8a:	d916      	bls.n	8005bba <UART_SetConfig+0x452>
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b92:	d212      	bcs.n	8005bba <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	f023 030f 	bic.w	r3, r3, #15
 8005b9c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	085b      	lsrs	r3, r3, #1
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	f003 0307 	and.w	r3, r3, #7
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	897b      	ldrh	r3, [r7, #10]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	897a      	ldrh	r2, [r7, #10]
 8005bb6:	60da      	str	r2, [r3, #12]
 8005bb8:	e070      	b.n	8005c9c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	75fb      	strb	r3, [r7, #23]
 8005bbe:	e06d      	b.n	8005c9c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8005bc0:	7ffb      	ldrb	r3, [r7, #31]
 8005bc2:	2b08      	cmp	r3, #8
 8005bc4:	d859      	bhi.n	8005c7a <UART_SetConfig+0x512>
 8005bc6:	a201      	add	r2, pc, #4	; (adr r2, 8005bcc <UART_SetConfig+0x464>)
 8005bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bcc:	08005bf1 	.word	0x08005bf1
 8005bd0:	08005c0f 	.word	0x08005c0f
 8005bd4:	08005c2d 	.word	0x08005c2d
 8005bd8:	08005c7b 	.word	0x08005c7b
 8005bdc:	08005c45 	.word	0x08005c45
 8005be0:	08005c7b 	.word	0x08005c7b
 8005be4:	08005c7b 	.word	0x08005c7b
 8005be8:	08005c7b 	.word	0x08005c7b
 8005bec:	08005c63 	.word	0x08005c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bf0:	f7fe f8c8 	bl	8003d84 <HAL_RCC_GetPCLK1Freq>
 8005bf4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	085a      	lsrs	r2, r3, #1
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	441a      	add	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	61bb      	str	r3, [r7, #24]
        break;
 8005c0c:	e038      	b.n	8005c80 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c0e:	f7fe f8cd 	bl	8003dac <HAL_RCC_GetPCLK2Freq>
 8005c12:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	085a      	lsrs	r2, r3, #1
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	441a      	add	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	61bb      	str	r3, [r7, #24]
        break;
 8005c2a:	e029      	b.n	8005c80 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	085a      	lsrs	r2, r3, #1
 8005c32:	4b21      	ldr	r3, [pc, #132]	; (8005cb8 <UART_SetConfig+0x550>)
 8005c34:	4413      	add	r3, r2
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	6852      	ldr	r2, [r2, #4]
 8005c3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	61bb      	str	r3, [r7, #24]
        break;
 8005c42:	e01d      	b.n	8005c80 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c44:	f7fd ffe0 	bl	8003c08 <HAL_RCC_GetSysClockFreq>
 8005c48:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	085a      	lsrs	r2, r3, #1
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	441a      	add	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	61bb      	str	r3, [r7, #24]
        break;
 8005c60:	e00e      	b.n	8005c80 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	085b      	lsrs	r3, r3, #1
 8005c68:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	61bb      	str	r3, [r7, #24]
        break;
 8005c78:	e002      	b.n	8005c80 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	75fb      	strb	r3, [r7, #23]
        break;
 8005c7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	2b0f      	cmp	r3, #15
 8005c84:	d908      	bls.n	8005c98 <UART_SetConfig+0x530>
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c8c:	d204      	bcs.n	8005c98 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	69ba      	ldr	r2, [r7, #24]
 8005c94:	60da      	str	r2, [r3, #12]
 8005c96:	e001      	b.n	8005c9c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3720      	adds	r7, #32
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	01e84800 	.word	0x01e84800
 8005cb8:	00f42400 	.word	0x00f42400

08005cbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc8:	f003 0301 	and.w	r3, r3, #1
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cea:	f003 0302 	and.w	r3, r3, #2
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0c:	f003 0304 	and.w	r3, r3, #4
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00a      	beq.n	8005d2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00a      	beq.n	8005d4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	f003 0310 	and.w	r3, r3, #16
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00a      	beq.n	8005d6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d72:	f003 0320 	and.w	r3, r3, #32
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00a      	beq.n	8005d90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	430a      	orrs	r2, r1
 8005d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01a      	beq.n	8005dd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dba:	d10a      	bne.n	8005dd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	605a      	str	r2, [r3, #4]
  }
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005e0e:	f7fb ff85 	bl	8001d1c <HAL_GetTick>
 8005e12:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b08      	cmp	r3, #8
 8005e20:	d10e      	bne.n	8005e40 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e22:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 f82a 	bl	8005e8a <UART_WaitOnFlagUntilTimeout>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e020      	b.n	8005e82 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0304 	and.w	r3, r3, #4
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d10e      	bne.n	8005e6c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e4e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f814 	bl	8005e8a <UART_WaitOnFlagUntilTimeout>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d001      	beq.n	8005e6c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e00a      	b.n	8005e82 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2220      	movs	r2, #32
 8005e70:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2220      	movs	r2, #32
 8005e76:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	60f8      	str	r0, [r7, #12]
 8005e92:	60b9      	str	r1, [r7, #8]
 8005e94:	603b      	str	r3, [r7, #0]
 8005e96:	4613      	mov	r3, r2
 8005e98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e9a:	e05d      	b.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea2:	d059      	beq.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea4:	f7fb ff3a 	bl	8001d1c <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d302      	bcc.n	8005eba <UART_WaitOnFlagUntilTimeout+0x30>
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d11b      	bne.n	8005ef2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ec8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	689a      	ldr	r2, [r3, #8]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f022 0201 	bic.w	r2, r2, #1
 8005ed8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2220      	movs	r2, #32
 8005ede:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e042      	b.n	8005f78 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d02b      	beq.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	69db      	ldr	r3, [r3, #28]
 8005f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f0e:	d123      	bne.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f18:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f28:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0201 	bic.w	r2, r2, #1
 8005f38:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2220      	movs	r2, #32
 8005f44:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2220      	movs	r2, #32
 8005f4a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e00f      	b.n	8005f78 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	69da      	ldr	r2, [r3, #28]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	4013      	ands	r3, r2
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	bf0c      	ite	eq
 8005f68:	2301      	moveq	r3, #1
 8005f6a:	2300      	movne	r3, #0
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	461a      	mov	r2, r3
 8005f70:	79fb      	ldrb	r3, [r7, #7]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d092      	beq.n	8005e9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005f96:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005f9e:	bf00      	nop
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr

08005faa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005fc0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	689a      	ldr	r2, [r3, #8]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0201 	bic.w	r2, r2, #1
 8005fd0:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	661a      	str	r2, [r3, #96]	; 0x60
}
 8005fde:	bf00      	nop
 8005fe0:	370c      	adds	r7, #12
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006000:	d014      	beq.n	800602c <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006018:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006028:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800602a:	e002      	b.n	8006032 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f7ff fb5f 	bl	80056f0 <HAL_UART_TxCpltCallback>
}
 8006032:	bf00      	nop
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800603a:	b580      	push	{r7, lr}
 800603c:	b084      	sub	sp, #16
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006046:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff fb5b 	bl	8005704 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800604e:	bf00      	nop
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b084      	sub	sp, #16
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006062:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	69db      	ldr	r3, [r3, #28]
 8006068:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800606c:	d01e      	beq.n	80060ac <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006084:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689a      	ldr	r2, [r3, #8]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0201 	bic.w	r2, r2, #1
 8006094:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060a4:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2220      	movs	r2, #32
 80060aa:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80060ac:	68f8      	ldr	r0, [r7, #12]
 80060ae:	f7ff fb33 	bl	8005718 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060b2:	bf00      	nop
 80060b4:	3710      	adds	r7, #16
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}

080060ba <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060ba:	b580      	push	{r7, lr}
 80060bc:	b084      	sub	sp, #16
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f7ff fb2f 	bl	800572c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060ce:	bf00      	nop
 80060d0:	3710      	adds	r7, #16
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b086      	sub	sp, #24
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060e8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060fa:	2b80      	cmp	r3, #128	; 0x80
 80060fc:	d109      	bne.n	8006112 <UART_DMAError+0x3c>
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	2b21      	cmp	r3, #33	; 0x21
 8006102:	d106      	bne.n	8006112 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	2200      	movs	r2, #0
 8006108:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800610c:	6978      	ldr	r0, [r7, #20]
 800610e:	f7ff ff37 	bl	8005f80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800611c:	2b40      	cmp	r3, #64	; 0x40
 800611e:	d109      	bne.n	8006134 <UART_DMAError+0x5e>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2b22      	cmp	r3, #34	; 0x22
 8006124:	d106      	bne.n	8006134 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2200      	movs	r2, #0
 800612a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800612e:	6978      	ldr	r0, [r7, #20]
 8006130:	f7ff ff3b 	bl	8005faa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006138:	f043 0210 	orr.w	r2, r3, #16
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006140:	6978      	ldr	r0, [r7, #20]
 8006142:	f7ff fafd 	bl	8005740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006146:	bf00      	nop
 8006148:	3718      	adds	r7, #24
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f7ff fae7 	bl	8005740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006172:	bf00      	nop
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b082      	sub	sp, #8
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006190:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7ff faa6 	bl	80056f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061a4:	bf00      	nop
 80061a6:	3708      	adds	r7, #8
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <__errno>:
 80061ac:	4b01      	ldr	r3, [pc, #4]	; (80061b4 <__errno+0x8>)
 80061ae:	6818      	ldr	r0, [r3, #0]
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	20000010 	.word	0x20000010

080061b8 <__libc_init_array>:
 80061b8:	b570      	push	{r4, r5, r6, lr}
 80061ba:	4e0d      	ldr	r6, [pc, #52]	; (80061f0 <__libc_init_array+0x38>)
 80061bc:	4c0d      	ldr	r4, [pc, #52]	; (80061f4 <__libc_init_array+0x3c>)
 80061be:	1ba4      	subs	r4, r4, r6
 80061c0:	10a4      	asrs	r4, r4, #2
 80061c2:	2500      	movs	r5, #0
 80061c4:	42a5      	cmp	r5, r4
 80061c6:	d109      	bne.n	80061dc <__libc_init_array+0x24>
 80061c8:	4e0b      	ldr	r6, [pc, #44]	; (80061f8 <__libc_init_array+0x40>)
 80061ca:	4c0c      	ldr	r4, [pc, #48]	; (80061fc <__libc_init_array+0x44>)
 80061cc:	f000 ff04 	bl	8006fd8 <_init>
 80061d0:	1ba4      	subs	r4, r4, r6
 80061d2:	10a4      	asrs	r4, r4, #2
 80061d4:	2500      	movs	r5, #0
 80061d6:	42a5      	cmp	r5, r4
 80061d8:	d105      	bne.n	80061e6 <__libc_init_array+0x2e>
 80061da:	bd70      	pop	{r4, r5, r6, pc}
 80061dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061e0:	4798      	blx	r3
 80061e2:	3501      	adds	r5, #1
 80061e4:	e7ee      	b.n	80061c4 <__libc_init_array+0xc>
 80061e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061ea:	4798      	blx	r3
 80061ec:	3501      	adds	r5, #1
 80061ee:	e7f2      	b.n	80061d6 <__libc_init_array+0x1e>
 80061f0:	080070b8 	.word	0x080070b8
 80061f4:	080070b8 	.word	0x080070b8
 80061f8:	080070b8 	.word	0x080070b8
 80061fc:	080070bc 	.word	0x080070bc

08006200 <memset>:
 8006200:	4402      	add	r2, r0
 8006202:	4603      	mov	r3, r0
 8006204:	4293      	cmp	r3, r2
 8006206:	d100      	bne.n	800620a <memset+0xa>
 8006208:	4770      	bx	lr
 800620a:	f803 1b01 	strb.w	r1, [r3], #1
 800620e:	e7f9      	b.n	8006204 <memset+0x4>

08006210 <iprintf>:
 8006210:	b40f      	push	{r0, r1, r2, r3}
 8006212:	4b0a      	ldr	r3, [pc, #40]	; (800623c <iprintf+0x2c>)
 8006214:	b513      	push	{r0, r1, r4, lr}
 8006216:	681c      	ldr	r4, [r3, #0]
 8006218:	b124      	cbz	r4, 8006224 <iprintf+0x14>
 800621a:	69a3      	ldr	r3, [r4, #24]
 800621c:	b913      	cbnz	r3, 8006224 <iprintf+0x14>
 800621e:	4620      	mov	r0, r4
 8006220:	f000 f84e 	bl	80062c0 <__sinit>
 8006224:	ab05      	add	r3, sp, #20
 8006226:	9a04      	ldr	r2, [sp, #16]
 8006228:	68a1      	ldr	r1, [r4, #8]
 800622a:	9301      	str	r3, [sp, #4]
 800622c:	4620      	mov	r0, r4
 800622e:	f000 f955 	bl	80064dc <_vfiprintf_r>
 8006232:	b002      	add	sp, #8
 8006234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006238:	b004      	add	sp, #16
 800623a:	4770      	bx	lr
 800623c:	20000010 	.word	0x20000010

08006240 <std>:
 8006240:	2300      	movs	r3, #0
 8006242:	b510      	push	{r4, lr}
 8006244:	4604      	mov	r4, r0
 8006246:	e9c0 3300 	strd	r3, r3, [r0]
 800624a:	6083      	str	r3, [r0, #8]
 800624c:	8181      	strh	r1, [r0, #12]
 800624e:	6643      	str	r3, [r0, #100]	; 0x64
 8006250:	81c2      	strh	r2, [r0, #14]
 8006252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006256:	6183      	str	r3, [r0, #24]
 8006258:	4619      	mov	r1, r3
 800625a:	2208      	movs	r2, #8
 800625c:	305c      	adds	r0, #92	; 0x5c
 800625e:	f7ff ffcf 	bl	8006200 <memset>
 8006262:	4b05      	ldr	r3, [pc, #20]	; (8006278 <std+0x38>)
 8006264:	6263      	str	r3, [r4, #36]	; 0x24
 8006266:	4b05      	ldr	r3, [pc, #20]	; (800627c <std+0x3c>)
 8006268:	62a3      	str	r3, [r4, #40]	; 0x28
 800626a:	4b05      	ldr	r3, [pc, #20]	; (8006280 <std+0x40>)
 800626c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800626e:	4b05      	ldr	r3, [pc, #20]	; (8006284 <std+0x44>)
 8006270:	6224      	str	r4, [r4, #32]
 8006272:	6323      	str	r3, [r4, #48]	; 0x30
 8006274:	bd10      	pop	{r4, pc}
 8006276:	bf00      	nop
 8006278:	08006a39 	.word	0x08006a39
 800627c:	08006a5b 	.word	0x08006a5b
 8006280:	08006a93 	.word	0x08006a93
 8006284:	08006ab7 	.word	0x08006ab7

08006288 <_cleanup_r>:
 8006288:	4901      	ldr	r1, [pc, #4]	; (8006290 <_cleanup_r+0x8>)
 800628a:	f000 b885 	b.w	8006398 <_fwalk_reent>
 800628e:	bf00      	nop
 8006290:	08006d91 	.word	0x08006d91

08006294 <__sfmoreglue>:
 8006294:	b570      	push	{r4, r5, r6, lr}
 8006296:	1e4a      	subs	r2, r1, #1
 8006298:	2568      	movs	r5, #104	; 0x68
 800629a:	4355      	muls	r5, r2
 800629c:	460e      	mov	r6, r1
 800629e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80062a2:	f000 f897 	bl	80063d4 <_malloc_r>
 80062a6:	4604      	mov	r4, r0
 80062a8:	b140      	cbz	r0, 80062bc <__sfmoreglue+0x28>
 80062aa:	2100      	movs	r1, #0
 80062ac:	e9c0 1600 	strd	r1, r6, [r0]
 80062b0:	300c      	adds	r0, #12
 80062b2:	60a0      	str	r0, [r4, #8]
 80062b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80062b8:	f7ff ffa2 	bl	8006200 <memset>
 80062bc:	4620      	mov	r0, r4
 80062be:	bd70      	pop	{r4, r5, r6, pc}

080062c0 <__sinit>:
 80062c0:	6983      	ldr	r3, [r0, #24]
 80062c2:	b510      	push	{r4, lr}
 80062c4:	4604      	mov	r4, r0
 80062c6:	bb33      	cbnz	r3, 8006316 <__sinit+0x56>
 80062c8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80062cc:	6503      	str	r3, [r0, #80]	; 0x50
 80062ce:	4b12      	ldr	r3, [pc, #72]	; (8006318 <__sinit+0x58>)
 80062d0:	4a12      	ldr	r2, [pc, #72]	; (800631c <__sinit+0x5c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6282      	str	r2, [r0, #40]	; 0x28
 80062d6:	4298      	cmp	r0, r3
 80062d8:	bf04      	itt	eq
 80062da:	2301      	moveq	r3, #1
 80062dc:	6183      	streq	r3, [r0, #24]
 80062de:	f000 f81f 	bl	8006320 <__sfp>
 80062e2:	6060      	str	r0, [r4, #4]
 80062e4:	4620      	mov	r0, r4
 80062e6:	f000 f81b 	bl	8006320 <__sfp>
 80062ea:	60a0      	str	r0, [r4, #8]
 80062ec:	4620      	mov	r0, r4
 80062ee:	f000 f817 	bl	8006320 <__sfp>
 80062f2:	2200      	movs	r2, #0
 80062f4:	60e0      	str	r0, [r4, #12]
 80062f6:	2104      	movs	r1, #4
 80062f8:	6860      	ldr	r0, [r4, #4]
 80062fa:	f7ff ffa1 	bl	8006240 <std>
 80062fe:	2201      	movs	r2, #1
 8006300:	2109      	movs	r1, #9
 8006302:	68a0      	ldr	r0, [r4, #8]
 8006304:	f7ff ff9c 	bl	8006240 <std>
 8006308:	2202      	movs	r2, #2
 800630a:	2112      	movs	r1, #18
 800630c:	68e0      	ldr	r0, [r4, #12]
 800630e:	f7ff ff97 	bl	8006240 <std>
 8006312:	2301      	movs	r3, #1
 8006314:	61a3      	str	r3, [r4, #24]
 8006316:	bd10      	pop	{r4, pc}
 8006318:	08007018 	.word	0x08007018
 800631c:	08006289 	.word	0x08006289

08006320 <__sfp>:
 8006320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006322:	4b1b      	ldr	r3, [pc, #108]	; (8006390 <__sfp+0x70>)
 8006324:	681e      	ldr	r6, [r3, #0]
 8006326:	69b3      	ldr	r3, [r6, #24]
 8006328:	4607      	mov	r7, r0
 800632a:	b913      	cbnz	r3, 8006332 <__sfp+0x12>
 800632c:	4630      	mov	r0, r6
 800632e:	f7ff ffc7 	bl	80062c0 <__sinit>
 8006332:	3648      	adds	r6, #72	; 0x48
 8006334:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006338:	3b01      	subs	r3, #1
 800633a:	d503      	bpl.n	8006344 <__sfp+0x24>
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	b133      	cbz	r3, 800634e <__sfp+0x2e>
 8006340:	6836      	ldr	r6, [r6, #0]
 8006342:	e7f7      	b.n	8006334 <__sfp+0x14>
 8006344:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006348:	b16d      	cbz	r5, 8006366 <__sfp+0x46>
 800634a:	3468      	adds	r4, #104	; 0x68
 800634c:	e7f4      	b.n	8006338 <__sfp+0x18>
 800634e:	2104      	movs	r1, #4
 8006350:	4638      	mov	r0, r7
 8006352:	f7ff ff9f 	bl	8006294 <__sfmoreglue>
 8006356:	6030      	str	r0, [r6, #0]
 8006358:	2800      	cmp	r0, #0
 800635a:	d1f1      	bne.n	8006340 <__sfp+0x20>
 800635c:	230c      	movs	r3, #12
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	4604      	mov	r4, r0
 8006362:	4620      	mov	r0, r4
 8006364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006366:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <__sfp+0x74>)
 8006368:	6665      	str	r5, [r4, #100]	; 0x64
 800636a:	e9c4 5500 	strd	r5, r5, [r4]
 800636e:	60a5      	str	r5, [r4, #8]
 8006370:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006374:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006378:	2208      	movs	r2, #8
 800637a:	4629      	mov	r1, r5
 800637c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006380:	f7ff ff3e 	bl	8006200 <memset>
 8006384:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006388:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800638c:	e7e9      	b.n	8006362 <__sfp+0x42>
 800638e:	bf00      	nop
 8006390:	08007018 	.word	0x08007018
 8006394:	ffff0001 	.word	0xffff0001

08006398 <_fwalk_reent>:
 8006398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800639c:	4680      	mov	r8, r0
 800639e:	4689      	mov	r9, r1
 80063a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063a4:	2600      	movs	r6, #0
 80063a6:	b914      	cbnz	r4, 80063ae <_fwalk_reent+0x16>
 80063a8:	4630      	mov	r0, r6
 80063aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80063b2:	3f01      	subs	r7, #1
 80063b4:	d501      	bpl.n	80063ba <_fwalk_reent+0x22>
 80063b6:	6824      	ldr	r4, [r4, #0]
 80063b8:	e7f5      	b.n	80063a6 <_fwalk_reent+0xe>
 80063ba:	89ab      	ldrh	r3, [r5, #12]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d907      	bls.n	80063d0 <_fwalk_reent+0x38>
 80063c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063c4:	3301      	adds	r3, #1
 80063c6:	d003      	beq.n	80063d0 <_fwalk_reent+0x38>
 80063c8:	4629      	mov	r1, r5
 80063ca:	4640      	mov	r0, r8
 80063cc:	47c8      	blx	r9
 80063ce:	4306      	orrs	r6, r0
 80063d0:	3568      	adds	r5, #104	; 0x68
 80063d2:	e7ee      	b.n	80063b2 <_fwalk_reent+0x1a>

080063d4 <_malloc_r>:
 80063d4:	b570      	push	{r4, r5, r6, lr}
 80063d6:	1ccd      	adds	r5, r1, #3
 80063d8:	f025 0503 	bic.w	r5, r5, #3
 80063dc:	3508      	adds	r5, #8
 80063de:	2d0c      	cmp	r5, #12
 80063e0:	bf38      	it	cc
 80063e2:	250c      	movcc	r5, #12
 80063e4:	2d00      	cmp	r5, #0
 80063e6:	4606      	mov	r6, r0
 80063e8:	db01      	blt.n	80063ee <_malloc_r+0x1a>
 80063ea:	42a9      	cmp	r1, r5
 80063ec:	d903      	bls.n	80063f6 <_malloc_r+0x22>
 80063ee:	230c      	movs	r3, #12
 80063f0:	6033      	str	r3, [r6, #0]
 80063f2:	2000      	movs	r0, #0
 80063f4:	bd70      	pop	{r4, r5, r6, pc}
 80063f6:	f000 fd6b 	bl	8006ed0 <__malloc_lock>
 80063fa:	4a21      	ldr	r2, [pc, #132]	; (8006480 <_malloc_r+0xac>)
 80063fc:	6814      	ldr	r4, [r2, #0]
 80063fe:	4621      	mov	r1, r4
 8006400:	b991      	cbnz	r1, 8006428 <_malloc_r+0x54>
 8006402:	4c20      	ldr	r4, [pc, #128]	; (8006484 <_malloc_r+0xb0>)
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	b91b      	cbnz	r3, 8006410 <_malloc_r+0x3c>
 8006408:	4630      	mov	r0, r6
 800640a:	f000 fb05 	bl	8006a18 <_sbrk_r>
 800640e:	6020      	str	r0, [r4, #0]
 8006410:	4629      	mov	r1, r5
 8006412:	4630      	mov	r0, r6
 8006414:	f000 fb00 	bl	8006a18 <_sbrk_r>
 8006418:	1c43      	adds	r3, r0, #1
 800641a:	d124      	bne.n	8006466 <_malloc_r+0x92>
 800641c:	230c      	movs	r3, #12
 800641e:	6033      	str	r3, [r6, #0]
 8006420:	4630      	mov	r0, r6
 8006422:	f000 fd56 	bl	8006ed2 <__malloc_unlock>
 8006426:	e7e4      	b.n	80063f2 <_malloc_r+0x1e>
 8006428:	680b      	ldr	r3, [r1, #0]
 800642a:	1b5b      	subs	r3, r3, r5
 800642c:	d418      	bmi.n	8006460 <_malloc_r+0x8c>
 800642e:	2b0b      	cmp	r3, #11
 8006430:	d90f      	bls.n	8006452 <_malloc_r+0x7e>
 8006432:	600b      	str	r3, [r1, #0]
 8006434:	50cd      	str	r5, [r1, r3]
 8006436:	18cc      	adds	r4, r1, r3
 8006438:	4630      	mov	r0, r6
 800643a:	f000 fd4a 	bl	8006ed2 <__malloc_unlock>
 800643e:	f104 000b 	add.w	r0, r4, #11
 8006442:	1d23      	adds	r3, r4, #4
 8006444:	f020 0007 	bic.w	r0, r0, #7
 8006448:	1ac3      	subs	r3, r0, r3
 800644a:	d0d3      	beq.n	80063f4 <_malloc_r+0x20>
 800644c:	425a      	negs	r2, r3
 800644e:	50e2      	str	r2, [r4, r3]
 8006450:	e7d0      	b.n	80063f4 <_malloc_r+0x20>
 8006452:	428c      	cmp	r4, r1
 8006454:	684b      	ldr	r3, [r1, #4]
 8006456:	bf16      	itet	ne
 8006458:	6063      	strne	r3, [r4, #4]
 800645a:	6013      	streq	r3, [r2, #0]
 800645c:	460c      	movne	r4, r1
 800645e:	e7eb      	b.n	8006438 <_malloc_r+0x64>
 8006460:	460c      	mov	r4, r1
 8006462:	6849      	ldr	r1, [r1, #4]
 8006464:	e7cc      	b.n	8006400 <_malloc_r+0x2c>
 8006466:	1cc4      	adds	r4, r0, #3
 8006468:	f024 0403 	bic.w	r4, r4, #3
 800646c:	42a0      	cmp	r0, r4
 800646e:	d005      	beq.n	800647c <_malloc_r+0xa8>
 8006470:	1a21      	subs	r1, r4, r0
 8006472:	4630      	mov	r0, r6
 8006474:	f000 fad0 	bl	8006a18 <_sbrk_r>
 8006478:	3001      	adds	r0, #1
 800647a:	d0cf      	beq.n	800641c <_malloc_r+0x48>
 800647c:	6025      	str	r5, [r4, #0]
 800647e:	e7db      	b.n	8006438 <_malloc_r+0x64>
 8006480:	200000a0 	.word	0x200000a0
 8006484:	200000a4 	.word	0x200000a4

08006488 <__sfputc_r>:
 8006488:	6893      	ldr	r3, [r2, #8]
 800648a:	3b01      	subs	r3, #1
 800648c:	2b00      	cmp	r3, #0
 800648e:	b410      	push	{r4}
 8006490:	6093      	str	r3, [r2, #8]
 8006492:	da08      	bge.n	80064a6 <__sfputc_r+0x1e>
 8006494:	6994      	ldr	r4, [r2, #24]
 8006496:	42a3      	cmp	r3, r4
 8006498:	db01      	blt.n	800649e <__sfputc_r+0x16>
 800649a:	290a      	cmp	r1, #10
 800649c:	d103      	bne.n	80064a6 <__sfputc_r+0x1e>
 800649e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064a2:	f000 bb0d 	b.w	8006ac0 <__swbuf_r>
 80064a6:	6813      	ldr	r3, [r2, #0]
 80064a8:	1c58      	adds	r0, r3, #1
 80064aa:	6010      	str	r0, [r2, #0]
 80064ac:	7019      	strb	r1, [r3, #0]
 80064ae:	4608      	mov	r0, r1
 80064b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <__sfputs_r>:
 80064b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b8:	4606      	mov	r6, r0
 80064ba:	460f      	mov	r7, r1
 80064bc:	4614      	mov	r4, r2
 80064be:	18d5      	adds	r5, r2, r3
 80064c0:	42ac      	cmp	r4, r5
 80064c2:	d101      	bne.n	80064c8 <__sfputs_r+0x12>
 80064c4:	2000      	movs	r0, #0
 80064c6:	e007      	b.n	80064d8 <__sfputs_r+0x22>
 80064c8:	463a      	mov	r2, r7
 80064ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064ce:	4630      	mov	r0, r6
 80064d0:	f7ff ffda 	bl	8006488 <__sfputc_r>
 80064d4:	1c43      	adds	r3, r0, #1
 80064d6:	d1f3      	bne.n	80064c0 <__sfputs_r+0xa>
 80064d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064dc <_vfiprintf_r>:
 80064dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e0:	460c      	mov	r4, r1
 80064e2:	b09d      	sub	sp, #116	; 0x74
 80064e4:	4617      	mov	r7, r2
 80064e6:	461d      	mov	r5, r3
 80064e8:	4606      	mov	r6, r0
 80064ea:	b118      	cbz	r0, 80064f4 <_vfiprintf_r+0x18>
 80064ec:	6983      	ldr	r3, [r0, #24]
 80064ee:	b90b      	cbnz	r3, 80064f4 <_vfiprintf_r+0x18>
 80064f0:	f7ff fee6 	bl	80062c0 <__sinit>
 80064f4:	4b7c      	ldr	r3, [pc, #496]	; (80066e8 <_vfiprintf_r+0x20c>)
 80064f6:	429c      	cmp	r4, r3
 80064f8:	d158      	bne.n	80065ac <_vfiprintf_r+0xd0>
 80064fa:	6874      	ldr	r4, [r6, #4]
 80064fc:	89a3      	ldrh	r3, [r4, #12]
 80064fe:	0718      	lsls	r0, r3, #28
 8006500:	d55e      	bpl.n	80065c0 <_vfiprintf_r+0xe4>
 8006502:	6923      	ldr	r3, [r4, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d05b      	beq.n	80065c0 <_vfiprintf_r+0xe4>
 8006508:	2300      	movs	r3, #0
 800650a:	9309      	str	r3, [sp, #36]	; 0x24
 800650c:	2320      	movs	r3, #32
 800650e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006512:	2330      	movs	r3, #48	; 0x30
 8006514:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006518:	9503      	str	r5, [sp, #12]
 800651a:	f04f 0b01 	mov.w	fp, #1
 800651e:	46b8      	mov	r8, r7
 8006520:	4645      	mov	r5, r8
 8006522:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006526:	b10b      	cbz	r3, 800652c <_vfiprintf_r+0x50>
 8006528:	2b25      	cmp	r3, #37	; 0x25
 800652a:	d154      	bne.n	80065d6 <_vfiprintf_r+0xfa>
 800652c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006530:	d00b      	beq.n	800654a <_vfiprintf_r+0x6e>
 8006532:	4653      	mov	r3, sl
 8006534:	463a      	mov	r2, r7
 8006536:	4621      	mov	r1, r4
 8006538:	4630      	mov	r0, r6
 800653a:	f7ff ffbc 	bl	80064b6 <__sfputs_r>
 800653e:	3001      	adds	r0, #1
 8006540:	f000 80c2 	beq.w	80066c8 <_vfiprintf_r+0x1ec>
 8006544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006546:	4453      	add	r3, sl
 8006548:	9309      	str	r3, [sp, #36]	; 0x24
 800654a:	f898 3000 	ldrb.w	r3, [r8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 80ba 	beq.w	80066c8 <_vfiprintf_r+0x1ec>
 8006554:	2300      	movs	r3, #0
 8006556:	f04f 32ff 	mov.w	r2, #4294967295
 800655a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800655e:	9304      	str	r3, [sp, #16]
 8006560:	9307      	str	r3, [sp, #28]
 8006562:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006566:	931a      	str	r3, [sp, #104]	; 0x68
 8006568:	46a8      	mov	r8, r5
 800656a:	2205      	movs	r2, #5
 800656c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006570:	485e      	ldr	r0, [pc, #376]	; (80066ec <_vfiprintf_r+0x210>)
 8006572:	f7f9 fe65 	bl	8000240 <memchr>
 8006576:	9b04      	ldr	r3, [sp, #16]
 8006578:	bb78      	cbnz	r0, 80065da <_vfiprintf_r+0xfe>
 800657a:	06d9      	lsls	r1, r3, #27
 800657c:	bf44      	itt	mi
 800657e:	2220      	movmi	r2, #32
 8006580:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006584:	071a      	lsls	r2, r3, #28
 8006586:	bf44      	itt	mi
 8006588:	222b      	movmi	r2, #43	; 0x2b
 800658a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800658e:	782a      	ldrb	r2, [r5, #0]
 8006590:	2a2a      	cmp	r2, #42	; 0x2a
 8006592:	d02a      	beq.n	80065ea <_vfiprintf_r+0x10e>
 8006594:	9a07      	ldr	r2, [sp, #28]
 8006596:	46a8      	mov	r8, r5
 8006598:	2000      	movs	r0, #0
 800659a:	250a      	movs	r5, #10
 800659c:	4641      	mov	r1, r8
 800659e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065a2:	3b30      	subs	r3, #48	; 0x30
 80065a4:	2b09      	cmp	r3, #9
 80065a6:	d969      	bls.n	800667c <_vfiprintf_r+0x1a0>
 80065a8:	b360      	cbz	r0, 8006604 <_vfiprintf_r+0x128>
 80065aa:	e024      	b.n	80065f6 <_vfiprintf_r+0x11a>
 80065ac:	4b50      	ldr	r3, [pc, #320]	; (80066f0 <_vfiprintf_r+0x214>)
 80065ae:	429c      	cmp	r4, r3
 80065b0:	d101      	bne.n	80065b6 <_vfiprintf_r+0xda>
 80065b2:	68b4      	ldr	r4, [r6, #8]
 80065b4:	e7a2      	b.n	80064fc <_vfiprintf_r+0x20>
 80065b6:	4b4f      	ldr	r3, [pc, #316]	; (80066f4 <_vfiprintf_r+0x218>)
 80065b8:	429c      	cmp	r4, r3
 80065ba:	bf08      	it	eq
 80065bc:	68f4      	ldreq	r4, [r6, #12]
 80065be:	e79d      	b.n	80064fc <_vfiprintf_r+0x20>
 80065c0:	4621      	mov	r1, r4
 80065c2:	4630      	mov	r0, r6
 80065c4:	f000 fae0 	bl	8006b88 <__swsetup_r>
 80065c8:	2800      	cmp	r0, #0
 80065ca:	d09d      	beq.n	8006508 <_vfiprintf_r+0x2c>
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295
 80065d0:	b01d      	add	sp, #116	; 0x74
 80065d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d6:	46a8      	mov	r8, r5
 80065d8:	e7a2      	b.n	8006520 <_vfiprintf_r+0x44>
 80065da:	4a44      	ldr	r2, [pc, #272]	; (80066ec <_vfiprintf_r+0x210>)
 80065dc:	1a80      	subs	r0, r0, r2
 80065de:	fa0b f000 	lsl.w	r0, fp, r0
 80065e2:	4318      	orrs	r0, r3
 80065e4:	9004      	str	r0, [sp, #16]
 80065e6:	4645      	mov	r5, r8
 80065e8:	e7be      	b.n	8006568 <_vfiprintf_r+0x8c>
 80065ea:	9a03      	ldr	r2, [sp, #12]
 80065ec:	1d11      	adds	r1, r2, #4
 80065ee:	6812      	ldr	r2, [r2, #0]
 80065f0:	9103      	str	r1, [sp, #12]
 80065f2:	2a00      	cmp	r2, #0
 80065f4:	db01      	blt.n	80065fa <_vfiprintf_r+0x11e>
 80065f6:	9207      	str	r2, [sp, #28]
 80065f8:	e004      	b.n	8006604 <_vfiprintf_r+0x128>
 80065fa:	4252      	negs	r2, r2
 80065fc:	f043 0302 	orr.w	r3, r3, #2
 8006600:	9207      	str	r2, [sp, #28]
 8006602:	9304      	str	r3, [sp, #16]
 8006604:	f898 3000 	ldrb.w	r3, [r8]
 8006608:	2b2e      	cmp	r3, #46	; 0x2e
 800660a:	d10e      	bne.n	800662a <_vfiprintf_r+0x14e>
 800660c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006610:	2b2a      	cmp	r3, #42	; 0x2a
 8006612:	d138      	bne.n	8006686 <_vfiprintf_r+0x1aa>
 8006614:	9b03      	ldr	r3, [sp, #12]
 8006616:	1d1a      	adds	r2, r3, #4
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	9203      	str	r2, [sp, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	bfb8      	it	lt
 8006620:	f04f 33ff 	movlt.w	r3, #4294967295
 8006624:	f108 0802 	add.w	r8, r8, #2
 8006628:	9305      	str	r3, [sp, #20]
 800662a:	4d33      	ldr	r5, [pc, #204]	; (80066f8 <_vfiprintf_r+0x21c>)
 800662c:	f898 1000 	ldrb.w	r1, [r8]
 8006630:	2203      	movs	r2, #3
 8006632:	4628      	mov	r0, r5
 8006634:	f7f9 fe04 	bl	8000240 <memchr>
 8006638:	b140      	cbz	r0, 800664c <_vfiprintf_r+0x170>
 800663a:	2340      	movs	r3, #64	; 0x40
 800663c:	1b40      	subs	r0, r0, r5
 800663e:	fa03 f000 	lsl.w	r0, r3, r0
 8006642:	9b04      	ldr	r3, [sp, #16]
 8006644:	4303      	orrs	r3, r0
 8006646:	f108 0801 	add.w	r8, r8, #1
 800664a:	9304      	str	r3, [sp, #16]
 800664c:	f898 1000 	ldrb.w	r1, [r8]
 8006650:	482a      	ldr	r0, [pc, #168]	; (80066fc <_vfiprintf_r+0x220>)
 8006652:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006656:	2206      	movs	r2, #6
 8006658:	f108 0701 	add.w	r7, r8, #1
 800665c:	f7f9 fdf0 	bl	8000240 <memchr>
 8006660:	2800      	cmp	r0, #0
 8006662:	d037      	beq.n	80066d4 <_vfiprintf_r+0x1f8>
 8006664:	4b26      	ldr	r3, [pc, #152]	; (8006700 <_vfiprintf_r+0x224>)
 8006666:	bb1b      	cbnz	r3, 80066b0 <_vfiprintf_r+0x1d4>
 8006668:	9b03      	ldr	r3, [sp, #12]
 800666a:	3307      	adds	r3, #7
 800666c:	f023 0307 	bic.w	r3, r3, #7
 8006670:	3308      	adds	r3, #8
 8006672:	9303      	str	r3, [sp, #12]
 8006674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006676:	444b      	add	r3, r9
 8006678:	9309      	str	r3, [sp, #36]	; 0x24
 800667a:	e750      	b.n	800651e <_vfiprintf_r+0x42>
 800667c:	fb05 3202 	mla	r2, r5, r2, r3
 8006680:	2001      	movs	r0, #1
 8006682:	4688      	mov	r8, r1
 8006684:	e78a      	b.n	800659c <_vfiprintf_r+0xc0>
 8006686:	2300      	movs	r3, #0
 8006688:	f108 0801 	add.w	r8, r8, #1
 800668c:	9305      	str	r3, [sp, #20]
 800668e:	4619      	mov	r1, r3
 8006690:	250a      	movs	r5, #10
 8006692:	4640      	mov	r0, r8
 8006694:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006698:	3a30      	subs	r2, #48	; 0x30
 800669a:	2a09      	cmp	r2, #9
 800669c:	d903      	bls.n	80066a6 <_vfiprintf_r+0x1ca>
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0c3      	beq.n	800662a <_vfiprintf_r+0x14e>
 80066a2:	9105      	str	r1, [sp, #20]
 80066a4:	e7c1      	b.n	800662a <_vfiprintf_r+0x14e>
 80066a6:	fb05 2101 	mla	r1, r5, r1, r2
 80066aa:	2301      	movs	r3, #1
 80066ac:	4680      	mov	r8, r0
 80066ae:	e7f0      	b.n	8006692 <_vfiprintf_r+0x1b6>
 80066b0:	ab03      	add	r3, sp, #12
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	4622      	mov	r2, r4
 80066b6:	4b13      	ldr	r3, [pc, #76]	; (8006704 <_vfiprintf_r+0x228>)
 80066b8:	a904      	add	r1, sp, #16
 80066ba:	4630      	mov	r0, r6
 80066bc:	f3af 8000 	nop.w
 80066c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80066c4:	4681      	mov	r9, r0
 80066c6:	d1d5      	bne.n	8006674 <_vfiprintf_r+0x198>
 80066c8:	89a3      	ldrh	r3, [r4, #12]
 80066ca:	065b      	lsls	r3, r3, #25
 80066cc:	f53f af7e 	bmi.w	80065cc <_vfiprintf_r+0xf0>
 80066d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066d2:	e77d      	b.n	80065d0 <_vfiprintf_r+0xf4>
 80066d4:	ab03      	add	r3, sp, #12
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	4622      	mov	r2, r4
 80066da:	4b0a      	ldr	r3, [pc, #40]	; (8006704 <_vfiprintf_r+0x228>)
 80066dc:	a904      	add	r1, sp, #16
 80066de:	4630      	mov	r0, r6
 80066e0:	f000 f888 	bl	80067f4 <_printf_i>
 80066e4:	e7ec      	b.n	80066c0 <_vfiprintf_r+0x1e4>
 80066e6:	bf00      	nop
 80066e8:	0800703c 	.word	0x0800703c
 80066ec:	0800707c 	.word	0x0800707c
 80066f0:	0800705c 	.word	0x0800705c
 80066f4:	0800701c 	.word	0x0800701c
 80066f8:	08007082 	.word	0x08007082
 80066fc:	08007086 	.word	0x08007086
 8006700:	00000000 	.word	0x00000000
 8006704:	080064b7 	.word	0x080064b7

08006708 <_printf_common>:
 8006708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800670c:	4691      	mov	r9, r2
 800670e:	461f      	mov	r7, r3
 8006710:	688a      	ldr	r2, [r1, #8]
 8006712:	690b      	ldr	r3, [r1, #16]
 8006714:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006718:	4293      	cmp	r3, r2
 800671a:	bfb8      	it	lt
 800671c:	4613      	movlt	r3, r2
 800671e:	f8c9 3000 	str.w	r3, [r9]
 8006722:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006726:	4606      	mov	r6, r0
 8006728:	460c      	mov	r4, r1
 800672a:	b112      	cbz	r2, 8006732 <_printf_common+0x2a>
 800672c:	3301      	adds	r3, #1
 800672e:	f8c9 3000 	str.w	r3, [r9]
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	0699      	lsls	r1, r3, #26
 8006736:	bf42      	ittt	mi
 8006738:	f8d9 3000 	ldrmi.w	r3, [r9]
 800673c:	3302      	addmi	r3, #2
 800673e:	f8c9 3000 	strmi.w	r3, [r9]
 8006742:	6825      	ldr	r5, [r4, #0]
 8006744:	f015 0506 	ands.w	r5, r5, #6
 8006748:	d107      	bne.n	800675a <_printf_common+0x52>
 800674a:	f104 0a19 	add.w	sl, r4, #25
 800674e:	68e3      	ldr	r3, [r4, #12]
 8006750:	f8d9 2000 	ldr.w	r2, [r9]
 8006754:	1a9b      	subs	r3, r3, r2
 8006756:	42ab      	cmp	r3, r5
 8006758:	dc28      	bgt.n	80067ac <_printf_common+0xa4>
 800675a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800675e:	6822      	ldr	r2, [r4, #0]
 8006760:	3300      	adds	r3, #0
 8006762:	bf18      	it	ne
 8006764:	2301      	movne	r3, #1
 8006766:	0692      	lsls	r2, r2, #26
 8006768:	d42d      	bmi.n	80067c6 <_printf_common+0xbe>
 800676a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800676e:	4639      	mov	r1, r7
 8006770:	4630      	mov	r0, r6
 8006772:	47c0      	blx	r8
 8006774:	3001      	adds	r0, #1
 8006776:	d020      	beq.n	80067ba <_printf_common+0xb2>
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	68e5      	ldr	r5, [r4, #12]
 800677c:	f8d9 2000 	ldr.w	r2, [r9]
 8006780:	f003 0306 	and.w	r3, r3, #6
 8006784:	2b04      	cmp	r3, #4
 8006786:	bf08      	it	eq
 8006788:	1aad      	subeq	r5, r5, r2
 800678a:	68a3      	ldr	r3, [r4, #8]
 800678c:	6922      	ldr	r2, [r4, #16]
 800678e:	bf0c      	ite	eq
 8006790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006794:	2500      	movne	r5, #0
 8006796:	4293      	cmp	r3, r2
 8006798:	bfc4      	itt	gt
 800679a:	1a9b      	subgt	r3, r3, r2
 800679c:	18ed      	addgt	r5, r5, r3
 800679e:	f04f 0900 	mov.w	r9, #0
 80067a2:	341a      	adds	r4, #26
 80067a4:	454d      	cmp	r5, r9
 80067a6:	d11a      	bne.n	80067de <_printf_common+0xd6>
 80067a8:	2000      	movs	r0, #0
 80067aa:	e008      	b.n	80067be <_printf_common+0xb6>
 80067ac:	2301      	movs	r3, #1
 80067ae:	4652      	mov	r2, sl
 80067b0:	4639      	mov	r1, r7
 80067b2:	4630      	mov	r0, r6
 80067b4:	47c0      	blx	r8
 80067b6:	3001      	adds	r0, #1
 80067b8:	d103      	bne.n	80067c2 <_printf_common+0xba>
 80067ba:	f04f 30ff 	mov.w	r0, #4294967295
 80067be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c2:	3501      	adds	r5, #1
 80067c4:	e7c3      	b.n	800674e <_printf_common+0x46>
 80067c6:	18e1      	adds	r1, r4, r3
 80067c8:	1c5a      	adds	r2, r3, #1
 80067ca:	2030      	movs	r0, #48	; 0x30
 80067cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067d0:	4422      	add	r2, r4
 80067d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067da:	3302      	adds	r3, #2
 80067dc:	e7c5      	b.n	800676a <_printf_common+0x62>
 80067de:	2301      	movs	r3, #1
 80067e0:	4622      	mov	r2, r4
 80067e2:	4639      	mov	r1, r7
 80067e4:	4630      	mov	r0, r6
 80067e6:	47c0      	blx	r8
 80067e8:	3001      	adds	r0, #1
 80067ea:	d0e6      	beq.n	80067ba <_printf_common+0xb2>
 80067ec:	f109 0901 	add.w	r9, r9, #1
 80067f0:	e7d8      	b.n	80067a4 <_printf_common+0x9c>
	...

080067f4 <_printf_i>:
 80067f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80067f8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80067fc:	460c      	mov	r4, r1
 80067fe:	7e09      	ldrb	r1, [r1, #24]
 8006800:	b085      	sub	sp, #20
 8006802:	296e      	cmp	r1, #110	; 0x6e
 8006804:	4617      	mov	r7, r2
 8006806:	4606      	mov	r6, r0
 8006808:	4698      	mov	r8, r3
 800680a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800680c:	f000 80b3 	beq.w	8006976 <_printf_i+0x182>
 8006810:	d822      	bhi.n	8006858 <_printf_i+0x64>
 8006812:	2963      	cmp	r1, #99	; 0x63
 8006814:	d036      	beq.n	8006884 <_printf_i+0x90>
 8006816:	d80a      	bhi.n	800682e <_printf_i+0x3a>
 8006818:	2900      	cmp	r1, #0
 800681a:	f000 80b9 	beq.w	8006990 <_printf_i+0x19c>
 800681e:	2958      	cmp	r1, #88	; 0x58
 8006820:	f000 8083 	beq.w	800692a <_printf_i+0x136>
 8006824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006828:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800682c:	e032      	b.n	8006894 <_printf_i+0xa0>
 800682e:	2964      	cmp	r1, #100	; 0x64
 8006830:	d001      	beq.n	8006836 <_printf_i+0x42>
 8006832:	2969      	cmp	r1, #105	; 0x69
 8006834:	d1f6      	bne.n	8006824 <_printf_i+0x30>
 8006836:	6820      	ldr	r0, [r4, #0]
 8006838:	6813      	ldr	r3, [r2, #0]
 800683a:	0605      	lsls	r5, r0, #24
 800683c:	f103 0104 	add.w	r1, r3, #4
 8006840:	d52a      	bpl.n	8006898 <_printf_i+0xa4>
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6011      	str	r1, [r2, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	da03      	bge.n	8006852 <_printf_i+0x5e>
 800684a:	222d      	movs	r2, #45	; 0x2d
 800684c:	425b      	negs	r3, r3
 800684e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006852:	486f      	ldr	r0, [pc, #444]	; (8006a10 <_printf_i+0x21c>)
 8006854:	220a      	movs	r2, #10
 8006856:	e039      	b.n	80068cc <_printf_i+0xd8>
 8006858:	2973      	cmp	r1, #115	; 0x73
 800685a:	f000 809d 	beq.w	8006998 <_printf_i+0x1a4>
 800685e:	d808      	bhi.n	8006872 <_printf_i+0x7e>
 8006860:	296f      	cmp	r1, #111	; 0x6f
 8006862:	d020      	beq.n	80068a6 <_printf_i+0xb2>
 8006864:	2970      	cmp	r1, #112	; 0x70
 8006866:	d1dd      	bne.n	8006824 <_printf_i+0x30>
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	f043 0320 	orr.w	r3, r3, #32
 800686e:	6023      	str	r3, [r4, #0]
 8006870:	e003      	b.n	800687a <_printf_i+0x86>
 8006872:	2975      	cmp	r1, #117	; 0x75
 8006874:	d017      	beq.n	80068a6 <_printf_i+0xb2>
 8006876:	2978      	cmp	r1, #120	; 0x78
 8006878:	d1d4      	bne.n	8006824 <_printf_i+0x30>
 800687a:	2378      	movs	r3, #120	; 0x78
 800687c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006880:	4864      	ldr	r0, [pc, #400]	; (8006a14 <_printf_i+0x220>)
 8006882:	e055      	b.n	8006930 <_printf_i+0x13c>
 8006884:	6813      	ldr	r3, [r2, #0]
 8006886:	1d19      	adds	r1, r3, #4
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6011      	str	r1, [r2, #0]
 800688c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006890:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006894:	2301      	movs	r3, #1
 8006896:	e08c      	b.n	80069b2 <_printf_i+0x1be>
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	6011      	str	r1, [r2, #0]
 800689c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068a0:	bf18      	it	ne
 80068a2:	b21b      	sxthne	r3, r3
 80068a4:	e7cf      	b.n	8006846 <_printf_i+0x52>
 80068a6:	6813      	ldr	r3, [r2, #0]
 80068a8:	6825      	ldr	r5, [r4, #0]
 80068aa:	1d18      	adds	r0, r3, #4
 80068ac:	6010      	str	r0, [r2, #0]
 80068ae:	0628      	lsls	r0, r5, #24
 80068b0:	d501      	bpl.n	80068b6 <_printf_i+0xc2>
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	e002      	b.n	80068bc <_printf_i+0xc8>
 80068b6:	0668      	lsls	r0, r5, #25
 80068b8:	d5fb      	bpl.n	80068b2 <_printf_i+0xbe>
 80068ba:	881b      	ldrh	r3, [r3, #0]
 80068bc:	4854      	ldr	r0, [pc, #336]	; (8006a10 <_printf_i+0x21c>)
 80068be:	296f      	cmp	r1, #111	; 0x6f
 80068c0:	bf14      	ite	ne
 80068c2:	220a      	movne	r2, #10
 80068c4:	2208      	moveq	r2, #8
 80068c6:	2100      	movs	r1, #0
 80068c8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068cc:	6865      	ldr	r5, [r4, #4]
 80068ce:	60a5      	str	r5, [r4, #8]
 80068d0:	2d00      	cmp	r5, #0
 80068d2:	f2c0 8095 	blt.w	8006a00 <_printf_i+0x20c>
 80068d6:	6821      	ldr	r1, [r4, #0]
 80068d8:	f021 0104 	bic.w	r1, r1, #4
 80068dc:	6021      	str	r1, [r4, #0]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d13d      	bne.n	800695e <_printf_i+0x16a>
 80068e2:	2d00      	cmp	r5, #0
 80068e4:	f040 808e 	bne.w	8006a04 <_printf_i+0x210>
 80068e8:	4665      	mov	r5, ip
 80068ea:	2a08      	cmp	r2, #8
 80068ec:	d10b      	bne.n	8006906 <_printf_i+0x112>
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	07db      	lsls	r3, r3, #31
 80068f2:	d508      	bpl.n	8006906 <_printf_i+0x112>
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	6862      	ldr	r2, [r4, #4]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	bfde      	ittt	le
 80068fc:	2330      	movle	r3, #48	; 0x30
 80068fe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006902:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006906:	ebac 0305 	sub.w	r3, ip, r5
 800690a:	6123      	str	r3, [r4, #16]
 800690c:	f8cd 8000 	str.w	r8, [sp]
 8006910:	463b      	mov	r3, r7
 8006912:	aa03      	add	r2, sp, #12
 8006914:	4621      	mov	r1, r4
 8006916:	4630      	mov	r0, r6
 8006918:	f7ff fef6 	bl	8006708 <_printf_common>
 800691c:	3001      	adds	r0, #1
 800691e:	d14d      	bne.n	80069bc <_printf_i+0x1c8>
 8006920:	f04f 30ff 	mov.w	r0, #4294967295
 8006924:	b005      	add	sp, #20
 8006926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800692a:	4839      	ldr	r0, [pc, #228]	; (8006a10 <_printf_i+0x21c>)
 800692c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006930:	6813      	ldr	r3, [r2, #0]
 8006932:	6821      	ldr	r1, [r4, #0]
 8006934:	1d1d      	adds	r5, r3, #4
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6015      	str	r5, [r2, #0]
 800693a:	060a      	lsls	r2, r1, #24
 800693c:	d50b      	bpl.n	8006956 <_printf_i+0x162>
 800693e:	07ca      	lsls	r2, r1, #31
 8006940:	bf44      	itt	mi
 8006942:	f041 0120 	orrmi.w	r1, r1, #32
 8006946:	6021      	strmi	r1, [r4, #0]
 8006948:	b91b      	cbnz	r3, 8006952 <_printf_i+0x15e>
 800694a:	6822      	ldr	r2, [r4, #0]
 800694c:	f022 0220 	bic.w	r2, r2, #32
 8006950:	6022      	str	r2, [r4, #0]
 8006952:	2210      	movs	r2, #16
 8006954:	e7b7      	b.n	80068c6 <_printf_i+0xd2>
 8006956:	064d      	lsls	r5, r1, #25
 8006958:	bf48      	it	mi
 800695a:	b29b      	uxthmi	r3, r3
 800695c:	e7ef      	b.n	800693e <_printf_i+0x14a>
 800695e:	4665      	mov	r5, ip
 8006960:	fbb3 f1f2 	udiv	r1, r3, r2
 8006964:	fb02 3311 	mls	r3, r2, r1, r3
 8006968:	5cc3      	ldrb	r3, [r0, r3]
 800696a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800696e:	460b      	mov	r3, r1
 8006970:	2900      	cmp	r1, #0
 8006972:	d1f5      	bne.n	8006960 <_printf_i+0x16c>
 8006974:	e7b9      	b.n	80068ea <_printf_i+0xf6>
 8006976:	6813      	ldr	r3, [r2, #0]
 8006978:	6825      	ldr	r5, [r4, #0]
 800697a:	6961      	ldr	r1, [r4, #20]
 800697c:	1d18      	adds	r0, r3, #4
 800697e:	6010      	str	r0, [r2, #0]
 8006980:	0628      	lsls	r0, r5, #24
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	d501      	bpl.n	800698a <_printf_i+0x196>
 8006986:	6019      	str	r1, [r3, #0]
 8006988:	e002      	b.n	8006990 <_printf_i+0x19c>
 800698a:	066a      	lsls	r2, r5, #25
 800698c:	d5fb      	bpl.n	8006986 <_printf_i+0x192>
 800698e:	8019      	strh	r1, [r3, #0]
 8006990:	2300      	movs	r3, #0
 8006992:	6123      	str	r3, [r4, #16]
 8006994:	4665      	mov	r5, ip
 8006996:	e7b9      	b.n	800690c <_printf_i+0x118>
 8006998:	6813      	ldr	r3, [r2, #0]
 800699a:	1d19      	adds	r1, r3, #4
 800699c:	6011      	str	r1, [r2, #0]
 800699e:	681d      	ldr	r5, [r3, #0]
 80069a0:	6862      	ldr	r2, [r4, #4]
 80069a2:	2100      	movs	r1, #0
 80069a4:	4628      	mov	r0, r5
 80069a6:	f7f9 fc4b 	bl	8000240 <memchr>
 80069aa:	b108      	cbz	r0, 80069b0 <_printf_i+0x1bc>
 80069ac:	1b40      	subs	r0, r0, r5
 80069ae:	6060      	str	r0, [r4, #4]
 80069b0:	6863      	ldr	r3, [r4, #4]
 80069b2:	6123      	str	r3, [r4, #16]
 80069b4:	2300      	movs	r3, #0
 80069b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069ba:	e7a7      	b.n	800690c <_printf_i+0x118>
 80069bc:	6923      	ldr	r3, [r4, #16]
 80069be:	462a      	mov	r2, r5
 80069c0:	4639      	mov	r1, r7
 80069c2:	4630      	mov	r0, r6
 80069c4:	47c0      	blx	r8
 80069c6:	3001      	adds	r0, #1
 80069c8:	d0aa      	beq.n	8006920 <_printf_i+0x12c>
 80069ca:	6823      	ldr	r3, [r4, #0]
 80069cc:	079b      	lsls	r3, r3, #30
 80069ce:	d413      	bmi.n	80069f8 <_printf_i+0x204>
 80069d0:	68e0      	ldr	r0, [r4, #12]
 80069d2:	9b03      	ldr	r3, [sp, #12]
 80069d4:	4298      	cmp	r0, r3
 80069d6:	bfb8      	it	lt
 80069d8:	4618      	movlt	r0, r3
 80069da:	e7a3      	b.n	8006924 <_printf_i+0x130>
 80069dc:	2301      	movs	r3, #1
 80069de:	464a      	mov	r2, r9
 80069e0:	4639      	mov	r1, r7
 80069e2:	4630      	mov	r0, r6
 80069e4:	47c0      	blx	r8
 80069e6:	3001      	adds	r0, #1
 80069e8:	d09a      	beq.n	8006920 <_printf_i+0x12c>
 80069ea:	3501      	adds	r5, #1
 80069ec:	68e3      	ldr	r3, [r4, #12]
 80069ee:	9a03      	ldr	r2, [sp, #12]
 80069f0:	1a9b      	subs	r3, r3, r2
 80069f2:	42ab      	cmp	r3, r5
 80069f4:	dcf2      	bgt.n	80069dc <_printf_i+0x1e8>
 80069f6:	e7eb      	b.n	80069d0 <_printf_i+0x1dc>
 80069f8:	2500      	movs	r5, #0
 80069fa:	f104 0919 	add.w	r9, r4, #25
 80069fe:	e7f5      	b.n	80069ec <_printf_i+0x1f8>
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1ac      	bne.n	800695e <_printf_i+0x16a>
 8006a04:	7803      	ldrb	r3, [r0, #0]
 8006a06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a0e:	e76c      	b.n	80068ea <_printf_i+0xf6>
 8006a10:	0800708d 	.word	0x0800708d
 8006a14:	0800709e 	.word	0x0800709e

08006a18 <_sbrk_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4c06      	ldr	r4, [pc, #24]	; (8006a34 <_sbrk_r+0x1c>)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4605      	mov	r5, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	6023      	str	r3, [r4, #0]
 8006a24:	f7fb f8be 	bl	8001ba4 <_sbrk>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_sbrk_r+0x1a>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_sbrk_r+0x1a>
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	20000b28 	.word	0x20000b28

08006a38 <__sread>:
 8006a38:	b510      	push	{r4, lr}
 8006a3a:	460c      	mov	r4, r1
 8006a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a40:	f000 fa96 	bl	8006f70 <_read_r>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	bfab      	itete	ge
 8006a48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a4c:	181b      	addge	r3, r3, r0
 8006a4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a52:	bfac      	ite	ge
 8006a54:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a56:	81a3      	strhlt	r3, [r4, #12]
 8006a58:	bd10      	pop	{r4, pc}

08006a5a <__swrite>:
 8006a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5e:	461f      	mov	r7, r3
 8006a60:	898b      	ldrh	r3, [r1, #12]
 8006a62:	05db      	lsls	r3, r3, #23
 8006a64:	4605      	mov	r5, r0
 8006a66:	460c      	mov	r4, r1
 8006a68:	4616      	mov	r6, r2
 8006a6a:	d505      	bpl.n	8006a78 <__swrite+0x1e>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a74:	f000 f9b6 	bl	8006de4 <_lseek_r>
 8006a78:	89a3      	ldrh	r3, [r4, #12]
 8006a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a82:	81a3      	strh	r3, [r4, #12]
 8006a84:	4632      	mov	r2, r6
 8006a86:	463b      	mov	r3, r7
 8006a88:	4628      	mov	r0, r5
 8006a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8e:	f000 b869 	b.w	8006b64 <_write_r>

08006a92 <__sseek>:
 8006a92:	b510      	push	{r4, lr}
 8006a94:	460c      	mov	r4, r1
 8006a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a9a:	f000 f9a3 	bl	8006de4 <_lseek_r>
 8006a9e:	1c43      	adds	r3, r0, #1
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	bf15      	itete	ne
 8006aa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006aa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006aaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006aae:	81a3      	strheq	r3, [r4, #12]
 8006ab0:	bf18      	it	ne
 8006ab2:	81a3      	strhne	r3, [r4, #12]
 8006ab4:	bd10      	pop	{r4, pc}

08006ab6 <__sclose>:
 8006ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aba:	f000 b8d3 	b.w	8006c64 <_close_r>
	...

08006ac0 <__swbuf_r>:
 8006ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac2:	460e      	mov	r6, r1
 8006ac4:	4614      	mov	r4, r2
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	b118      	cbz	r0, 8006ad2 <__swbuf_r+0x12>
 8006aca:	6983      	ldr	r3, [r0, #24]
 8006acc:	b90b      	cbnz	r3, 8006ad2 <__swbuf_r+0x12>
 8006ace:	f7ff fbf7 	bl	80062c0 <__sinit>
 8006ad2:	4b21      	ldr	r3, [pc, #132]	; (8006b58 <__swbuf_r+0x98>)
 8006ad4:	429c      	cmp	r4, r3
 8006ad6:	d12a      	bne.n	8006b2e <__swbuf_r+0x6e>
 8006ad8:	686c      	ldr	r4, [r5, #4]
 8006ada:	69a3      	ldr	r3, [r4, #24]
 8006adc:	60a3      	str	r3, [r4, #8]
 8006ade:	89a3      	ldrh	r3, [r4, #12]
 8006ae0:	071a      	lsls	r2, r3, #28
 8006ae2:	d52e      	bpl.n	8006b42 <__swbuf_r+0x82>
 8006ae4:	6923      	ldr	r3, [r4, #16]
 8006ae6:	b363      	cbz	r3, 8006b42 <__swbuf_r+0x82>
 8006ae8:	6923      	ldr	r3, [r4, #16]
 8006aea:	6820      	ldr	r0, [r4, #0]
 8006aec:	1ac0      	subs	r0, r0, r3
 8006aee:	6963      	ldr	r3, [r4, #20]
 8006af0:	b2f6      	uxtb	r6, r6
 8006af2:	4283      	cmp	r3, r0
 8006af4:	4637      	mov	r7, r6
 8006af6:	dc04      	bgt.n	8006b02 <__swbuf_r+0x42>
 8006af8:	4621      	mov	r1, r4
 8006afa:	4628      	mov	r0, r5
 8006afc:	f000 f948 	bl	8006d90 <_fflush_r>
 8006b00:	bb28      	cbnz	r0, 8006b4e <__swbuf_r+0x8e>
 8006b02:	68a3      	ldr	r3, [r4, #8]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	60a3      	str	r3, [r4, #8]
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	1c5a      	adds	r2, r3, #1
 8006b0c:	6022      	str	r2, [r4, #0]
 8006b0e:	701e      	strb	r6, [r3, #0]
 8006b10:	6963      	ldr	r3, [r4, #20]
 8006b12:	3001      	adds	r0, #1
 8006b14:	4283      	cmp	r3, r0
 8006b16:	d004      	beq.n	8006b22 <__swbuf_r+0x62>
 8006b18:	89a3      	ldrh	r3, [r4, #12]
 8006b1a:	07db      	lsls	r3, r3, #31
 8006b1c:	d519      	bpl.n	8006b52 <__swbuf_r+0x92>
 8006b1e:	2e0a      	cmp	r6, #10
 8006b20:	d117      	bne.n	8006b52 <__swbuf_r+0x92>
 8006b22:	4621      	mov	r1, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	f000 f933 	bl	8006d90 <_fflush_r>
 8006b2a:	b190      	cbz	r0, 8006b52 <__swbuf_r+0x92>
 8006b2c:	e00f      	b.n	8006b4e <__swbuf_r+0x8e>
 8006b2e:	4b0b      	ldr	r3, [pc, #44]	; (8006b5c <__swbuf_r+0x9c>)
 8006b30:	429c      	cmp	r4, r3
 8006b32:	d101      	bne.n	8006b38 <__swbuf_r+0x78>
 8006b34:	68ac      	ldr	r4, [r5, #8]
 8006b36:	e7d0      	b.n	8006ada <__swbuf_r+0x1a>
 8006b38:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <__swbuf_r+0xa0>)
 8006b3a:	429c      	cmp	r4, r3
 8006b3c:	bf08      	it	eq
 8006b3e:	68ec      	ldreq	r4, [r5, #12]
 8006b40:	e7cb      	b.n	8006ada <__swbuf_r+0x1a>
 8006b42:	4621      	mov	r1, r4
 8006b44:	4628      	mov	r0, r5
 8006b46:	f000 f81f 	bl	8006b88 <__swsetup_r>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d0cc      	beq.n	8006ae8 <__swbuf_r+0x28>
 8006b4e:	f04f 37ff 	mov.w	r7, #4294967295
 8006b52:	4638      	mov	r0, r7
 8006b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b56:	bf00      	nop
 8006b58:	0800703c 	.word	0x0800703c
 8006b5c:	0800705c 	.word	0x0800705c
 8006b60:	0800701c 	.word	0x0800701c

08006b64 <_write_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4c07      	ldr	r4, [pc, #28]	; (8006b84 <_write_r+0x20>)
 8006b68:	4605      	mov	r5, r0
 8006b6a:	4608      	mov	r0, r1
 8006b6c:	4611      	mov	r1, r2
 8006b6e:	2200      	movs	r2, #0
 8006b70:	6022      	str	r2, [r4, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	f7fa ffc5 	bl	8001b02 <_write>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	d102      	bne.n	8006b82 <_write_r+0x1e>
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	b103      	cbz	r3, 8006b82 <_write_r+0x1e>
 8006b80:	602b      	str	r3, [r5, #0]
 8006b82:	bd38      	pop	{r3, r4, r5, pc}
 8006b84:	20000b28 	.word	0x20000b28

08006b88 <__swsetup_r>:
 8006b88:	4b32      	ldr	r3, [pc, #200]	; (8006c54 <__swsetup_r+0xcc>)
 8006b8a:	b570      	push	{r4, r5, r6, lr}
 8006b8c:	681d      	ldr	r5, [r3, #0]
 8006b8e:	4606      	mov	r6, r0
 8006b90:	460c      	mov	r4, r1
 8006b92:	b125      	cbz	r5, 8006b9e <__swsetup_r+0x16>
 8006b94:	69ab      	ldr	r3, [r5, #24]
 8006b96:	b913      	cbnz	r3, 8006b9e <__swsetup_r+0x16>
 8006b98:	4628      	mov	r0, r5
 8006b9a:	f7ff fb91 	bl	80062c0 <__sinit>
 8006b9e:	4b2e      	ldr	r3, [pc, #184]	; (8006c58 <__swsetup_r+0xd0>)
 8006ba0:	429c      	cmp	r4, r3
 8006ba2:	d10f      	bne.n	8006bc4 <__swsetup_r+0x3c>
 8006ba4:	686c      	ldr	r4, [r5, #4]
 8006ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	0715      	lsls	r5, r2, #28
 8006bae:	d42c      	bmi.n	8006c0a <__swsetup_r+0x82>
 8006bb0:	06d0      	lsls	r0, r2, #27
 8006bb2:	d411      	bmi.n	8006bd8 <__swsetup_r+0x50>
 8006bb4:	2209      	movs	r2, #9
 8006bb6:	6032      	str	r2, [r6, #0]
 8006bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bbc:	81a3      	strh	r3, [r4, #12]
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	e03e      	b.n	8006c42 <__swsetup_r+0xba>
 8006bc4:	4b25      	ldr	r3, [pc, #148]	; (8006c5c <__swsetup_r+0xd4>)
 8006bc6:	429c      	cmp	r4, r3
 8006bc8:	d101      	bne.n	8006bce <__swsetup_r+0x46>
 8006bca:	68ac      	ldr	r4, [r5, #8]
 8006bcc:	e7eb      	b.n	8006ba6 <__swsetup_r+0x1e>
 8006bce:	4b24      	ldr	r3, [pc, #144]	; (8006c60 <__swsetup_r+0xd8>)
 8006bd0:	429c      	cmp	r4, r3
 8006bd2:	bf08      	it	eq
 8006bd4:	68ec      	ldreq	r4, [r5, #12]
 8006bd6:	e7e6      	b.n	8006ba6 <__swsetup_r+0x1e>
 8006bd8:	0751      	lsls	r1, r2, #29
 8006bda:	d512      	bpl.n	8006c02 <__swsetup_r+0x7a>
 8006bdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bde:	b141      	cbz	r1, 8006bf2 <__swsetup_r+0x6a>
 8006be0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006be4:	4299      	cmp	r1, r3
 8006be6:	d002      	beq.n	8006bee <__swsetup_r+0x66>
 8006be8:	4630      	mov	r0, r6
 8006bea:	f000 f973 	bl	8006ed4 <_free_r>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	6363      	str	r3, [r4, #52]	; 0x34
 8006bf2:	89a3      	ldrh	r3, [r4, #12]
 8006bf4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006bf8:	81a3      	strh	r3, [r4, #12]
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	6063      	str	r3, [r4, #4]
 8006bfe:	6923      	ldr	r3, [r4, #16]
 8006c00:	6023      	str	r3, [r4, #0]
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	f043 0308 	orr.w	r3, r3, #8
 8006c08:	81a3      	strh	r3, [r4, #12]
 8006c0a:	6923      	ldr	r3, [r4, #16]
 8006c0c:	b94b      	cbnz	r3, 8006c22 <__swsetup_r+0x9a>
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c18:	d003      	beq.n	8006c22 <__swsetup_r+0x9a>
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	4630      	mov	r0, r6
 8006c1e:	f000 f917 	bl	8006e50 <__smakebuf_r>
 8006c22:	89a2      	ldrh	r2, [r4, #12]
 8006c24:	f012 0301 	ands.w	r3, r2, #1
 8006c28:	d00c      	beq.n	8006c44 <__swsetup_r+0xbc>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60a3      	str	r3, [r4, #8]
 8006c2e:	6963      	ldr	r3, [r4, #20]
 8006c30:	425b      	negs	r3, r3
 8006c32:	61a3      	str	r3, [r4, #24]
 8006c34:	6923      	ldr	r3, [r4, #16]
 8006c36:	b953      	cbnz	r3, 8006c4e <__swsetup_r+0xc6>
 8006c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c3c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006c40:	d1ba      	bne.n	8006bb8 <__swsetup_r+0x30>
 8006c42:	bd70      	pop	{r4, r5, r6, pc}
 8006c44:	0792      	lsls	r2, r2, #30
 8006c46:	bf58      	it	pl
 8006c48:	6963      	ldrpl	r3, [r4, #20]
 8006c4a:	60a3      	str	r3, [r4, #8]
 8006c4c:	e7f2      	b.n	8006c34 <__swsetup_r+0xac>
 8006c4e:	2000      	movs	r0, #0
 8006c50:	e7f7      	b.n	8006c42 <__swsetup_r+0xba>
 8006c52:	bf00      	nop
 8006c54:	20000010 	.word	0x20000010
 8006c58:	0800703c 	.word	0x0800703c
 8006c5c:	0800705c 	.word	0x0800705c
 8006c60:	0800701c 	.word	0x0800701c

08006c64 <_close_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	4c06      	ldr	r4, [pc, #24]	; (8006c80 <_close_r+0x1c>)
 8006c68:	2300      	movs	r3, #0
 8006c6a:	4605      	mov	r5, r0
 8006c6c:	4608      	mov	r0, r1
 8006c6e:	6023      	str	r3, [r4, #0]
 8006c70:	f7fa ff63 	bl	8001b3a <_close>
 8006c74:	1c43      	adds	r3, r0, #1
 8006c76:	d102      	bne.n	8006c7e <_close_r+0x1a>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	b103      	cbz	r3, 8006c7e <_close_r+0x1a>
 8006c7c:	602b      	str	r3, [r5, #0]
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
 8006c80:	20000b28 	.word	0x20000b28

08006c84 <__sflush_r>:
 8006c84:	898a      	ldrh	r2, [r1, #12]
 8006c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	0710      	lsls	r0, r2, #28
 8006c8e:	460c      	mov	r4, r1
 8006c90:	d458      	bmi.n	8006d44 <__sflush_r+0xc0>
 8006c92:	684b      	ldr	r3, [r1, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dc05      	bgt.n	8006ca4 <__sflush_r+0x20>
 8006c98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	dc02      	bgt.n	8006ca4 <__sflush_r+0x20>
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ca6:	2e00      	cmp	r6, #0
 8006ca8:	d0f9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006caa:	2300      	movs	r3, #0
 8006cac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006cb0:	682f      	ldr	r7, [r5, #0]
 8006cb2:	6a21      	ldr	r1, [r4, #32]
 8006cb4:	602b      	str	r3, [r5, #0]
 8006cb6:	d032      	beq.n	8006d1e <__sflush_r+0x9a>
 8006cb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cba:	89a3      	ldrh	r3, [r4, #12]
 8006cbc:	075a      	lsls	r2, r3, #29
 8006cbe:	d505      	bpl.n	8006ccc <__sflush_r+0x48>
 8006cc0:	6863      	ldr	r3, [r4, #4]
 8006cc2:	1ac0      	subs	r0, r0, r3
 8006cc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cc6:	b10b      	cbz	r3, 8006ccc <__sflush_r+0x48>
 8006cc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cca:	1ac0      	subs	r0, r0, r3
 8006ccc:	2300      	movs	r3, #0
 8006cce:	4602      	mov	r2, r0
 8006cd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cd2:	6a21      	ldr	r1, [r4, #32]
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b0      	blx	r6
 8006cd8:	1c43      	adds	r3, r0, #1
 8006cda:	89a3      	ldrh	r3, [r4, #12]
 8006cdc:	d106      	bne.n	8006cec <__sflush_r+0x68>
 8006cde:	6829      	ldr	r1, [r5, #0]
 8006ce0:	291d      	cmp	r1, #29
 8006ce2:	d848      	bhi.n	8006d76 <__sflush_r+0xf2>
 8006ce4:	4a29      	ldr	r2, [pc, #164]	; (8006d8c <__sflush_r+0x108>)
 8006ce6:	40ca      	lsrs	r2, r1
 8006ce8:	07d6      	lsls	r6, r2, #31
 8006cea:	d544      	bpl.n	8006d76 <__sflush_r+0xf2>
 8006cec:	2200      	movs	r2, #0
 8006cee:	6062      	str	r2, [r4, #4]
 8006cf0:	04d9      	lsls	r1, r3, #19
 8006cf2:	6922      	ldr	r2, [r4, #16]
 8006cf4:	6022      	str	r2, [r4, #0]
 8006cf6:	d504      	bpl.n	8006d02 <__sflush_r+0x7e>
 8006cf8:	1c42      	adds	r2, r0, #1
 8006cfa:	d101      	bne.n	8006d00 <__sflush_r+0x7c>
 8006cfc:	682b      	ldr	r3, [r5, #0]
 8006cfe:	b903      	cbnz	r3, 8006d02 <__sflush_r+0x7e>
 8006d00:	6560      	str	r0, [r4, #84]	; 0x54
 8006d02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d04:	602f      	str	r7, [r5, #0]
 8006d06:	2900      	cmp	r1, #0
 8006d08:	d0c9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006d0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d0e:	4299      	cmp	r1, r3
 8006d10:	d002      	beq.n	8006d18 <__sflush_r+0x94>
 8006d12:	4628      	mov	r0, r5
 8006d14:	f000 f8de 	bl	8006ed4 <_free_r>
 8006d18:	2000      	movs	r0, #0
 8006d1a:	6360      	str	r0, [r4, #52]	; 0x34
 8006d1c:	e7c0      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b0      	blx	r6
 8006d24:	1c41      	adds	r1, r0, #1
 8006d26:	d1c8      	bne.n	8006cba <__sflush_r+0x36>
 8006d28:	682b      	ldr	r3, [r5, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d0c5      	beq.n	8006cba <__sflush_r+0x36>
 8006d2e:	2b1d      	cmp	r3, #29
 8006d30:	d001      	beq.n	8006d36 <__sflush_r+0xb2>
 8006d32:	2b16      	cmp	r3, #22
 8006d34:	d101      	bne.n	8006d3a <__sflush_r+0xb6>
 8006d36:	602f      	str	r7, [r5, #0]
 8006d38:	e7b1      	b.n	8006c9e <__sflush_r+0x1a>
 8006d3a:	89a3      	ldrh	r3, [r4, #12]
 8006d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d40:	81a3      	strh	r3, [r4, #12]
 8006d42:	e7ad      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d44:	690f      	ldr	r7, [r1, #16]
 8006d46:	2f00      	cmp	r7, #0
 8006d48:	d0a9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006d4a:	0793      	lsls	r3, r2, #30
 8006d4c:	680e      	ldr	r6, [r1, #0]
 8006d4e:	bf08      	it	eq
 8006d50:	694b      	ldreq	r3, [r1, #20]
 8006d52:	600f      	str	r7, [r1, #0]
 8006d54:	bf18      	it	ne
 8006d56:	2300      	movne	r3, #0
 8006d58:	eba6 0807 	sub.w	r8, r6, r7
 8006d5c:	608b      	str	r3, [r1, #8]
 8006d5e:	f1b8 0f00 	cmp.w	r8, #0
 8006d62:	dd9c      	ble.n	8006c9e <__sflush_r+0x1a>
 8006d64:	4643      	mov	r3, r8
 8006d66:	463a      	mov	r2, r7
 8006d68:	6a21      	ldr	r1, [r4, #32]
 8006d6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	47b0      	blx	r6
 8006d70:	2800      	cmp	r0, #0
 8006d72:	dc06      	bgt.n	8006d82 <__sflush_r+0xfe>
 8006d74:	89a3      	ldrh	r3, [r4, #12]
 8006d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d80:	e78e      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d82:	4407      	add	r7, r0
 8006d84:	eba8 0800 	sub.w	r8, r8, r0
 8006d88:	e7e9      	b.n	8006d5e <__sflush_r+0xda>
 8006d8a:	bf00      	nop
 8006d8c:	20400001 	.word	0x20400001

08006d90 <_fflush_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	690b      	ldr	r3, [r1, #16]
 8006d94:	4605      	mov	r5, r0
 8006d96:	460c      	mov	r4, r1
 8006d98:	b1db      	cbz	r3, 8006dd2 <_fflush_r+0x42>
 8006d9a:	b118      	cbz	r0, 8006da4 <_fflush_r+0x14>
 8006d9c:	6983      	ldr	r3, [r0, #24]
 8006d9e:	b90b      	cbnz	r3, 8006da4 <_fflush_r+0x14>
 8006da0:	f7ff fa8e 	bl	80062c0 <__sinit>
 8006da4:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <_fflush_r+0x48>)
 8006da6:	429c      	cmp	r4, r3
 8006da8:	d109      	bne.n	8006dbe <_fflush_r+0x2e>
 8006daa:	686c      	ldr	r4, [r5, #4]
 8006dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006db0:	b17b      	cbz	r3, 8006dd2 <_fflush_r+0x42>
 8006db2:	4621      	mov	r1, r4
 8006db4:	4628      	mov	r0, r5
 8006db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dba:	f7ff bf63 	b.w	8006c84 <__sflush_r>
 8006dbe:	4b07      	ldr	r3, [pc, #28]	; (8006ddc <_fflush_r+0x4c>)
 8006dc0:	429c      	cmp	r4, r3
 8006dc2:	d101      	bne.n	8006dc8 <_fflush_r+0x38>
 8006dc4:	68ac      	ldr	r4, [r5, #8]
 8006dc6:	e7f1      	b.n	8006dac <_fflush_r+0x1c>
 8006dc8:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <_fflush_r+0x50>)
 8006dca:	429c      	cmp	r4, r3
 8006dcc:	bf08      	it	eq
 8006dce:	68ec      	ldreq	r4, [r5, #12]
 8006dd0:	e7ec      	b.n	8006dac <_fflush_r+0x1c>
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	bd38      	pop	{r3, r4, r5, pc}
 8006dd6:	bf00      	nop
 8006dd8:	0800703c 	.word	0x0800703c
 8006ddc:	0800705c 	.word	0x0800705c
 8006de0:	0800701c 	.word	0x0800701c

08006de4 <_lseek_r>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	4c07      	ldr	r4, [pc, #28]	; (8006e04 <_lseek_r+0x20>)
 8006de8:	4605      	mov	r5, r0
 8006dea:	4608      	mov	r0, r1
 8006dec:	4611      	mov	r1, r2
 8006dee:	2200      	movs	r2, #0
 8006df0:	6022      	str	r2, [r4, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	f7fa fec8 	bl	8001b88 <_lseek>
 8006df8:	1c43      	adds	r3, r0, #1
 8006dfa:	d102      	bne.n	8006e02 <_lseek_r+0x1e>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	b103      	cbz	r3, 8006e02 <_lseek_r+0x1e>
 8006e00:	602b      	str	r3, [r5, #0]
 8006e02:	bd38      	pop	{r3, r4, r5, pc}
 8006e04:	20000b28 	.word	0x20000b28

08006e08 <__swhatbuf_r>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	460e      	mov	r6, r1
 8006e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e10:	2900      	cmp	r1, #0
 8006e12:	b096      	sub	sp, #88	; 0x58
 8006e14:	4614      	mov	r4, r2
 8006e16:	461d      	mov	r5, r3
 8006e18:	da07      	bge.n	8006e2a <__swhatbuf_r+0x22>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	602b      	str	r3, [r5, #0]
 8006e1e:	89b3      	ldrh	r3, [r6, #12]
 8006e20:	061a      	lsls	r2, r3, #24
 8006e22:	d410      	bmi.n	8006e46 <__swhatbuf_r+0x3e>
 8006e24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e28:	e00e      	b.n	8006e48 <__swhatbuf_r+0x40>
 8006e2a:	466a      	mov	r2, sp
 8006e2c:	f000 f8b2 	bl	8006f94 <_fstat_r>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	dbf2      	blt.n	8006e1a <__swhatbuf_r+0x12>
 8006e34:	9a01      	ldr	r2, [sp, #4]
 8006e36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e3e:	425a      	negs	r2, r3
 8006e40:	415a      	adcs	r2, r3
 8006e42:	602a      	str	r2, [r5, #0]
 8006e44:	e7ee      	b.n	8006e24 <__swhatbuf_r+0x1c>
 8006e46:	2340      	movs	r3, #64	; 0x40
 8006e48:	2000      	movs	r0, #0
 8006e4a:	6023      	str	r3, [r4, #0]
 8006e4c:	b016      	add	sp, #88	; 0x58
 8006e4e:	bd70      	pop	{r4, r5, r6, pc}

08006e50 <__smakebuf_r>:
 8006e50:	898b      	ldrh	r3, [r1, #12]
 8006e52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e54:	079d      	lsls	r5, r3, #30
 8006e56:	4606      	mov	r6, r0
 8006e58:	460c      	mov	r4, r1
 8006e5a:	d507      	bpl.n	8006e6c <__smakebuf_r+0x1c>
 8006e5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	6123      	str	r3, [r4, #16]
 8006e64:	2301      	movs	r3, #1
 8006e66:	6163      	str	r3, [r4, #20]
 8006e68:	b002      	add	sp, #8
 8006e6a:	bd70      	pop	{r4, r5, r6, pc}
 8006e6c:	ab01      	add	r3, sp, #4
 8006e6e:	466a      	mov	r2, sp
 8006e70:	f7ff ffca 	bl	8006e08 <__swhatbuf_r>
 8006e74:	9900      	ldr	r1, [sp, #0]
 8006e76:	4605      	mov	r5, r0
 8006e78:	4630      	mov	r0, r6
 8006e7a:	f7ff faab 	bl	80063d4 <_malloc_r>
 8006e7e:	b948      	cbnz	r0, 8006e94 <__smakebuf_r+0x44>
 8006e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e84:	059a      	lsls	r2, r3, #22
 8006e86:	d4ef      	bmi.n	8006e68 <__smakebuf_r+0x18>
 8006e88:	f023 0303 	bic.w	r3, r3, #3
 8006e8c:	f043 0302 	orr.w	r3, r3, #2
 8006e90:	81a3      	strh	r3, [r4, #12]
 8006e92:	e7e3      	b.n	8006e5c <__smakebuf_r+0xc>
 8006e94:	4b0d      	ldr	r3, [pc, #52]	; (8006ecc <__smakebuf_r+0x7c>)
 8006e96:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	6020      	str	r0, [r4, #0]
 8006e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ea0:	81a3      	strh	r3, [r4, #12]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	6163      	str	r3, [r4, #20]
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	6120      	str	r0, [r4, #16]
 8006eaa:	b15b      	cbz	r3, 8006ec4 <__smakebuf_r+0x74>
 8006eac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f000 f881 	bl	8006fb8 <_isatty_r>
 8006eb6:	b128      	cbz	r0, 8006ec4 <__smakebuf_r+0x74>
 8006eb8:	89a3      	ldrh	r3, [r4, #12]
 8006eba:	f023 0303 	bic.w	r3, r3, #3
 8006ebe:	f043 0301 	orr.w	r3, r3, #1
 8006ec2:	81a3      	strh	r3, [r4, #12]
 8006ec4:	89a3      	ldrh	r3, [r4, #12]
 8006ec6:	431d      	orrs	r5, r3
 8006ec8:	81a5      	strh	r5, [r4, #12]
 8006eca:	e7cd      	b.n	8006e68 <__smakebuf_r+0x18>
 8006ecc:	08006289 	.word	0x08006289

08006ed0 <__malloc_lock>:
 8006ed0:	4770      	bx	lr

08006ed2 <__malloc_unlock>:
 8006ed2:	4770      	bx	lr

08006ed4 <_free_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	2900      	cmp	r1, #0
 8006eda:	d045      	beq.n	8006f68 <_free_r+0x94>
 8006edc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ee0:	1f0c      	subs	r4, r1, #4
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	bfb8      	it	lt
 8006ee6:	18e4      	addlt	r4, r4, r3
 8006ee8:	f7ff fff2 	bl	8006ed0 <__malloc_lock>
 8006eec:	4a1f      	ldr	r2, [pc, #124]	; (8006f6c <_free_r+0x98>)
 8006eee:	6813      	ldr	r3, [r2, #0]
 8006ef0:	4610      	mov	r0, r2
 8006ef2:	b933      	cbnz	r3, 8006f02 <_free_r+0x2e>
 8006ef4:	6063      	str	r3, [r4, #4]
 8006ef6:	6014      	str	r4, [r2, #0]
 8006ef8:	4628      	mov	r0, r5
 8006efa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006efe:	f7ff bfe8 	b.w	8006ed2 <__malloc_unlock>
 8006f02:	42a3      	cmp	r3, r4
 8006f04:	d90c      	bls.n	8006f20 <_free_r+0x4c>
 8006f06:	6821      	ldr	r1, [r4, #0]
 8006f08:	1862      	adds	r2, r4, r1
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	bf04      	itt	eq
 8006f0e:	681a      	ldreq	r2, [r3, #0]
 8006f10:	685b      	ldreq	r3, [r3, #4]
 8006f12:	6063      	str	r3, [r4, #4]
 8006f14:	bf04      	itt	eq
 8006f16:	1852      	addeq	r2, r2, r1
 8006f18:	6022      	streq	r2, [r4, #0]
 8006f1a:	6004      	str	r4, [r0, #0]
 8006f1c:	e7ec      	b.n	8006ef8 <_free_r+0x24>
 8006f1e:	4613      	mov	r3, r2
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	b10a      	cbz	r2, 8006f28 <_free_r+0x54>
 8006f24:	42a2      	cmp	r2, r4
 8006f26:	d9fa      	bls.n	8006f1e <_free_r+0x4a>
 8006f28:	6819      	ldr	r1, [r3, #0]
 8006f2a:	1858      	adds	r0, r3, r1
 8006f2c:	42a0      	cmp	r0, r4
 8006f2e:	d10b      	bne.n	8006f48 <_free_r+0x74>
 8006f30:	6820      	ldr	r0, [r4, #0]
 8006f32:	4401      	add	r1, r0
 8006f34:	1858      	adds	r0, r3, r1
 8006f36:	4282      	cmp	r2, r0
 8006f38:	6019      	str	r1, [r3, #0]
 8006f3a:	d1dd      	bne.n	8006ef8 <_free_r+0x24>
 8006f3c:	6810      	ldr	r0, [r2, #0]
 8006f3e:	6852      	ldr	r2, [r2, #4]
 8006f40:	605a      	str	r2, [r3, #4]
 8006f42:	4401      	add	r1, r0
 8006f44:	6019      	str	r1, [r3, #0]
 8006f46:	e7d7      	b.n	8006ef8 <_free_r+0x24>
 8006f48:	d902      	bls.n	8006f50 <_free_r+0x7c>
 8006f4a:	230c      	movs	r3, #12
 8006f4c:	602b      	str	r3, [r5, #0]
 8006f4e:	e7d3      	b.n	8006ef8 <_free_r+0x24>
 8006f50:	6820      	ldr	r0, [r4, #0]
 8006f52:	1821      	adds	r1, r4, r0
 8006f54:	428a      	cmp	r2, r1
 8006f56:	bf04      	itt	eq
 8006f58:	6811      	ldreq	r1, [r2, #0]
 8006f5a:	6852      	ldreq	r2, [r2, #4]
 8006f5c:	6062      	str	r2, [r4, #4]
 8006f5e:	bf04      	itt	eq
 8006f60:	1809      	addeq	r1, r1, r0
 8006f62:	6021      	streq	r1, [r4, #0]
 8006f64:	605c      	str	r4, [r3, #4]
 8006f66:	e7c7      	b.n	8006ef8 <_free_r+0x24>
 8006f68:	bd38      	pop	{r3, r4, r5, pc}
 8006f6a:	bf00      	nop
 8006f6c:	200000a0 	.word	0x200000a0

08006f70 <_read_r>:
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	4c07      	ldr	r4, [pc, #28]	; (8006f90 <_read_r+0x20>)
 8006f74:	4605      	mov	r5, r0
 8006f76:	4608      	mov	r0, r1
 8006f78:	4611      	mov	r1, r2
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	6022      	str	r2, [r4, #0]
 8006f7e:	461a      	mov	r2, r3
 8006f80:	f7fa fda2 	bl	8001ac8 <_read>
 8006f84:	1c43      	adds	r3, r0, #1
 8006f86:	d102      	bne.n	8006f8e <_read_r+0x1e>
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	b103      	cbz	r3, 8006f8e <_read_r+0x1e>
 8006f8c:	602b      	str	r3, [r5, #0]
 8006f8e:	bd38      	pop	{r3, r4, r5, pc}
 8006f90:	20000b28 	.word	0x20000b28

08006f94 <_fstat_r>:
 8006f94:	b538      	push	{r3, r4, r5, lr}
 8006f96:	4c07      	ldr	r4, [pc, #28]	; (8006fb4 <_fstat_r+0x20>)
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	4608      	mov	r0, r1
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	6023      	str	r3, [r4, #0]
 8006fa2:	f7fa fdd6 	bl	8001b52 <_fstat>
 8006fa6:	1c43      	adds	r3, r0, #1
 8006fa8:	d102      	bne.n	8006fb0 <_fstat_r+0x1c>
 8006faa:	6823      	ldr	r3, [r4, #0]
 8006fac:	b103      	cbz	r3, 8006fb0 <_fstat_r+0x1c>
 8006fae:	602b      	str	r3, [r5, #0]
 8006fb0:	bd38      	pop	{r3, r4, r5, pc}
 8006fb2:	bf00      	nop
 8006fb4:	20000b28 	.word	0x20000b28

08006fb8 <_isatty_r>:
 8006fb8:	b538      	push	{r3, r4, r5, lr}
 8006fba:	4c06      	ldr	r4, [pc, #24]	; (8006fd4 <_isatty_r+0x1c>)
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	6023      	str	r3, [r4, #0]
 8006fc4:	f7fa fdd5 	bl	8001b72 <_isatty>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_isatty_r+0x1a>
 8006fcc:	6823      	ldr	r3, [r4, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_isatty_r+0x1a>
 8006fd0:	602b      	str	r3, [r5, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	20000b28 	.word	0x20000b28

08006fd8 <_init>:
 8006fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fda:	bf00      	nop
 8006fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fde:	bc08      	pop	{r3}
 8006fe0:	469e      	mov	lr, r3
 8006fe2:	4770      	bx	lr

08006fe4 <_fini>:
 8006fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe6:	bf00      	nop
 8006fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fea:	bc08      	pop	{r3}
 8006fec:	469e      	mov	lr, r3
 8006fee:	4770      	bx	lr
