# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIFO_Example.srcs/sources_1/new/file_read.vhd" \
"../../../../FIFO_Example.srcs/sources_1/new/file_write.vhd" \
"../../../../FIFO_Example.srcs/sim_1/new/FIFO_TB.vhd" \

# Do not sort compile order
nosort
