<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.10.25.17:14:21"
 outputDirectory="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="accelerometer" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="accelerometer_I2C_SDAT"
       direction="bidir"
       role="I2C_SDAT"
       width="1" />
   <port
       name="accelerometer_I2C_SCLK"
       direction="output"
       role="I2C_SCLK"
       width="1" />
   <port
       name="accelerometer_G_SENSOR_CS_N"
       direction="output"
       role="G_SENSOR_CS_N"
       width="1" />
   <port
       name="accelerometer_G_SENSOR_INT"
       direction="input"
       role="G_SENSOR_INT"
       width="1" />
  </interface>
  <interface name="arduino_gpio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="arduino_gpio_export" direction="bidir" role="export" width="16" />
  </interface>
  <interface name="arduino_reset_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="arduino_reset_n_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="expansion_jp1_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="expansion_jp1_0_export"
       direction="bidir"
       role="export"
       width="18" />
  </interface>
  <interface name="expansion_jp1_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="expansion_jp1_1_export"
       direction="bidir"
       role="export"
       width="18" />
  </interface>
  <interface name="hex3_hex0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex3_hex0_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="hex5_hex4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex5_hex4_export" direction="output" role="export" width="16" />
  </interface>
  <interface name="leds" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="leds_export" direction="output" role="export" width="10" />
  </interface>
  <interface name="pushbuttons" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pushbuttons_export" direction="input" role="export" width="2" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="slider_switches" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="slider_switches_export"
       direction="input"
       role="export"
       width="10" />
  </interface>
  <interface name="system_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="system_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="system_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="system_pll_ref_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="system_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="vexriscvavalon_0_jtag" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="vexriscvavalon_0_jtag_tms"
       direction="input"
       role="tms"
       width="1" />
   <port
       name="vexriscvavalon_0_jtag_tdi"
       direction="input"
       role="tdi"
       width="1" />
   <port
       name="vexriscvavalon_0_jtag_tdo"
       direction="output"
       role="tdo"
       width="1" />
   <port
       name="vexriscvavalon_0_jtag_tck"
       direction="input"
       role="tck"
       width="1" />
  </interface>
  <interface name="vga" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="vga_CLK" direction="output" role="CLK" width="1" />
   <port name="vga_HS" direction="output" role="HS" width="1" />
   <port name="vga_VS" direction="output" role="VS" width="1" />
   <port name="vga_BLANK" direction="output" role="BLANK" width="1" />
   <port name="vga_SYNC" direction="output" role="SYNC" width="1" />
   <port name="vga_R" direction="output" role="R" width="4" />
   <port name="vga_G" direction="output" role="G" width="4" />
   <port name="vga_B" direction="output" role="B" width="4" />
  </interface>
  <interface name="video_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="video_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="video_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="video_pll_ref_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="video_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Computer_System:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1666735920,AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=,AUTO_VIDEO_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_VIDEO_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_VIDEO_PLL_REF_CLK_RESET_DOMAIN=-1(altera_up_avalon_adc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,board_rev=Autodetect,max10plldivby=10,max10pllmultby=1,numch=5,numch_=6,sclk_freq=10.0,tsclk=10)(altera_up_avalon_accelerometer_spi:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=16)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=FALLING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=18)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=18)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_timer:21.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=12499999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:21.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=12499999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_jtag_uart:21.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_jtag_avalon_master:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:))(altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10)(altera_avalon_onchip_memory2:21.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=bootrom.mif,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_addr_width2=14,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=MAX 10,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=bootrom.mif,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=2)(sdram_64mb:1.0:)(altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10)(altera_avalon_sysid_qsys:21.1:id=0,timestamp=1666735920)(altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE10-Lite,device_family=MAX 10,gui_outclk=100.0,gui_refclk=50.0,other_boards=None,outclk=100.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=MAX 10,OUTCLK0_DIV=1,OUTCLK0_MULT=2,OUTCLK1_DIV=1,OUTCLK1_MULT=2,OUTCLK2_DIV=1,OUTCLK2_MULT=2,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=MAX 10,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:21.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(VGA_Subsystem:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1666735920,AUTO_PIXEL_DMA_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8010000&apos; /&gt;&lt;/address-map&gt;,AUTO_PIXEL_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = 28,AUTO_SYS_CLK_CLOCK_DOMAIN=7,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=7,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem,AUTO_VGA_CLK_CLOCK_DOMAIN=9,AUTO_VGA_CLK_CLOCK_RATE=25000000,AUTO_VGA_CLK_RESET_DOMAIN=9(Char_Buf_Subsystem:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1666735920,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem_Char_Buf_Subsystem(altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,colour_format=1-bit Black/White)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8)(altera_avalon_onchip_memory2:21.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=MAX 10,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=0,color=0,color_bits=10,color_planes=4)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(avalon:21.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:))(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_alpha_blender:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,mode=Simple)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=25000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_vga_controller:21.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=MAX 10,color_bits=10,color_planes=3)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=true,height=120,mode=From Memory to Stream,start_address=134217728,width=160)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,color_bits=16,color_planes=1)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=4,color_bits=10,color_planes=3,height_in=120,height_out=480,height_scaling=4,include_channel=false,width_in=160,width_out=640,width_scaling=4)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:))(VexRiscvAvalon:1.0:AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED=255,CORE_CONFIG=4,C_EXCEPTION_VECTOR=134217760,C_IO_BEGIN=150994944,C_IO_END=4294967295,C_RESET_VECTOR=134217744)(altera_up_avalon_video_pll:18.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,camera=5MP Digital Camera (THDB_D5M),device_family=MAX 10,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=MAX 10,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=MAX 10,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:21.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(avalon:21.1:arbitrationPriority=1,baseAddress=0xff204000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff204020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff201000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff203030,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff202040,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff204040,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff203020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff203010,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200100,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200110,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200060,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200030,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff202000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff202020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200050,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200040,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200070,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff204000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff204020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff201000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff203030,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff202040,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff204040,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff203020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff203010,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200030,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200040,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200050,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200060,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200100,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200110,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff202000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff202020,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0xff200070,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(interrupt:21.1:irqNumber=0)(interrupt:21.1:irqNumber=1)(interrupt:21.1:irqNumber=2)(interrupt:21.1:irqNumber=3)(interrupt:21.1:irqNumber=4)(interrupt:21.1:irqNumber=5)(interrupt:21.1:irqNumber=6)(interrupt:21.1:irqNumber=7)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System"
   kind="Computer_System"
   version="1.0"
   name="Computer_System">
  <parameter name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1666735920" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_VIDEO_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/Computer_System.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_ADC.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Accelerometer.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Arduino_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Arduino_Reset_N.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_LEDs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/SDRAM_64MB.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_SysID.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_System_PLL.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexInterruptController.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_Common.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_serial_bus_controller.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_slow_clock_generator.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_auto_init.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_auto_init_ctrl.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/ip/sdram_64md_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/VGA_Subsystem.qsys" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Char_Buf_Subsystem.qsys" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/users/w3ary/documents/riscv/riscv-on-max10/cores/VexRiscvAvalon/VexRiscvAvalon_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 0 starting:Computer_System "Computer_System"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>21</b> modules, <b>88</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>48</b> modules, <b>169</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VexRiscvAvalon_0.data_bus and VexRiscvAvalon_0_data_bus_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_to_FPGA_Bridge.master and JTAG_to_FPGA_Bridge_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VexRiscvAvalon_0.instruction_bus and VexRiscvAvalon_0_instruction_bus_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem.pixel_dma_master and VGA_Subsystem_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ADC_adc_slave_translator.avalon_anti_slave_0 and ADC.adc_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_anti_slave_0 and Accelerometer.avalon_accelerometer_spi_mode_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_char_buffer_control_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.char_buffer_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_char_buffer_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.char_buffer_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SysID_control_slave_translator.avalon_anti_slave_0 and SysID.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VexRiscvAvalon_0_irq_controller_translator.avalon_anti_slave_0 and VexRiscvAvalon_0.irq_controller</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_pixel_dma_control_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.pixel_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_rgb_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.rgb_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Arduino_GPIO_s1_translator.avalon_anti_slave_0 and Arduino_GPIO.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Arduino_Reset_N_s1_translator.avalon_anti_slave_0 and Arduino_Reset_N.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Expansion_JP1_0_s1_translator.avalon_anti_slave_0 and Expansion_JP1_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces HEX3_HEX0_s1_translator.avalon_anti_slave_0 and HEX3_HEX0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces HEX5_HEX4_s1_translator.avalon_anti_slave_0 and HEX5_HEX4.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Interval_Timer_s1_translator.avalon_anti_slave_0 and Interval_Timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Interval_Timer_2_s1_translator.avalon_anti_slave_0 and Interval_Timer_2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LEDs_s1_translator.avalon_anti_slave_0 and LEDs.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s1_translator.avalon_anti_slave_0 and Onchip_SRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pushbuttons_s1_translator.avalon_anti_slave_0 and Pushbuttons.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SDRAM_s1_translator.avalon_anti_slave_0 and SDRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Slider_Switches_s1_translator.avalon_anti_slave_0 and Slider_Switches.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Expansion_JP1_1_s1_translator.avalon_anti_slave_0 and Expansion_JP1_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>100</b> modules, <b>428</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>127</b> modules, <b>509</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>130</b> modules, <b>521</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>153</b> modules, <b>590</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>206</b> modules, <b>740</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>218</b> modules, <b>776</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>218</b> modules, <b>779</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>221</b> modules, <b>999</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>24</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>26</b> modules, <b>106</b> connections]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_adc</b> "<b>submodules/Computer_System_ADC</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_accelerometer_spi</b> "<b>submodules/Computer_System_Accelerometer</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Arduino_GPIO</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Arduino_Reset_N</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Expansion_JP1_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Expansion_JP1_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_HEX3_HEX0</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_HEX5_HEX4</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Computer_System_Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Computer_System_Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/Computer_System_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_LEDs</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>sdram_64mb</b> "<b>submodules/SDRAM_64MB</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/Computer_System_SysID</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/Computer_System_System_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>VGA_Subsystem</b> "<b>submodules/Computer_System_VGA_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>VexRiscvAvalon</b> "<b>submodules/VexRiscvAvalon</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_video_pll</b> "<b>submodules/Computer_System_Video_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/Computer_System_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 24 starting:altera_up_avalon_adc "submodules/Computer_System_ADC"</message>
   <message level="Info" culprit="ADC">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_avrg_fifo.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_fsm.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store_ram.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_csr.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_ctrl.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>chsel_code_converter_sw_to_hw.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>DE10_Lite_ADC_Core_modular_adc_0.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_primitive_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_top_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Info" culprit="ADC">C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0002_sopcgen/Computer_System_ADC.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_sh.exe -t C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0002_sopcgen/Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.097s</message>
   <message level="Debug">Command took 1.079s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_sh.exe -t C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0004_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\Users\w3ary\AppData\Local\Temp\alt9290_8317812417359749345.dir\0002_sopcgen\Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Computer_System_ADC "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S\"DE10-Lite\";board_rev=S\"Autodetect\";tsclk=D\"10\";numch=D\"5\";max10pllmultby=D\"1\";max10plldivby=D\"10\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.819s</message>
   <message level="Debug">Command took 0.974s</message>
   <message level="Info" culprit="ADC"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_adc</b> "<b>ADC</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:altera_up_avalon_accelerometer_spi "submodules/Computer_System_Accelerometer"</message>
   <message level="Info" culprit="Accelerometer">Starting Generation of the Accelerometer Controller in SPI mode</message>
   <message level="Info" culprit="Accelerometer"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_accelerometer_spi</b> "<b>Accelerometer</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_avalon_pio "submodules/Computer_System_Arduino_GPIO"</message>
   <message level="Info" culprit="Arduino_GPIO">Starting RTL generation for module 'Computer_System_Arduino_GPIO'</message>
   <message level="Info" culprit="Arduino_GPIO">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0006_Arduino_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0006_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Arduino_GPIO">Done RTL generation for module 'Computer_System_Arduino_GPIO'</message>
   <message level="Info" culprit="Arduino_GPIO"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Arduino_GPIO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_avalon_pio "submodules/Computer_System_Arduino_Reset_N"</message>
   <message level="Info" culprit="Arduino_Reset_N">Starting RTL generation for module 'Computer_System_Arduino_Reset_N'</message>
   <message level="Info" culprit="Arduino_Reset_N">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0007_Arduino_Reset_N_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0007_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Arduino_Reset_N">Done RTL generation for module 'Computer_System_Arduino_Reset_N'</message>
   <message level="Info" culprit="Arduino_Reset_N"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Arduino_Reset_N</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_avalon_pio "submodules/Computer_System_Expansion_JP1_0"</message>
   <message level="Info" culprit="Expansion_JP1_0">Starting RTL generation for module 'Computer_System_Expansion_JP1_0'</message>
   <message level="Info" culprit="Expansion_JP1_0">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1_0 --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0008_Expansion_JP1_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0008_Expansion_JP1_0_gen//Computer_System_Expansion_JP1_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Expansion_JP1_0">Done RTL generation for module 'Computer_System_Expansion_JP1_0'</message>
   <message level="Info" culprit="Expansion_JP1_0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Expansion_JP1_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_avalon_pio "submodules/Computer_System_HEX3_HEX0"</message>
   <message level="Info" culprit="HEX3_HEX0">Starting RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0009_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0009_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX3_HEX0">Done RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX3_HEX0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_avalon_pio "submodules/Computer_System_HEX5_HEX4"</message>
   <message level="Info" culprit="HEX5_HEX4">Starting RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0010_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0010_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX5_HEX4">Done RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX5_HEX4</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_avalon_timer "submodules/Computer_System_Interval_Timer"</message>
   <message level="Info" culprit="Interval_Timer">Starting RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer">  Generation command is [exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0011_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0011_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Interval_Timer">Done RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_avalon_jtag_uart "submodules/Computer_System_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 13 starting:altera_jtag_avalon_master "submodules/Computer_System_JTAG_to_FPGA_Bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>timing_adapter</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_to_FPGA_Bridge</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 243 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 242 starting:timing_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 240 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 239 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 238 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 237 starting:channel_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 236 starting:channel_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_avalon_pio "submodules/Computer_System_LEDs"</message>
   <message level="Info" culprit="LEDs">Starting RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LEDs">Done RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>LEDs</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0015_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0015_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Pushbuttons">Done RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:sdram_64mb "submodules/SDRAM_64MB"</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>sdram_64mb</b> "<b>SDRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_avalon_pio "submodules/Computer_System_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0017_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0017_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Slider_Switches">Done RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_avalon_sysid_qsys "submodules/Computer_System_SysID"</message>
   <message level="Info" culprit="SysID"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>SysID</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_sys_sdram_pll "submodules/Computer_System_System_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="System_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>System_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:VGA_Subsystem "submodules/Computer_System_VGA_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.042s/0.063s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>11</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>13</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>Char_Buf_Subsystem</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_alpha_blender</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="VGA_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>VGA_Subsystem</b> "<b>VGA_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 232 starting:Char_Buf_Subsystem "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_Buf_DMA.avalon_dma_master and Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_ascii_to_image</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_change_alpha</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Char_Buf_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>Char_Buf_Subsystem</b> "<b>Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 10 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 9 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 239 starting:altera_up_avalon_video_alpha_blender "submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender"</message>
   <message level="Info" culprit="VGA_Alpha_Blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="VGA_Alpha_Blender"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 238 starting:altera_up_avalon_video_vga_controller "submodules/Computer_System_VGA_Subsystem_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 237 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 236 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA"</message>
   <message level="Info" culprit="VGA_Pixel_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="VGA_Pixel_DMA"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 235 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO"</message>
   <message level="Info" culprit="VGA_Pixel_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Pixel_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler"</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler"</message>
   <message level="Info" culprit="VGA_Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="VGA_Pixel_Scaler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 232 starting:altera_avalon_st_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 26 starting:VexRiscvAvalon "submodules/VexRiscvAvalon"</message>
   <message level="Info" culprit="VexRiscvAvalon_0"><![CDATA["<b>Computer_System</b>" instantiated <b>VexRiscvAvalon</b> "<b>VexRiscvAvalon_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 25 starting:altera_up_avalon_video_pll "submodules/Computer_System_Video_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Video_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>Video_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 26 starting:altera_mm_interconnect "submodules/Computer_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.037s/0.065s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.267s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.105s/0.283s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.004s/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.024s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.025s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.001s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.018s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.023s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.021s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.034s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.023s/0.039s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.020s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.023s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>223</b> modules, <b>783</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_026</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 150 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 148 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 147 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 146 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 145 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 127 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 124 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_026"</message>
   <message level="Info" culprit="router_026"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_026</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 123 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>VexRiscvAvalon_0_data_bus_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 120 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ADC_adc_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ADC_adc_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 97 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 95 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 94 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 93 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 92 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 74 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_019"</message>
   <message level="Info" culprit="cmd_mux_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_019</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 69 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 51 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_019"</message>
   <message level="Info" culprit="rsp_demux_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 47 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 44 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_019"><![CDATA["<b>avalon_st_adapter_019</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_019</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 245 starting:altera_irq_mapper "submodules/Computer_System_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_adc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,board_rev=Autodetect,max10plldivby=10,max10pllmultby=1,numch=5,numch_=6,sclk_freq=10.0,tsclk=10"
   instancePathKey="Computer_System:.:ADC"
   kind="altera_up_avalon_adc"
   version="18.0"
   name="Computer_System_ADC">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="max10plldivby" value="10" />
  <parameter name="tsclk" value="10" />
  <parameter name="sclk_freq" value="10.0" />
  <parameter name="numch_" value="6" />
  <parameter name="board_rev" value="Autodetect" />
  <parameter name="max10pllmultby" value="1" />
  <parameter name="board" value="DE10-Lite" />
  <parameter name="numch" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_ADC.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="ADC" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 24 starting:altera_up_avalon_adc "submodules/Computer_System_ADC"</message>
   <message level="Info" culprit="ADC">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_avrg_fifo.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_fsm.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store_ram.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_csr.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_ctrl.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>chsel_code_converter_sw_to_hw.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>DE10_Lite_ADC_Core_modular_adc_0.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_primitive_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_top_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="ADC"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Info" culprit="ADC">C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0002_sopcgen/Computer_System_ADC.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_sh.exe -t C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0002_sopcgen/Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.097s</message>
   <message level="Debug">Command took 1.079s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_sh.exe -t C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0004_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\Users\w3ary\AppData\Local\Temp\alt9290_8317812417359749345.dir\0002_sopcgen\Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Computer_System_ADC "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S\"DE10-Lite\";board_rev=S\"Autodetect\";tsclk=D\"10\";numch=D\"5\";max10pllmultby=D\"1\";max10plldivby=D\"10\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.819s</message>
   <message level="Debug">Command took 0.974s</message>
   <message level="Info" culprit="ADC"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_adc</b> "<b>ADC</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_accelerometer_spi:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10"
   instancePathKey="Computer_System:.:Accelerometer"
   kind="altera_up_avalon_accelerometer_spi"
   version="18.0"
   name="Computer_System_Accelerometer">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Accelerometer.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_serial_bus_controller.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_slow_clock_generator.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_auto_init.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl/altera_up_accelerometer_spi_auto_init_ctrl.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Accelerometer" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:altera_up_avalon_accelerometer_spi "submodules/Computer_System_Accelerometer"</message>
   <message level="Info" culprit="Accelerometer">Starting Generation of the Accelerometer Controller in SPI mode</message>
   <message level="Info" culprit="Accelerometer"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_accelerometer_spi</b> "<b>Accelerometer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=16"
   instancePathKey="Computer_System:.:Arduino_GPIO"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_Arduino_GPIO">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="true" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="16" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Bidir" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Arduino_GPIO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Arduino_GPIO" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_avalon_pio "submodules/Computer_System_Arduino_GPIO"</message>
   <message level="Info" culprit="Arduino_GPIO">Starting RTL generation for module 'Computer_System_Arduino_GPIO'</message>
   <message level="Info" culprit="Arduino_GPIO">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0006_Arduino_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0006_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Arduino_GPIO">Done RTL generation for module 'Computer_System_Arduino_GPIO'</message>
   <message level="Info" culprit="Arduino_GPIO"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Arduino_GPIO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=FALLING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="Computer_System:.:Arduino_Reset_N"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_Arduino_Reset_N">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Arduino_Reset_N.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Arduino_Reset_N" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_avalon_pio "submodules/Computer_System_Arduino_Reset_N"</message>
   <message level="Info" culprit="Arduino_Reset_N">Starting RTL generation for module 'Computer_System_Arduino_Reset_N'</message>
   <message level="Info" culprit="Arduino_Reset_N">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0007_Arduino_Reset_N_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0007_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Arduino_Reset_N">Done RTL generation for module 'Computer_System_Arduino_Reset_N'</message>
   <message level="Info" culprit="Arduino_Reset_N"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Arduino_Reset_N</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=18"
   instancePathKey="Computer_System:.:Expansion_JP1_0"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_Expansion_JP1_0">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="true" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="18" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Bidir" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Expansion_JP1_0,Expansion_JP1_1" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_avalon_pio "submodules/Computer_System_Expansion_JP1_0"</message>
   <message level="Info" culprit="Expansion_JP1_0">Starting RTL generation for module 'Computer_System_Expansion_JP1_0'</message>
   <message level="Info" culprit="Expansion_JP1_0">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1_0 --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0008_Expansion_JP1_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0008_Expansion_JP1_0_gen//Computer_System_Expansion_JP1_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Expansion_JP1_0">Done RTL generation for module 'Computer_System_Expansion_JP1_0'</message>
   <message level="Info" culprit="Expansion_JP1_0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Expansion_JP1_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="Computer_System:.:HEX3_HEX0"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_HEX3_HEX0">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="HEX3_HEX0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_avalon_pio "submodules/Computer_System_HEX3_HEX0"</message>
   <message level="Info" culprit="HEX3_HEX0">Starting RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0009_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0009_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX3_HEX0">Done RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX3_HEX0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16"
   instancePathKey="Computer_System:.:HEX5_HEX4"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_HEX5_HEX4">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="16" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="HEX5_HEX4" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_avalon_pio "submodules/Computer_System_HEX5_HEX4"</message>
   <message level="Info" culprit="HEX5_HEX4">Starting RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0010_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0010_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX5_HEX4">Done RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX5_HEX4</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:21.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=12499999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="Computer_System:.:Interval_Timer"
   kind="altera_avalon_timer"
   version="21.1"
   name="Computer_System_Interval_Timer">
  <parameter name="loadValue" value="12499999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="125.0" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="8.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Interval_Timer,Interval_Timer_2" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_avalon_timer "submodules/Computer_System_Interval_Timer"</message>
   <message level="Info" culprit="Interval_Timer">Starting RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer">  Generation command is [exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0011_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0011_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Interval_Timer">Done RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:21.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="Computer_System:.:JTAG_UART"
   kind="altera_avalon_jtag_uart"
   version="21.1"
   name="Computer_System_JTAG_UART">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="JTAG_UART" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_avalon_jtag_uart "submodules/Computer_System_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge"
   kind="altera_jtag_avalon_master"
   version="21.1"
   name="Computer_System_JTAG_to_FPGA_Bridge">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="JTAG_to_FPGA_Bridge" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 13 starting:altera_jtag_avalon_master "submodules/Computer_System_JTAG_to_FPGA_Bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>timing_adapter</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_to_FPGA_Bridge</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 243 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 242 starting:timing_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 240 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 239 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 238 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 237 starting:channel_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 236 starting:channel_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10"
   instancePathKey="Computer_System:.:LEDs"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_LEDs">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_LEDs.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="LEDs" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_avalon_pio "submodules/Computer_System_LEDs"</message>
   <message level="Info" culprit="LEDs">Starting RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LEDs">Done RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>LEDs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:21.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=bootrom.mif,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_addr_width2=14,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=MAX 10,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=bootrom.mif,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true"
   instancePathKey="Computer_System:.:Onchip_SRAM"
   kind="altera_avalon_onchip_memory2"
   version="21.1"
   name="Computer_System_Onchip_SRAM">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0" />
  <parameter name="autoInitializationFileName" value="Computer_System_Onchip_SRAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="14" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="14" />
  <parameter name="derived_init_file_name" value="bootrom.mif" />
  <parameter name="initializationFileName" value="bootrom.mif" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="65536" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Onchip_SRAM" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=2"
   instancePathKey="Computer_System:.:Pushbuttons"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_Pushbuttons">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="2" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Pushbuttons" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0015_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0015_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Pushbuttons">Done RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Pushbuttons</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="sdram_64mb:1.0:"
   instancePathKey="Computer_System:.:SDRAM"
   kind="sdram_64mb"
   version="1.0"
   name="SDRAM_64MB">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/SDRAM_64MB.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/ip/sdram_64md_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="SDRAM" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:sdram_64mb "submodules/SDRAM_64MB"</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>sdram_64mb</b> "<b>SDRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:21.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10"
   instancePathKey="Computer_System:.:Slider_Switches"
   kind="altera_avalon_pio"
   version="21.1"
   name="Computer_System_Slider_Switches">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Slider_Switches" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_avalon_pio "submodules/Computer_System_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0017_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0017_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Slider_Switches">Done RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Slider_Switches</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:21.1:id=0,timestamp=1666735920"
   instancePathKey="Computer_System:.:SysID"
   kind="altera_avalon_sysid_qsys"
   version="21.1"
   name="Computer_System_SysID">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1666735920" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_SysID.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="SysID" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_avalon_sysid_qsys "submodules/Computer_System_SysID"</message>
   <message level="Info" culprit="SysID"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>SysID</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE10-Lite,device_family=MAX 10,gui_outclk=100.0,gui_refclk=50.0,other_boards=None,outclk=100.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=MAX 10,OUTCLK0_DIV=1,OUTCLK0_MULT=2,OUTCLK1_DIV=1,OUTCLK1_MULT=2,OUTCLK2_DIV=1,OUTCLK2_MULT=2,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=MAX 10,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:21.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Computer_System:.:System_PLL"
   kind="altera_up_avalon_sys_sdram_pll"
   version="18.0"
   name="Computer_System_System_PLL">
  <parameter name="outclk" value="100.0" />
  <parameter name="other_boards" value="None" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="MAX 10" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="gui_outclk" value="100.0" />
  <parameter name="CV_boards" value="DE10-Standard" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="board" value="DE10-Lite" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_System_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="System_PLL" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_sys_sdram_pll "submodules/Computer_System_System_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="System_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>System_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="VGA_Subsystem:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1666735920,AUTO_PIXEL_DMA_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8010000&apos; /&gt;&lt;/address-map&gt;,AUTO_PIXEL_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = 28,AUTO_SYS_CLK_CLOCK_DOMAIN=7,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=7,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem,AUTO_VGA_CLK_CLOCK_DOMAIN=9,AUTO_VGA_CLK_CLOCK_RATE=25000000,AUTO_VGA_CLK_RESET_DOMAIN=9(Char_Buf_Subsystem:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1666735920,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem_Char_Buf_Subsystem(altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,colour_format=1-bit Black/White)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8)(altera_avalon_onchip_memory2:21.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=MAX 10,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=0,color=0,color_bits=10,color_planes=4)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(avalon:21.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:))(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_alpha_blender:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,mode=Simple)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=25000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_vga_controller:21.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=MAX 10,color_bits=10,color_planes=3)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=true,height=120,mode=From Memory to Stream,start_address=134217728,width=160)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,color_bits=16,color_planes=1)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=4,color_bits=10,color_planes=3,height_in=120,height_out=480,height_scaling=4,include_channel=false,width_in=160,width_out=640,width_scaling=4)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem"
   kind="VGA_Subsystem"
   version="1.0"
   name="Computer_System_VGA_Subsystem">
  <parameter
     name="AUTO_PIXEL_DMA_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8010000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_PIXEL_DMA_MASTER_ADDRESS_WIDTH" value="AddressWidth = 28" />
  <parameter name="AUTO_VGA_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="7" />
  <parameter name="AUTO_GENERATION_ID" value="1666735920" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_VGA_CLK_CLOCK_DOMAIN" value="9" />
  <parameter name="AUTO_VGA_CLK_RESET_DOMAIN" value="9" />
  <parameter name="AUTO_UNIQUE_ID" value="Computer_System_VGA_Subsystem" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/VGA_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Char_Buf_Subsystem.qsys" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="VGA_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:VGA_Subsystem "submodules/Computer_System_VGA_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.042s/0.063s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>11</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>13</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>Char_Buf_Subsystem</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_alpha_blender</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="VGA_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>VGA_Subsystem</b> "<b>VGA_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 232 starting:Char_Buf_Subsystem "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_Buf_DMA.avalon_dma_master and Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_ascii_to_image</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_change_alpha</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Char_Buf_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>Char_Buf_Subsystem</b> "<b>Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 10 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 9 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 239 starting:altera_up_avalon_video_alpha_blender "submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender"</message>
   <message level="Info" culprit="VGA_Alpha_Blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="VGA_Alpha_Blender"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 238 starting:altera_up_avalon_video_vga_controller "submodules/Computer_System_VGA_Subsystem_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 237 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 236 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA"</message>
   <message level="Info" culprit="VGA_Pixel_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="VGA_Pixel_DMA"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 235 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO"</message>
   <message level="Info" culprit="VGA_Pixel_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Pixel_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler"</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler"</message>
   <message level="Info" culprit="VGA_Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="VGA_Pixel_Scaler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 232 starting:altera_avalon_st_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="VexRiscvAvalon:1.0:AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED=255,CORE_CONFIG=4,C_EXCEPTION_VECTOR=134217760,C_IO_BEGIN=150994944,C_IO_END=4294967295,C_RESET_VECTOR=134217744"
   instancePathKey="Computer_System:.:VexRiscvAvalon_0"
   kind="VexRiscvAvalon"
   version="1.0"
   name="VexRiscvAvalon">
  <parameter name="AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED" value="255" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexInterruptController.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_Common.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/VexRiscvAvalon_4.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/users/w3ary/documents/riscv/riscv-on-max10/cores/VexRiscvAvalon/VexRiscvAvalon_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="VexRiscvAvalon_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 26 starting:VexRiscvAvalon "submodules/VexRiscvAvalon"</message>
   <message level="Info" culprit="VexRiscvAvalon_0"><![CDATA["<b>Computer_System</b>" instantiated <b>VexRiscvAvalon</b> "<b>VexRiscvAvalon_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pll:18.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,camera=5MP Digital Camera (THDB_D5M),device_family=MAX 10,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=MAX 10,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=MAX 10,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:21.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Computer_System:.:Video_PLL"
   kind="altera_up_avalon_video_pll"
   version="18.0"
   name="Computer_System_Video_PLL">
  <parameter name="lcd_clk_en" value="false" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="MAX 10" />
  <parameter name="gui_resolution" value="VGA 640x480" />
  <parameter name="video_in_clk_en" value="false" />
  <parameter name="camera" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="lcd" value="7&quot; LCD on VEEK-MT and MTL/MTL2 Modules" />
  <parameter name="vga_clk_en" value="true" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="Video_PLL" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 25 starting:altera_up_avalon_video_pll "submodules/Computer_System_Video_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Video_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>Video_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {VexRiscvAvalon_0_data_bus_translator} {altera_merlin_master_translator};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READ} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WRITE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_LOCK} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {SYNC_RESET} {0};add_instance {JTAG_to_FPGA_Bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {SYNC_RESET} {0};add_instance {VexRiscvAvalon_0_instruction_bus_translator} {altera_merlin_master_translator};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READ} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WRITE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_LOCK} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {SYNC_RESET} {0};add_instance {VGA_Subsystem_pixel_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {SYNC_RESET} {0};add_instance {ADC_adc_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READ} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ADC_adc_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READ} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READ} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SysID_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SysID_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SysID_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VexRiscvAvalon_0_irq_controller_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READ} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITE} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_LOCK} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_rgb_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Arduino_GPIO_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READ} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Arduino_Reset_N_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READ} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP1_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX3_HEX0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX5_HEX4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LEDs_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LEDs_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READ} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LEDs_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LEDs_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pushbuttons_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Slider_Switches_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READ} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP1_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VexRiscvAvalon_0_data_bus_agent} {altera_merlin_master_agent};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_QOS_H} {89};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_QOS_L} {89};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ID} {2};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_to_FPGA_Bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ID} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_WRITERESPONSE} {0};add_instance {VexRiscvAvalon_0_instruction_bus_agent} {altera_merlin_master_agent};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_QOS_H} {89};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_QOS_L} {89};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ID} {3};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {USE_WRITERESPONSE} {0};add_instance {VGA_Subsystem_pixel_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_H} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_L} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_H} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_L} {86};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_L} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_H} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_L} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_DATA_W} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ID} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {ADC_adc_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ADC_adc_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {ADC_adc_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ADC_adc_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ADC_adc_slave_agent} {ID} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {ECC_ENABLE} {0};add_instance {ADC_adc_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_SRC_ID_H} {67};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DEST_ID_L} {68};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ID} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ECC_ENABLE} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {10};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ID} {18};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ID} {19};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SysID_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SysID_control_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {SysID_control_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SysID_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {SysID_control_slave_agent} {ID} {17};set_instance_parameter_value {SysID_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {ECC_ENABLE} {0};add_instance {SysID_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VexRiscvAvalon_0_irq_controller_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ID} {22};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ECC_ENABLE} {0};add_instance {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ID} {20};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_rgb_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ID} {21};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Arduino_GPIO_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_GPIO_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_GPIO_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_GPIO_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Arduino_GPIO_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ID} {2};set_instance_parameter_value {Arduino_GPIO_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ECC_ENABLE} {0};add_instance {Arduino_GPIO_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Arduino_Reset_N_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ID} {3};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ECC_ENABLE} {0};add_instance {Arduino_Reset_N_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP1_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ID} {4};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP1_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX3_HEX0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX3_HEX0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ID} {6};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ECC_ENABLE} {0};add_instance {HEX3_HEX0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX5_HEX4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX5_HEX4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ID} {7};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ECC_ENABLE} {0};add_instance {HEX5_HEX4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {ID} {9};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ID} {8};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LEDs_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LEDs_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {LEDs_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LEDs_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {LEDs_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LEDs_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LEDs_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LEDs_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LEDs_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {LEDs_s1_agent} {ID} {11};set_instance_parameter_value {LEDs_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {ECC_ENABLE} {0};add_instance {LEDs_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ID} {12};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pushbuttons_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pushbuttons_s1_agent} {ID} {14};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {ECC_ENABLE} {0};add_instance {Pushbuttons_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {85};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {83};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {81};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {SDRAM_s1_agent} {ID} {15};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {96};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {FIFO_DEPTH} {32};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Slider_Switches_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Slider_Switches_s1_agent} {ID} {16};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {ECC_ENABLE} {0};add_instance {Slider_Switches_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP1_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ID} {5};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP1_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {13};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {15 12 19 11 6 7 16 14 4 5 2 3 10 9 8 17 21 20 18 0 1 22 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000000000000000000 0000100000000000000000 0000000000000000010000 0000010000000000000000 0000000001000000000000 0000000010000000000000 0100000000000000000000 0001000000000000000000 0000000000100000000000 1000000000000000000000 0000000000001000000000 0000000000010000000000 0000000000000000000100 0000000100000000000000 0000001000000000000000 0000000000000000100000 0000000000000100000000 0000000000000010000000 0000000000000000001000 0000000000000000000001 0000000000000000000010 0000000000000001000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both read both both both both both both both both read read both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 0x9000000 0xff200000 0xff200020 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200100 0xff200110 0xff201000 0xff202000 0xff202020 0xff202040 0xff203010 0xff203020 0xff203030 0xff204000 0xff204020 0xff204040 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x8010000 0x9002000 0xff200010 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200080 0xff200110 0xff200120 0xff201008 0xff202020 0xff202040 0xff202048 0xff203014 0xff203030 0xff203040 0xff204020 0xff204022 0xff204080 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {113};set_instance_parameter_value {router} {ST_CHANNEL_W} {23};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {19};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {15};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {15 12 19 11 6 7 16 14 4 5 2 3 10 9 8 17 21 20 18 0 1 22 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0010000000000000000000 0000100000000000000000 0000000000000000010000 0000010000000000000000 0000000001000000000000 0000000010000000000000 0100000000000000000000 0001000000000000000000 0000000000100000000000 1000000000000000000000 0000000000001000000000 0000000000010000000000 0000000000000000000100 0000000100000000000000 0000001000000000000000 0000000000000000100000 0000000000000100000000 0000000000000010000000 0000000000000000001000 0000000000000000000001 0000000000000000000010 0000000000000001000000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both both read both both both both both both both both read read both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8000000 0x9000000 0xff200000 0xff200020 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200100 0xff200110 0xff201000 0xff202000 0xff202020 0xff202040 0xff203010 0xff203020 0xff203030 0xff204000 0xff204020 0xff204040 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x8010000 0x9002000 0xff200010 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200080 0xff200110 0xff200120 0xff201008 0xff202020 0xff202040 0xff202048 0xff203014 0xff203030 0xff203040 0xff204020 0xff204022 0xff204080 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {19};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {15 13 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 0x8010000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {113};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {15 13 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000000 0x8010000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {85};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {83};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {81};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {95};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {113};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {40};set_instance_parameter_value {router_005} {PKT_ADDR_L} {9};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {68};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_005} {ST_DATA_W} {86};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {113};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {113};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {113};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {113};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {113};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {113};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {113};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {113};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {113};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {113};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {113};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {113};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {113};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {113};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {113};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {113};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_022} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {113};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {2 0 3 1 };set_instance_parameter_value {router_023} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both both read read };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {49};set_instance_parameter_value {router_023} {PKT_ADDR_L} {18};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {85};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {83};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {81};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_023} {ST_DATA_W} {95};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_024} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {113};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_025} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {113};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {3 1 };set_instance_parameter_value {router_026} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {113};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {VexRiscvAvalon_0_data_bus_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PIPELINED} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {VALID_WIDTH} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {REORDER} {0};add_instance {JTAG_to_FPGA_Bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {18};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {VALID_WIDTH} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {REORDER} {0};add_instance {VGA_Subsystem_pixel_dma_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_L} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_L} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_OUTSTANDING_RESPONSES} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PIPELINED} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_DATA_W} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {VALID_WIDTH} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {REORDER} {0};add_instance {ADC_adc_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_TRANS_READ} {44};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {JTAG_UART_avalon_jtag_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_char_buffer_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {SysID_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {SysID_control_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {SysID_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VexRiscvAvalon_0_irq_controller_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_rgb_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Arduino_GPIO_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Arduino_Reset_N_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Expansion_JP1_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {HEX3_HEX0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {HEX5_HEX4_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Interval_Timer_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Interval_Timer_2_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {LEDs_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {LEDs_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {LEDs_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LEDs_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Onchip_SRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Pushbuttons_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {SDRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Slider_Switches_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Expansion_JP1_1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Onchip_SRAM_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {22};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {23};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {22};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {23};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {95};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {23};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {95};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {95};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {22};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {22};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {95};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VexRiscvAvalon_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {System_PLL_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0} {VexRiscvAvalon_0_data_bus_agent.av} {avalon};set_connection_parameter_value {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_data_bus_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_data_bus_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_data_bus_agent.av} {defaultConnection} {false};add_connection {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0} {JTAG_to_FPGA_Bridge_master_agent.av} {avalon};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {defaultConnection} {false};add_connection {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0} {VexRiscvAvalon_0_instruction_bus_agent.av} {avalon};set_connection_parameter_value {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_instruction_bus_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_instruction_bus_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_instruction_bus_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {VexRiscvAvalon_0_instruction_bus_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/VexRiscvAvalon_0_instruction_bus_agent.rp} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0} {VGA_Subsystem_pixel_dma_master_agent.av} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {defaultConnection} {false};add_connection {ADC_adc_slave_agent.m0} {ADC_adc_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ADC_adc_slave_agent.rf_source} {ADC_adc_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ADC_adc_slave_agent_rsp_fifo.out} {ADC_adc_slave_agent.rf_sink} {avalon_streaming};add_connection {ADC_adc_slave_agent.rdata_fifo_src} {ADC_adc_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0/Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0/Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0/Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rf_source} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.out} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rf_sink} {avalon_streaming};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rdata_fifo_src} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.m0} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rf_source} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent.m0} {VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_slave_agent.rf_source} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.m0} {SysID_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SysID_control_slave_agent.rf_source} {SysID_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SysID_control_slave_agent_rsp_fifo.out} {SysID_control_slave_agent.rf_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.rdata_fifo_src} {SysID_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VexRiscvAvalon_0_irq_controller_agent.m0} {VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VexRiscvAvalon_0_irq_controller_agent.m0/VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VexRiscvAvalon_0_irq_controller_agent.m0/VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VexRiscvAvalon_0_irq_controller_agent.m0/VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VexRiscvAvalon_0_irq_controller_agent.rf_source} {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.in} {avalon_streaming};add_connection {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.out} {VexRiscvAvalon_0_irq_controller_agent.rf_sink} {avalon_streaming};add_connection {VexRiscvAvalon_0_irq_controller_agent.rdata_fifo_src} {VexRiscvAvalon_0_irq_controller_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.m0} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rf_source} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_pixel_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent.m0} {VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_rgb_slave_agent.rf_source} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent_rsp_fifo.out} {VGA_Subsystem_rgb_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent.rdata_fifo_src} {VGA_Subsystem_rgb_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Arduino_GPIO_s1_agent.m0} {Arduino_GPIO_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Arduino_GPIO_s1_agent.m0/Arduino_GPIO_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Arduino_GPIO_s1_agent.m0/Arduino_GPIO_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Arduino_GPIO_s1_agent.m0/Arduino_GPIO_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Arduino_GPIO_s1_agent.rf_source} {Arduino_GPIO_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Arduino_GPIO_s1_agent_rsp_fifo.out} {Arduino_GPIO_s1_agent.rf_sink} {avalon_streaming};add_connection {Arduino_GPIO_s1_agent.rdata_fifo_src} {Arduino_GPIO_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Arduino_Reset_N_s1_agent.m0} {Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Arduino_Reset_N_s1_agent.m0/Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Arduino_Reset_N_s1_agent.m0/Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Arduino_Reset_N_s1_agent.m0/Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Arduino_Reset_N_s1_agent.rf_source} {Arduino_Reset_N_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Arduino_Reset_N_s1_agent_rsp_fifo.out} {Arduino_Reset_N_s1_agent.rf_sink} {avalon_streaming};add_connection {Arduino_Reset_N_s1_agent.rdata_fifo_src} {Arduino_Reset_N_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Expansion_JP1_0_s1_agent.m0} {Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP1_0_s1_agent.m0/Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP1_0_s1_agent.m0/Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP1_0_s1_agent.m0/Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP1_0_s1_agent.rf_source} {Expansion_JP1_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP1_0_s1_agent_rsp_fifo.out} {Expansion_JP1_0_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP1_0_s1_agent.rdata_fifo_src} {Expansion_JP1_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent.m0} {HEX3_HEX0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX3_HEX0_s1_agent.rf_source} {HEX3_HEX0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent_rsp_fifo.out} {HEX3_HEX0_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent.rdata_fifo_src} {HEX3_HEX0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent.m0} {HEX5_HEX4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX5_HEX4_s1_agent.rf_source} {HEX5_HEX4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent_rsp_fifo.out} {HEX5_HEX4_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent.rdata_fifo_src} {HEX5_HEX4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.m0} {Interval_Timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_s1_agent.rf_source} {Interval_Timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_s1_agent_rsp_fifo.out} {Interval_Timer_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.rdata_fifo_src} {Interval_Timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent.m0} {Interval_Timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_2_s1_agent.rf_source} {Interval_Timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent_rsp_fifo.out} {Interval_Timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent.rdata_fifo_src} {Interval_Timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {LEDs_s1_agent.m0} {LEDs_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LEDs_s1_agent.rf_source} {LEDs_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LEDs_s1_agent_rsp_fifo.out} {LEDs_s1_agent.rf_sink} {avalon_streaming};add_connection {LEDs_s1_agent.rdata_fifo_src} {LEDs_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.m0} {Onchip_SRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s1_agent.rf_source} {Onchip_SRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent_rsp_fifo.out} {Onchip_SRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.rdata_fifo_src} {Onchip_SRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Pushbuttons_s1_agent.m0} {Pushbuttons_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pushbuttons_s1_agent.rf_source} {Pushbuttons_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pushbuttons_s1_agent_rsp_fifo.out} {Pushbuttons_s1_agent.rf_sink} {avalon_streaming};add_connection {Pushbuttons_s1_agent.rdata_fifo_src} {Pushbuttons_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rdata_fifo.out} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Slider_Switches_s1_agent.m0} {Slider_Switches_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Slider_Switches_s1_agent.rf_source} {Slider_Switches_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Slider_Switches_s1_agent_rsp_fifo.out} {Slider_Switches_s1_agent.rf_sink} {avalon_streaming};add_connection {Slider_Switches_s1_agent.rdata_fifo_src} {Slider_Switches_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Expansion_JP1_1_s1_agent.m0} {Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP1_1_s1_agent.m0/Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP1_1_s1_agent.m0/Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP1_1_s1_agent.m0/Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP1_1_s1_agent.rf_source} {Expansion_JP1_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP1_1_s1_agent_rsp_fifo.out} {Expansion_JP1_1_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP1_1_s1_agent.rdata_fifo_src} {Expansion_JP1_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VexRiscvAvalon_0_data_bus_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_agent.cp/router.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_instruction_bus_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_instruction_bus_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {ADC_adc_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {ADC_adc_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_control_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {SysID_control_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {VexRiscvAvalon_0_irq_controller_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_irq_controller_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_control_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {VGA_Subsystem_rgb_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_rgb_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {Arduino_GPIO_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {Arduino_GPIO_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {Arduino_Reset_N_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {Arduino_Reset_N_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {Expansion_JP1_0_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_0_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {HEX3_HEX0_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {HEX3_HEX0_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {HEX5_HEX4_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {HEX5_HEX4_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {Interval_Timer_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {Interval_Timer_2_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_2_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {LEDs_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {LEDs_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {Pushbuttons_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {Pushbuttons_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {Slider_Switches_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {Slider_Switches_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {Expansion_JP1_1_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_1_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {router.src} {VexRiscvAvalon_0_data_bus_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/VexRiscvAvalon_0_data_bus_limiter.cmd_sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_data_bus_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {VexRiscvAvalon_0_data_bus_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/VexRiscvAvalon_0_data_bus_limiter.rsp_sink} {qsys_mm.response};add_connection {VexRiscvAvalon_0_data_bus_limiter.rsp_src} {VexRiscvAvalon_0_data_bus_agent.rp} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_limiter.rsp_src/VexRiscvAvalon_0_data_bus_agent.rp} {qsys_mm.response};add_connection {router_001.src} {JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_to_FPGA_Bridge_master_limiter.rsp_src} {JTAG_to_FPGA_Bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.rsp_src/JTAG_to_FPGA_Bridge_master_agent.rp} {qsys_mm.response};add_connection {router_003.src} {VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_master_limiter.rsp_src} {VGA_Subsystem_pixel_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.rsp_src/VGA_Subsystem_pixel_dma_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {ADC_adc_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ADC_adc_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {ADC_adc_slave_burst_adapter.source0} {ADC_adc_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ADC_adc_slave_burst_adapter.source0/ADC_adc_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.source0} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.source0/Accelerometer_avalon_accelerometer_spi_mode_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {JTAG_UART_avalon_jtag_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/JTAG_UART_avalon_jtag_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_burst_adapter.source0} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_burst_adapter.source0/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {VGA_Subsystem_char_buffer_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/VGA_Subsystem_char_buffer_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_control_slave_burst_adapter.source0} {VGA_Subsystem_char_buffer_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_control_slave_burst_adapter.source0/VGA_Subsystem_char_buffer_control_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_004.src} {VGA_Subsystem_char_buffer_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/VGA_Subsystem_char_buffer_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_slave_burst_adapter.source0} {VGA_Subsystem_char_buffer_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_slave_burst_adapter.source0/VGA_Subsystem_char_buffer_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {SysID_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/SysID_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {SysID_control_slave_burst_adapter.source0} {SysID_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_burst_adapter.source0/SysID_control_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {VexRiscvAvalon_0_irq_controller_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/VexRiscvAvalon_0_irq_controller_burst_adapter.sink0} {qsys_mm.command};add_connection {VexRiscvAvalon_0_irq_controller_burst_adapter.source0} {VexRiscvAvalon_0_irq_controller_agent.cp} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_irq_controller_burst_adapter.source0/VexRiscvAvalon_0_irq_controller_agent.cp} {qsys_mm.command};add_connection {cmd_mux_007.src} {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/VGA_Subsystem_pixel_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.source0} {VGA_Subsystem_pixel_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.source0/VGA_Subsystem_pixel_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_008.src} {VGA_Subsystem_rgb_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/VGA_Subsystem_rgb_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_rgb_slave_burst_adapter.source0} {VGA_Subsystem_rgb_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_rgb_slave_burst_adapter.source0/VGA_Subsystem_rgb_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {Arduino_GPIO_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/Arduino_GPIO_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Arduino_GPIO_s1_burst_adapter.source0} {Arduino_GPIO_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Arduino_GPIO_s1_burst_adapter.source0/Arduino_GPIO_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_010.src} {Arduino_Reset_N_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/Arduino_Reset_N_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Arduino_Reset_N_s1_burst_adapter.source0} {Arduino_Reset_N_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Arduino_Reset_N_s1_burst_adapter.source0/Arduino_Reset_N_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_011.src} {Expansion_JP1_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/Expansion_JP1_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Expansion_JP1_0_s1_burst_adapter.source0} {Expansion_JP1_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_0_s1_burst_adapter.source0/Expansion_JP1_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_012.src} {HEX3_HEX0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/HEX3_HEX0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {HEX3_HEX0_s1_burst_adapter.source0} {HEX3_HEX0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {HEX3_HEX0_s1_burst_adapter.source0/HEX3_HEX0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_013.src} {HEX5_HEX4_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/HEX5_HEX4_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {HEX5_HEX4_s1_burst_adapter.source0} {HEX5_HEX4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {HEX5_HEX4_s1_burst_adapter.source0/HEX5_HEX4_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_014.src} {Interval_Timer_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/Interval_Timer_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Interval_Timer_s1_burst_adapter.source0} {Interval_Timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_burst_adapter.source0/Interval_Timer_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_015.src} {Interval_Timer_2_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/Interval_Timer_2_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Interval_Timer_2_s1_burst_adapter.source0} {Interval_Timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Interval_Timer_2_s1_burst_adapter.source0/Interval_Timer_2_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_016.src} {LEDs_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/LEDs_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {LEDs_s1_burst_adapter.source0} {LEDs_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {LEDs_s1_burst_adapter.source0/LEDs_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_017.src} {Onchip_SRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/Onchip_SRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Onchip_SRAM_s1_burst_adapter.source0} {Onchip_SRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_burst_adapter.source0/Onchip_SRAM_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_018.src} {Pushbuttons_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/Pushbuttons_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Pushbuttons_s1_burst_adapter.source0} {Pushbuttons_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Pushbuttons_s1_burst_adapter.source0/Pushbuttons_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_019.src} {SDRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/SDRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {SDRAM_s1_burst_adapter.source0} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_burst_adapter.source0/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_020.src} {Slider_Switches_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/Slider_Switches_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Slider_Switches_s1_burst_adapter.source0} {Slider_Switches_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Slider_Switches_s1_burst_adapter.source0/Slider_Switches_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_021.src} {Expansion_JP1_1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/Expansion_JP1_1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Expansion_JP1_1_s1_burst_adapter.source0} {Expansion_JP1_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_1_s1_burst_adapter.source0/Expansion_JP1_1_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_022.src} {Onchip_SRAM_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/Onchip_SRAM_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {Onchip_SRAM_s2_burst_adapter.source0} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_burst_adapter.source0/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src10} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src11} {cmd_mux_011.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/cmd_mux_011.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src12} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src13} {cmd_mux_013.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/cmd_mux_013.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src14} {cmd_mux_014.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/cmd_mux_014.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src15} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/cmd_mux_015.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src16} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src17} {cmd_mux_017.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/cmd_mux_017.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src18} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/cmd_mux_018.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src20} {cmd_mux_020.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src20/cmd_mux_020.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src21} {cmd_mux_021.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src21/cmd_mux_021.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_019.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_019.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_007.src1} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_009.src1} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src1/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_011.src1} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src1/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_013.src1} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src1/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_014.src1} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src1/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_015.src1} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/rsp_mux_001.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_017.src1} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src1/rsp_mux_001.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_018.src1} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/rsp_mux_001.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_020.src1} {rsp_mux_001.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src1/rsp_mux_001.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_021.src1} {rsp_mux_001.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src1/rsp_mux_001.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {cmd_demux.src1} {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src19} {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src19/JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_019.sink1} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_019.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_019.sink2} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_019.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src1} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src} {cmd_mux_022.sink1} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src/cmd_mux_022.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_019.src0} {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_019.src1} {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src1/SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src} {rsp_mux_001.sink19} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src/rsp_mux_001.sink19} {qsys_mm.response};add_connection {rsp_demux_019.src2} {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src2/SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.src} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.src/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_022.src1} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src1/Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src/rsp_mux_003.sink1} {qsys_mm.response};add_connection {VexRiscvAvalon_0_data_bus_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_instruction_bus_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_instruction_bus_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_limiter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_limiter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_limiter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_instruction_bus_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_instruction_bus_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rdata_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.clk} {clock};add_interface {System_PLL_sys_clk} {clock} {slave};set_interface_property {System_PLL_sys_clk} {EXPORT_OF} {System_PLL_sys_clk_clock_bridge.in_clk};add_interface {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.in_reset};add_interface {VexRiscvAvalon_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {VexRiscvAvalon_0_reset_reset_bridge_in_reset} {EXPORT_OF} {VexRiscvAvalon_0_reset_reset_bridge.in_reset};add_interface {JTAG_to_FPGA_Bridge_master} {avalon} {slave};set_interface_property {JTAG_to_FPGA_Bridge_master} {EXPORT_OF} {JTAG_to_FPGA_Bridge_master_translator.avalon_anti_master_0};add_interface {VexRiscvAvalon_0_data_bus} {avalon} {slave};set_interface_property {VexRiscvAvalon_0_data_bus} {EXPORT_OF} {VexRiscvAvalon_0_data_bus_translator.avalon_anti_master_0};add_interface {VexRiscvAvalon_0_instruction_bus} {avalon} {slave};set_interface_property {VexRiscvAvalon_0_instruction_bus} {EXPORT_OF} {VexRiscvAvalon_0_instruction_bus_translator.avalon_anti_master_0};add_interface {VGA_Subsystem_pixel_dma_master} {avalon} {slave};set_interface_property {VGA_Subsystem_pixel_dma_master} {EXPORT_OF} {VGA_Subsystem_pixel_dma_master_translator.avalon_anti_master_0};add_interface {Accelerometer_avalon_accelerometer_spi_mode_slave} {avalon} {master};set_interface_property {Accelerometer_avalon_accelerometer_spi_mode_slave} {EXPORT_OF} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_anti_slave_0};add_interface {ADC_adc_slave} {avalon} {master};set_interface_property {ADC_adc_slave} {EXPORT_OF} {ADC_adc_slave_translator.avalon_anti_slave_0};add_interface {Arduino_GPIO_s1} {avalon} {master};set_interface_property {Arduino_GPIO_s1} {EXPORT_OF} {Arduino_GPIO_s1_translator.avalon_anti_slave_0};add_interface {Arduino_Reset_N_s1} {avalon} {master};set_interface_property {Arduino_Reset_N_s1} {EXPORT_OF} {Arduino_Reset_N_s1_translator.avalon_anti_slave_0};add_interface {Expansion_JP1_0_s1} {avalon} {master};set_interface_property {Expansion_JP1_0_s1} {EXPORT_OF} {Expansion_JP1_0_s1_translator.avalon_anti_slave_0};add_interface {Expansion_JP1_1_s1} {avalon} {master};set_interface_property {Expansion_JP1_1_s1} {EXPORT_OF} {Expansion_JP1_1_s1_translator.avalon_anti_slave_0};add_interface {HEX3_HEX0_s1} {avalon} {master};set_interface_property {HEX3_HEX0_s1} {EXPORT_OF} {HEX3_HEX0_s1_translator.avalon_anti_slave_0};add_interface {HEX5_HEX4_s1} {avalon} {master};set_interface_property {HEX5_HEX4_s1} {EXPORT_OF} {HEX5_HEX4_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_s1} {avalon} {master};set_interface_property {Interval_Timer_s1} {EXPORT_OF} {Interval_Timer_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_2_s1} {avalon} {master};set_interface_property {Interval_Timer_2_s1} {EXPORT_OF} {Interval_Timer_2_s1_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {LEDs_s1} {avalon} {master};set_interface_property {LEDs_s1} {EXPORT_OF} {LEDs_s1_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s1} {avalon} {master};set_interface_property {Onchip_SRAM_s1} {EXPORT_OF} {Onchip_SRAM_s1_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};add_interface {Pushbuttons_s1} {avalon} {master};set_interface_property {Pushbuttons_s1} {EXPORT_OF} {Pushbuttons_s1_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {Slider_Switches_s1} {avalon} {master};set_interface_property {Slider_Switches_s1} {EXPORT_OF} {Slider_Switches_s1_translator.avalon_anti_slave_0};add_interface {SysID_control_slave} {avalon} {master};set_interface_property {SysID_control_slave} {EXPORT_OF} {SysID_control_slave_translator.avalon_anti_slave_0};add_interface {VexRiscvAvalon_0_irq_controller} {avalon} {master};set_interface_property {VexRiscvAvalon_0_irq_controller} {EXPORT_OF} {VexRiscvAvalon_0_irq_controller_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_control_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_pixel_dma_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_pixel_dma_control_slave} {EXPORT_OF} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_rgb_slave} {avalon} {master};set_interface_property {VGA_Subsystem_rgb_slave} {EXPORT_OF} {VGA_Subsystem_rgb_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ADC.adc_slave} {0};set_module_assignment {interconnect_id.Accelerometer.avalon_accelerometer_spi_mode_slave} {1};set_module_assignment {interconnect_id.Arduino_GPIO.s1} {2};set_module_assignment {interconnect_id.Arduino_Reset_N.s1} {3};set_module_assignment {interconnect_id.Expansion_JP1_0.s1} {4};set_module_assignment {interconnect_id.Expansion_JP1_1.s1} {5};set_module_assignment {interconnect_id.HEX3_HEX0.s1} {6};set_module_assignment {interconnect_id.HEX5_HEX4.s1} {7};set_module_assignment {interconnect_id.Interval_Timer.s1} {8};set_module_assignment {interconnect_id.Interval_Timer_2.s1} {9};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {10};set_module_assignment {interconnect_id.JTAG_to_FPGA_Bridge.master} {0};set_module_assignment {interconnect_id.LEDs.s1} {11};set_module_assignment {interconnect_id.Onchip_SRAM.s1} {12};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {13};set_module_assignment {interconnect_id.Pushbuttons.s1} {14};set_module_assignment {interconnect_id.SDRAM.s1} {15};set_module_assignment {interconnect_id.Slider_Switches.s1} {16};set_module_assignment {interconnect_id.SysID.control_slave} {17};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_control_slave} {18};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_slave} {19};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_control_slave} {20};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_master} {1};set_module_assignment {interconnect_id.VGA_Subsystem.rgb_slave} {21};set_module_assignment {interconnect_id.VexRiscvAvalon_0.data_bus} {2};set_module_assignment {interconnect_id.VexRiscvAvalon_0.instruction_bus} {3};set_module_assignment {interconnect_id.VexRiscvAvalon_0.irq_controller} {22};(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=16,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEBYTEENABLE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=68,PKT_ADDR_SIDEBAND_L=68,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=62,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=61,PKT_BYTE_CNT_L=56,PKT_CACHE_H=89,PKT_CACHE_L=86,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=69,PKT_DATA_SIDEBAND_L=69,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=94,PKT_ORI_BURST_SIZE_L=92,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_QOS_H=71,PKT_QOS_L=71,PKT_RESPONSE_STATUS_H=91,PKT_RESPONSE_STATUS_L=90,PKT_SRC_ID_H=76,PKT_SRC_ID_L=72,PKT_THREAD_ID_H=82,PKT_THREAD_ID_L=82,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=23,ST_DATA_W=95,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=47,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=72,PKT_DEST_ID_L=68,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=67,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=86,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=87,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=19,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=22,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=20,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=21,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=62,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=61,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=94,PKT_ORI_BURST_SIZE_L=92,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_RESPONSE_STATUS_H=91,PKT_RESPONSE_STATUS_L=90,PKT_SRC_ID_H=76,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=95,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=96,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=17,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=32,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:21.1:CHANNEL_ID=0010000000000000000000,0000100000000000000000,0000000000000000010000,0000010000000000000000,0000000001000000000000,0000000010000000000000,0100000000000000000000,0001000000000000000000,0000000000100000000000,1000000000000000000000,0000000000001000000000,0000000000010000000000,0000000000000000000100,0000000100000000000000,0000001000000000000000,0000000000000000100000,0000000000000100000000,0000000000000010000000,0000000000000000001000,0000000000000000000001,0000000000000000000010,0000000000000001000000,DECODER_TYPE=0,DEFAULT_CHANNEL=19,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,12,19,11,6,7,16,14,4,5,2,3,10,9,8,17,21,20,18,0,1,22,END_ADDRESS=0x4000000,0x8010000,0x9002000,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200110,0xff200120,0xff201008,0xff202020,0xff202040,0xff202048,0xff203014,0xff203030,0xff203040,0xff204020,0xff204022,0xff204080,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=15:0010000000000000000000:0x0:0x4000000:both:1:0:0:1,12:0000100000000000000000:0x8000000:0x8010000:both:1:0:0:1,19:0000000000000000010000:0x9000000:0x9002000:both:1:0:0:1,11:0000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,6:0000000001000000000000:0xff200020:0xff200030:both:1:0:0:1,7:0000000010000000000000:0xff200030:0xff200040:both:1:0:0:1,16:0100000000000000000000:0xff200040:0xff200050:read:1:0:0:1,14:0001000000000000000000:0xff200050:0xff200060:both:1:0:0:1,4:0000000000100000000000:0xff200060:0xff200070:both:1:0:0:1,5:1000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,2:0000000000001000000000:0xff200100:0xff200110:both:1:0:0:1,3:0000000000010000000000:0xff200110:0xff200120:both:1:0:0:1,10:0000000000000000000100:0xff201000:0xff201008:both:1:0:0:1,9:0000000100000000000000:0xff202000:0xff202020:both:1:0:0:1,8:0000001000000000000000:0xff202020:0xff202040:both:1:0:0:1,17:0000000000000000100000:0xff202040:0xff202048:read:1:0:0:1,21:0000000000000100000000:0xff203010:0xff203014:read:1:0:0:1,20:0000000000000010000000:0xff203020:0xff203030:both:1:0:0:1,18:0000000000000000001000:0xff203030:0xff203040:both:1:0:0:1,0:0000000000000000000001:0xff204000:0xff204020:both:1:0:0:1,1:0000000000000000000010:0xff204020:0xff204022:both:1:0:0:1,22:0000000000000001000000:0xff204040:0xff204080:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x9000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200110,0xff201000,0xff202000,0xff202020,0xff202040,0xff203010,0xff203020,0xff203030,0xff204000,0xff204020,0xff204040,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,read,read,both,both,both,both,both)(altera_merlin_router:21.1:CHANNEL_ID=0010000000000000000000,0000100000000000000000,0000000000000000010000,0000010000000000000000,0000000001000000000000,0000000010000000000000,0100000000000000000000,0001000000000000000000,0000000000100000000000,1000000000000000000000,0000000000001000000000,0000000000010000000000,0000000000000000000100,0000000100000000000000,0000001000000000000000,0000000000000000100000,0000000000000100000000,0000000000000010000000,0000000000000000001000,0000000000000000000001,0000000000000000000010,0000000000000001000000,DECODER_TYPE=0,DEFAULT_CHANNEL=19,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,12,19,11,6,7,16,14,4,5,2,3,10,9,8,17,21,20,18,0,1,22,END_ADDRESS=0x4000000,0x8010000,0x9002000,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200110,0xff200120,0xff201008,0xff202020,0xff202040,0xff202048,0xff203014,0xff203030,0xff203040,0xff204020,0xff204022,0xff204080,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=15:0010000000000000000000:0x0:0x4000000:both:1:0:0:1,12:0000100000000000000000:0x8000000:0x8010000:both:1:0:0:1,19:0000000000000000010000:0x9000000:0x9002000:both:1:0:0:1,11:0000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,6:0000000001000000000000:0xff200020:0xff200030:both:1:0:0:1,7:0000000010000000000000:0xff200030:0xff200040:both:1:0:0:1,16:0100000000000000000000:0xff200040:0xff200050:read:1:0:0:1,14:0001000000000000000000:0xff200050:0xff200060:both:1:0:0:1,4:0000000000100000000000:0xff200060:0xff200070:both:1:0:0:1,5:1000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,2:0000000000001000000000:0xff200100:0xff200110:both:1:0:0:1,3:0000000000010000000000:0xff200110:0xff200120:both:1:0:0:1,10:0000000000000000000100:0xff201000:0xff201008:both:1:0:0:1,9:0000000100000000000000:0xff202000:0xff202020:both:1:0:0:1,8:0000001000000000000000:0xff202020:0xff202040:both:1:0:0:1,17:0000000000000000100000:0xff202040:0xff202048:read:1:0:0:1,21:0000000000000100000000:0xff203010:0xff203014:read:1:0:0:1,20:0000000000000010000000:0xff203020:0xff203030:both:1:0:0:1,18:0000000000000000001000:0xff203030:0xff203040:both:1:0:0:1,0:0000000000000000000001:0xff204000:0xff204020:both:1:0:0:1,1:0000000000000000000010:0xff204020:0xff204022:both:1:0:0:1,22:0000000000000001000000:0xff204040:0xff204080:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x9000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200110,0xff201000,0xff202000,0xff202020,0xff202040,0xff203010,0xff203020,0xff203030,0xff204000,0xff204020,0xff204040,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,read,read,both,both,both,both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,13,END_ADDRESS=0x4000000,0x8010000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=15:01:0x0:0x4000000:both:1:0:0:1,13:10:0x8000000:0x8010000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,13,END_ADDRESS=0x4000000,0x8010000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=15:01:0x0:0x4000000:both:1:0:0:1,13:10:0x8000000:0x8010000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=23,ST_DATA_W=95,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=72,PKT_DEST_ID_L=68,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=86,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,3,1,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,0:0010:0x0:0x0:both:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,1:1000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=95,TYPE_OF_TRANSACTION=both,both,read,read)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=read,read)(altera_merlin_traffic_limiter:21.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=23)(altera_merlin_traffic_limiter:21.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=18,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=23)(altera_merlin_traffic_limiter:21.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=18,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PIPELINED=0,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=61,PKT_BYTE_CNT_L=56,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=72,PKT_THREAD_ID_H=82,PKT_THREAD_ID_L=82,PKT_TRANS_POSTED=51,PKT_TRANS_WRITE=52,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=23,ST_DATA_W=95,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=23)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=47,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=47,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,ST_CHANNEL_W=23,ST_DATA_W=86)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=62,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=62,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=61,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=23,ST_DATA_W=95)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=22,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=23)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=22,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=23)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=95,VALID_WIDTH=23)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=23,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=23,ST_DATA_W=95,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=4,ST_CHANNEL_W=23,ST_DATA_W=95,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=22,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=22,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=23,ST_DATA_W=95,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=65,OUT_PKT_BURST_SIZE_L=63,OUT_PKT_BURST_TYPE_H=67,OUT_PKT_BURST_TYPE_L=66,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=61,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=94,OUT_PKT_ORI_BURST_SIZE_L=92,OUT_PKT_RESPONSE_STATUS_H=91,OUT_PKT_RESPONSE_STATUS_L=90,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=95,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=65,OUT_PKT_BURST_SIZE_L=63,OUT_PKT_BURST_TYPE_H=67,OUT_PKT_BURST_TYPE_L=66,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=61,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=94,OUT_PKT_ORI_BURST_SIZE_L=92,OUT_PKT_RESPONSE_STATUS_H=91,OUT_PKT_RESPONSE_STATUS_L=90,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=95,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=65,OUT_PKT_BURST_SIZE_L=63,OUT_PKT_BURST_TYPE_H=67,OUT_PKT_BURST_TYPE_L=66,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=61,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=94,OUT_PKT_ORI_BURST_SIZE_L=92,OUT_PKT_RESPONSE_STATUS_H=91,OUT_PKT_RESPONSE_STATUS_L=90,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=95,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=62,IN_PKT_BURSTWRAP_L=62,IN_PKT_BURST_SIZE_H=65,IN_PKT_BURST_SIZE_L=63,IN_PKT_BURST_TYPE_H=67,IN_PKT_BURST_TYPE_L=66,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=61,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=94,IN_PKT_ORI_BURST_SIZE_L=92,IN_PKT_RESPONSE_STATUS_H=91,IN_PKT_RESPONSE_STATUS_L=90,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=95,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=79,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_PKT_TRANS_WRITE=43,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=79,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_PKT_TRANS_WRITE=43,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=79,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=62,IN_PKT_BURSTWRAP_L=62,IN_PKT_BURST_SIZE_H=65,IN_PKT_BURST_SIZE_L=63,IN_PKT_BURST_TYPE_H=67,IN_PKT_BURST_TYPE_L=66,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=61,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=94,IN_PKT_ORI_BURST_SIZE_L=92,IN_PKT_RESPONSE_STATUS_H=91,IN_PKT_RESPONSE_STATUS_L=90,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=95,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=79,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=62,IN_PKT_BURSTWRAP_L=62,IN_PKT_BURST_SIZE_H=65,IN_PKT_BURST_SIZE_L=63,IN_PKT_BURST_TYPE_H=67,IN_PKT_BURST_TYPE_L=66,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=61,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=94,IN_PKT_ORI_BURST_SIZE_L=92,IN_PKT_RESPONSE_STATUS_H=91,IN_PKT_RESPONSE_STATUS_L=90,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=95,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=79,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=62,IN_PKT_BURSTWRAP_L=62,IN_PKT_BURST_SIZE_H=65,IN_PKT_BURST_SIZE_L=63,IN_PKT_BURST_TYPE_H=67,IN_PKT_BURST_TYPE_L=66,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=61,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=94,IN_PKT_ORI_BURST_SIZE_L=92,IN_PKT_RESPONSE_STATUS_H=91,IN_PKT_RESPONSE_STATUS_L=90,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=95,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=79,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=23)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=65,OUT_PKT_BURST_SIZE_L=63,OUT_PKT_BURST_TYPE_H=67,OUT_PKT_BURST_TYPE_L=66,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=61,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=94,OUT_PKT_ORI_BURST_SIZE_L=92,OUT_PKT_RESPONSE_STATUS_H=91,OUT_PKT_RESPONSE_STATUS_L=90,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=95,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=23)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="21.1"
   name="Computer_System_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {VexRiscvAvalon_0_data_bus_translator} {altera_merlin_master_translator};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READ} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WRITE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_LOCK} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_translator} {SYNC_RESET} {0};add_instance {JTAG_to_FPGA_Bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {SYNC_RESET} {0};add_instance {VexRiscvAvalon_0_instruction_bus_translator} {altera_merlin_master_translator};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READ} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WRITE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_LOCK} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_translator} {SYNC_RESET} {0};add_instance {VGA_Subsystem_pixel_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {SYNC_RESET} {0};add_instance {ADC_adc_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READ} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ADC_adc_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READ} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READ} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SysID_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SysID_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SysID_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VexRiscvAvalon_0_irq_controller_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READ} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITE} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_LOCK} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_rgb_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Arduino_GPIO_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READ} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Arduino_GPIO_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Arduino_Reset_N_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READ} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Arduino_Reset_N_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP1_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP1_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX3_HEX0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX5_HEX4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LEDs_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LEDs_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READ} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LEDs_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LEDs_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pushbuttons_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Slider_Switches_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READ} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP1_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP1_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VexRiscvAvalon_0_data_bus_agent} {altera_merlin_master_agent};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_QOS_H} {89};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_QOS_L} {89};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {ID} {2};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_to_FPGA_Bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ID} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_WRITERESPONSE} {0};add_instance {VexRiscvAvalon_0_instruction_bus_agent} {altera_merlin_master_agent};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_QOS_H} {89};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_QOS_L} {89};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {ID} {3};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_agent} {USE_WRITERESPONSE} {0};add_instance {VGA_Subsystem_pixel_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_H} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_L} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_H} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_L} {86};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_L} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_H} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_L} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_DATA_W} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ID} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {ADC_adc_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ADC_adc_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {ADC_adc_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ADC_adc_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ADC_adc_slave_agent} {ID} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {ECC_ENABLE} {0};add_instance {ADC_adc_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_SRC_ID_H} {67};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_DEST_ID_L} {68};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ID} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent} {ECC_ENABLE} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {10};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ID} {18};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ID} {19};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SysID_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SysID_control_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {SysID_control_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SysID_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {SysID_control_slave_agent} {ID} {17};set_instance_parameter_value {SysID_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {ECC_ENABLE} {0};add_instance {SysID_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VexRiscvAvalon_0_irq_controller_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ID} {22};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent} {ECC_ENABLE} {0};add_instance {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ID} {20};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_rgb_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ID} {21};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Arduino_GPIO_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_GPIO_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_GPIO_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_GPIO_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Arduino_GPIO_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ID} {2};set_instance_parameter_value {Arduino_GPIO_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent} {ECC_ENABLE} {0};add_instance {Arduino_GPIO_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Arduino_GPIO_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Arduino_Reset_N_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ID} {3};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent} {ECC_ENABLE} {0};add_instance {Arduino_Reset_N_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Arduino_Reset_N_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP1_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ID} {4};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP1_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP1_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX3_HEX0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX3_HEX0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ID} {6};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ECC_ENABLE} {0};add_instance {HEX3_HEX0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX5_HEX4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX5_HEX4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ID} {7};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ECC_ENABLE} {0};add_instance {HEX5_HEX4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {ID} {9};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ID} {8};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LEDs_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LEDs_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {LEDs_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LEDs_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {LEDs_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LEDs_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LEDs_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LEDs_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LEDs_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {LEDs_s1_agent} {ID} {11};set_instance_parameter_value {LEDs_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {ECC_ENABLE} {0};add_instance {LEDs_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ID} {12};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pushbuttons_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pushbuttons_s1_agent} {ID} {14};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {ECC_ENABLE} {0};add_instance {Pushbuttons_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {85};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {83};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {81};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {SDRAM_s1_agent} {ID} {15};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {96};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {FIFO_DEPTH} {32};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Slider_Switches_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Slider_Switches_s1_agent} {ID} {16};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {ECC_ENABLE} {0};add_instance {Slider_Switches_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP1_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ID} {5};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP1_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP1_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {13};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {15 12 19 11 6 7 16 14 4 5 2 3 10 9 8 17 21 20 18 0 1 22 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000000000000000000 0000100000000000000000 0000000000000000010000 0000010000000000000000 0000000001000000000000 0000000010000000000000 0100000000000000000000 0001000000000000000000 0000000000100000000000 1000000000000000000000 0000000000001000000000 0000000000010000000000 0000000000000000000100 0000000100000000000000 0000001000000000000000 0000000000000000100000 0000000000000100000000 0000000000000010000000 0000000000000000001000 0000000000000000000001 0000000000000000000010 0000000000000001000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both read both both both both both both both both read read both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 0x9000000 0xff200000 0xff200020 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200100 0xff200110 0xff201000 0xff202000 0xff202020 0xff202040 0xff203010 0xff203020 0xff203030 0xff204000 0xff204020 0xff204040 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x8010000 0x9002000 0xff200010 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200080 0xff200110 0xff200120 0xff201008 0xff202020 0xff202040 0xff202048 0xff203014 0xff203030 0xff203040 0xff204020 0xff204022 0xff204080 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {113};set_instance_parameter_value {router} {ST_CHANNEL_W} {23};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {19};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {15};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {15 12 19 11 6 7 16 14 4 5 2 3 10 9 8 17 21 20 18 0 1 22 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0010000000000000000000 0000100000000000000000 0000000000000000010000 0000010000000000000000 0000000001000000000000 0000000010000000000000 0100000000000000000000 0001000000000000000000 0000000000100000000000 1000000000000000000000 0000000000001000000000 0000000000010000000000 0000000000000000000100 0000000100000000000000 0000001000000000000000 0000000000000000100000 0000000000000100000000 0000000000000010000000 0000000000000000001000 0000000000000000000001 0000000000000000000010 0000000000000001000000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both both read both both both both both both both both read read both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8000000 0x9000000 0xff200000 0xff200020 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200100 0xff200110 0xff201000 0xff202000 0xff202020 0xff202040 0xff203010 0xff203020 0xff203030 0xff204000 0xff204020 0xff204040 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x8010000 0x9002000 0xff200010 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200080 0xff200110 0xff200120 0xff201008 0xff202020 0xff202040 0xff202048 0xff203014 0xff203030 0xff203040 0xff204020 0xff204022 0xff204080 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {19};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {15 13 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 0x8010000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {113};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {15 13 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000000 0x8010000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {85};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {83};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {81};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {95};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {15};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {113};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {40};set_instance_parameter_value {router_005} {PKT_ADDR_L} {9};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {68};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_005} {ST_DATA_W} {86};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {113};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {113};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {113};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {113};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {113};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {113};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {113};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {113};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {113};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {113};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {113};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {113};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {113};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {113};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {113};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {113};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_022} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {113};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {2 0 3 1 };set_instance_parameter_value {router_023} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both both read read };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {49};set_instance_parameter_value {router_023} {PKT_ADDR_L} {18};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {85};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {83};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {81};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_023} {ST_DATA_W} {95};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_024} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {113};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {2 0 };set_instance_parameter_value {router_025} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {113};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {3 1 };set_instance_parameter_value {router_026} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {113};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {23};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {VexRiscvAvalon_0_data_bus_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PIPELINED} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {VALID_WIDTH} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_limiter} {REORDER} {0};add_instance {JTAG_to_FPGA_Bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {18};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {VALID_WIDTH} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {REORDER} {0};add_instance {VGA_Subsystem_pixel_dma_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_L} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_L} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_OUTSTANDING_RESPONSES} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PIPELINED} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_DATA_W} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {VALID_WIDTH} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {REORDER} {0};add_instance {ADC_adc_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ADC_adc_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PKT_TRANS_READ} {44};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {JTAG_UART_avalon_jtag_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_char_buffer_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {SysID_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {SysID_control_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {SysID_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {SysID_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SysID_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {SysID_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VexRiscvAvalon_0_irq_controller_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VexRiscvAvalon_0_irq_controller_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {VGA_Subsystem_rgb_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Arduino_GPIO_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Arduino_GPIO_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Arduino_Reset_N_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Arduino_Reset_N_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Expansion_JP1_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Expansion_JP1_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {HEX3_HEX0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {HEX3_HEX0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {HEX5_HEX4_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {HEX5_HEX4_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Interval_Timer_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Interval_Timer_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Interval_Timer_2_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Interval_Timer_2_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {LEDs_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LEDs_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {LEDs_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {LEDs_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {LEDs_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LEDs_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {LEDs_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {LEDs_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Onchip_SRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Onchip_SRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Pushbuttons_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Pushbuttons_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {SDRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Slider_Switches_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Slider_Switches_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Expansion_JP1_1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Expansion_JP1_1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {Onchip_SRAM_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {OUT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Onchip_SRAM_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {22};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {23};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {22};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {23};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {95};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {23};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {95};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {23};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {95};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {22};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {22};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {95};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {23};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {62};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_ST_DATA_W} {95};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {61};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {91};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {92};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {94};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {95};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {23};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VexRiscvAvalon_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {VexRiscvAvalon_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {System_PLL_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0} {VexRiscvAvalon_0_data_bus_agent.av} {avalon};set_connection_parameter_value {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_data_bus_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_data_bus_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VexRiscvAvalon_0_data_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_data_bus_agent.av} {defaultConnection} {false};add_connection {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0} {JTAG_to_FPGA_Bridge_master_agent.av} {avalon};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {defaultConnection} {false};add_connection {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0} {VexRiscvAvalon_0_instruction_bus_agent.av} {avalon};set_connection_parameter_value {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_instruction_bus_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_instruction_bus_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VexRiscvAvalon_0_instruction_bus_translator.avalon_universal_master_0/VexRiscvAvalon_0_instruction_bus_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {VexRiscvAvalon_0_instruction_bus_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/VexRiscvAvalon_0_instruction_bus_agent.rp} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0} {VGA_Subsystem_pixel_dma_master_agent.av} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {defaultConnection} {false};add_connection {ADC_adc_slave_agent.m0} {ADC_adc_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ADC_adc_slave_agent.rf_source} {ADC_adc_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ADC_adc_slave_agent_rsp_fifo.out} {ADC_adc_slave_agent.rf_sink} {avalon_streaming};add_connection {ADC_adc_slave_agent.rdata_fifo_src} {ADC_adc_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0/Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0/Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.m0/Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rf_source} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.out} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rf_sink} {avalon_streaming};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rdata_fifo_src} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.m0} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rf_source} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent.m0} {VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_slave_agent.rf_source} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.m0} {SysID_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SysID_control_slave_agent.rf_source} {SysID_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SysID_control_slave_agent_rsp_fifo.out} {SysID_control_slave_agent.rf_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.rdata_fifo_src} {SysID_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VexRiscvAvalon_0_irq_controller_agent.m0} {VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VexRiscvAvalon_0_irq_controller_agent.m0/VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VexRiscvAvalon_0_irq_controller_agent.m0/VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VexRiscvAvalon_0_irq_controller_agent.m0/VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VexRiscvAvalon_0_irq_controller_agent.rf_source} {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.in} {avalon_streaming};add_connection {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.out} {VexRiscvAvalon_0_irq_controller_agent.rf_sink} {avalon_streaming};add_connection {VexRiscvAvalon_0_irq_controller_agent.rdata_fifo_src} {VexRiscvAvalon_0_irq_controller_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.m0} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rf_source} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_pixel_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent.m0} {VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_rgb_slave_agent.rf_source} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent_rsp_fifo.out} {VGA_Subsystem_rgb_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent.rdata_fifo_src} {VGA_Subsystem_rgb_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Arduino_GPIO_s1_agent.m0} {Arduino_GPIO_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Arduino_GPIO_s1_agent.m0/Arduino_GPIO_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Arduino_GPIO_s1_agent.m0/Arduino_GPIO_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Arduino_GPIO_s1_agent.m0/Arduino_GPIO_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Arduino_GPIO_s1_agent.rf_source} {Arduino_GPIO_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Arduino_GPIO_s1_agent_rsp_fifo.out} {Arduino_GPIO_s1_agent.rf_sink} {avalon_streaming};add_connection {Arduino_GPIO_s1_agent.rdata_fifo_src} {Arduino_GPIO_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Arduino_Reset_N_s1_agent.m0} {Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Arduino_Reset_N_s1_agent.m0/Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Arduino_Reset_N_s1_agent.m0/Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Arduino_Reset_N_s1_agent.m0/Arduino_Reset_N_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Arduino_Reset_N_s1_agent.rf_source} {Arduino_Reset_N_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Arduino_Reset_N_s1_agent_rsp_fifo.out} {Arduino_Reset_N_s1_agent.rf_sink} {avalon_streaming};add_connection {Arduino_Reset_N_s1_agent.rdata_fifo_src} {Arduino_Reset_N_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Expansion_JP1_0_s1_agent.m0} {Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP1_0_s1_agent.m0/Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP1_0_s1_agent.m0/Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP1_0_s1_agent.m0/Expansion_JP1_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP1_0_s1_agent.rf_source} {Expansion_JP1_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP1_0_s1_agent_rsp_fifo.out} {Expansion_JP1_0_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP1_0_s1_agent.rdata_fifo_src} {Expansion_JP1_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent.m0} {HEX3_HEX0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX3_HEX0_s1_agent.rf_source} {HEX3_HEX0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent_rsp_fifo.out} {HEX3_HEX0_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent.rdata_fifo_src} {HEX3_HEX0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent.m0} {HEX5_HEX4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX5_HEX4_s1_agent.rf_source} {HEX5_HEX4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent_rsp_fifo.out} {HEX5_HEX4_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent.rdata_fifo_src} {HEX5_HEX4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.m0} {Interval_Timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_s1_agent.rf_source} {Interval_Timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_s1_agent_rsp_fifo.out} {Interval_Timer_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.rdata_fifo_src} {Interval_Timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent.m0} {Interval_Timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_2_s1_agent.rf_source} {Interval_Timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent_rsp_fifo.out} {Interval_Timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent.rdata_fifo_src} {Interval_Timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {LEDs_s1_agent.m0} {LEDs_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LEDs_s1_agent.rf_source} {LEDs_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LEDs_s1_agent_rsp_fifo.out} {LEDs_s1_agent.rf_sink} {avalon_streaming};add_connection {LEDs_s1_agent.rdata_fifo_src} {LEDs_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.m0} {Onchip_SRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s1_agent.rf_source} {Onchip_SRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent_rsp_fifo.out} {Onchip_SRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.rdata_fifo_src} {Onchip_SRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Pushbuttons_s1_agent.m0} {Pushbuttons_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pushbuttons_s1_agent.rf_source} {Pushbuttons_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pushbuttons_s1_agent_rsp_fifo.out} {Pushbuttons_s1_agent.rf_sink} {avalon_streaming};add_connection {Pushbuttons_s1_agent.rdata_fifo_src} {Pushbuttons_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rdata_fifo.out} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Slider_Switches_s1_agent.m0} {Slider_Switches_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Slider_Switches_s1_agent.rf_source} {Slider_Switches_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Slider_Switches_s1_agent_rsp_fifo.out} {Slider_Switches_s1_agent.rf_sink} {avalon_streaming};add_connection {Slider_Switches_s1_agent.rdata_fifo_src} {Slider_Switches_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Expansion_JP1_1_s1_agent.m0} {Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP1_1_s1_agent.m0/Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP1_1_s1_agent.m0/Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP1_1_s1_agent.m0/Expansion_JP1_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP1_1_s1_agent.rf_source} {Expansion_JP1_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP1_1_s1_agent_rsp_fifo.out} {Expansion_JP1_1_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP1_1_s1_agent.rdata_fifo_src} {Expansion_JP1_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {VexRiscvAvalon_0_data_bus_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_agent.cp/router.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_instruction_bus_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_instruction_bus_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {ADC_adc_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {ADC_adc_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_control_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {SysID_control_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {VexRiscvAvalon_0_irq_controller_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_irq_controller_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_control_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {VGA_Subsystem_rgb_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_rgb_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {Arduino_GPIO_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {Arduino_GPIO_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {Arduino_Reset_N_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {Arduino_Reset_N_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {Expansion_JP1_0_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_0_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {HEX3_HEX0_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {HEX3_HEX0_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {HEX5_HEX4_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {HEX5_HEX4_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {Interval_Timer_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {Interval_Timer_2_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_2_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {LEDs_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {LEDs_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {Pushbuttons_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {Pushbuttons_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {Slider_Switches_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {Slider_Switches_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {Expansion_JP1_1_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_1_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {router.src} {VexRiscvAvalon_0_data_bus_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/VexRiscvAvalon_0_data_bus_limiter.cmd_sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_data_bus_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {VexRiscvAvalon_0_data_bus_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/VexRiscvAvalon_0_data_bus_limiter.rsp_sink} {qsys_mm.response};add_connection {VexRiscvAvalon_0_data_bus_limiter.rsp_src} {VexRiscvAvalon_0_data_bus_agent.rp} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_limiter.rsp_src/VexRiscvAvalon_0_data_bus_agent.rp} {qsys_mm.response};add_connection {router_001.src} {JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_to_FPGA_Bridge_master_limiter.rsp_src} {JTAG_to_FPGA_Bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.rsp_src/JTAG_to_FPGA_Bridge_master_agent.rp} {qsys_mm.response};add_connection {router_003.src} {VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_master_limiter.rsp_src} {VGA_Subsystem_pixel_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.rsp_src/VGA_Subsystem_pixel_dma_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {ADC_adc_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ADC_adc_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {ADC_adc_slave_burst_adapter.source0} {ADC_adc_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ADC_adc_slave_burst_adapter.source0/ADC_adc_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.source0} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.source0/Accelerometer_avalon_accelerometer_spi_mode_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {JTAG_UART_avalon_jtag_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/JTAG_UART_avalon_jtag_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_burst_adapter.source0} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_burst_adapter.source0/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {VGA_Subsystem_char_buffer_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/VGA_Subsystem_char_buffer_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_control_slave_burst_adapter.source0} {VGA_Subsystem_char_buffer_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_control_slave_burst_adapter.source0/VGA_Subsystem_char_buffer_control_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_004.src} {VGA_Subsystem_char_buffer_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/VGA_Subsystem_char_buffer_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_slave_burst_adapter.source0} {VGA_Subsystem_char_buffer_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_slave_burst_adapter.source0/VGA_Subsystem_char_buffer_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {SysID_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/SysID_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {SysID_control_slave_burst_adapter.source0} {SysID_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_burst_adapter.source0/SysID_control_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {VexRiscvAvalon_0_irq_controller_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/VexRiscvAvalon_0_irq_controller_burst_adapter.sink0} {qsys_mm.command};add_connection {VexRiscvAvalon_0_irq_controller_burst_adapter.source0} {VexRiscvAvalon_0_irq_controller_agent.cp} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_irq_controller_burst_adapter.source0/VexRiscvAvalon_0_irq_controller_agent.cp} {qsys_mm.command};add_connection {cmd_mux_007.src} {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/VGA_Subsystem_pixel_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.source0} {VGA_Subsystem_pixel_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.source0/VGA_Subsystem_pixel_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_008.src} {VGA_Subsystem_rgb_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/VGA_Subsystem_rgb_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {VGA_Subsystem_rgb_slave_burst_adapter.source0} {VGA_Subsystem_rgb_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_rgb_slave_burst_adapter.source0/VGA_Subsystem_rgb_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {Arduino_GPIO_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/Arduino_GPIO_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Arduino_GPIO_s1_burst_adapter.source0} {Arduino_GPIO_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Arduino_GPIO_s1_burst_adapter.source0/Arduino_GPIO_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_010.src} {Arduino_Reset_N_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/Arduino_Reset_N_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Arduino_Reset_N_s1_burst_adapter.source0} {Arduino_Reset_N_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Arduino_Reset_N_s1_burst_adapter.source0/Arduino_Reset_N_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_011.src} {Expansion_JP1_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/Expansion_JP1_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Expansion_JP1_0_s1_burst_adapter.source0} {Expansion_JP1_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_0_s1_burst_adapter.source0/Expansion_JP1_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_012.src} {HEX3_HEX0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/HEX3_HEX0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {HEX3_HEX0_s1_burst_adapter.source0} {HEX3_HEX0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {HEX3_HEX0_s1_burst_adapter.source0/HEX3_HEX0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_013.src} {HEX5_HEX4_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/HEX5_HEX4_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {HEX5_HEX4_s1_burst_adapter.source0} {HEX5_HEX4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {HEX5_HEX4_s1_burst_adapter.source0/HEX5_HEX4_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_014.src} {Interval_Timer_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/Interval_Timer_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Interval_Timer_s1_burst_adapter.source0} {Interval_Timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_burst_adapter.source0/Interval_Timer_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_015.src} {Interval_Timer_2_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/Interval_Timer_2_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Interval_Timer_2_s1_burst_adapter.source0} {Interval_Timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Interval_Timer_2_s1_burst_adapter.source0/Interval_Timer_2_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_016.src} {LEDs_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/LEDs_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {LEDs_s1_burst_adapter.source0} {LEDs_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {LEDs_s1_burst_adapter.source0/LEDs_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_017.src} {Onchip_SRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/Onchip_SRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Onchip_SRAM_s1_burst_adapter.source0} {Onchip_SRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_burst_adapter.source0/Onchip_SRAM_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_018.src} {Pushbuttons_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/Pushbuttons_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Pushbuttons_s1_burst_adapter.source0} {Pushbuttons_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Pushbuttons_s1_burst_adapter.source0/Pushbuttons_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_019.src} {SDRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/SDRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {SDRAM_s1_burst_adapter.source0} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_burst_adapter.source0/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_020.src} {Slider_Switches_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/Slider_Switches_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Slider_Switches_s1_burst_adapter.source0} {Slider_Switches_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Slider_Switches_s1_burst_adapter.source0/Slider_Switches_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_021.src} {Expansion_JP1_1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/Expansion_JP1_1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {Expansion_JP1_1_s1_burst_adapter.source0} {Expansion_JP1_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_1_s1_burst_adapter.source0/Expansion_JP1_1_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_022.src} {Onchip_SRAM_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/Onchip_SRAM_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {Onchip_SRAM_s2_burst_adapter.source0} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_burst_adapter.source0/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src10} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src11} {cmd_mux_011.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/cmd_mux_011.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src12} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src13} {cmd_mux_013.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/cmd_mux_013.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src14} {cmd_mux_014.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/cmd_mux_014.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src15} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/cmd_mux_015.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src16} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src17} {cmd_mux_017.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/cmd_mux_017.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src18} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/cmd_mux_018.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src20} {cmd_mux_020.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src20/cmd_mux_020.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src21} {cmd_mux_021.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src21/cmd_mux_021.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_019.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_019.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_007.src1} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_009.src1} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src1/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_011.src1} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src1/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_013.src1} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src1/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_014.src1} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src1/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_015.src1} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/rsp_mux_001.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_017.src1} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src1/rsp_mux_001.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_018.src1} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/rsp_mux_001.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_020.src1} {rsp_mux_001.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src1/rsp_mux_001.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_021.src1} {rsp_mux_001.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src1/rsp_mux_001.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {cmd_demux.src1} {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src19} {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src19/JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_019.sink1} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_019.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_019.sink2} {avalon_streaming};preview_set_connection_tag {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_019.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src1} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src} {cmd_mux_022.sink1} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src/cmd_mux_022.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_019.src0} {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.src/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_019.src1} {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src1/SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src} {rsp_mux_001.sink19} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.src/rsp_mux_001.sink19} {qsys_mm.response};add_connection {rsp_demux_019.src2} {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src2/SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.src} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.src/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_022.src1} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src1/Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src/rsp_mux_003.sink1} {qsys_mm.response};add_connection {VexRiscvAvalon_0_data_bus_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_instruction_bus_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_instruction_bus_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_limiter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_limiter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_limiter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {ADC_adc_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SysID_control_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_irq_controller_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_GPIO_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Arduino_Reset_N_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_0_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {LEDs_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Pushbuttons_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Slider_Switches_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Expansion_JP1_1_s1_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_burst_adapter.cr0_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.clk_reset} {reset};add_connection {VexRiscvAvalon_0_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_instruction_bus_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_instruction_bus_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rdata_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_irq_controller_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_GPIO_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Arduino_Reset_N_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_0_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_1_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VexRiscvAvalon_0_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.clk} {clock};add_interface {System_PLL_sys_clk} {clock} {slave};set_interface_property {System_PLL_sys_clk} {EXPORT_OF} {System_PLL_sys_clk_clock_bridge.in_clk};add_interface {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.in_reset};add_interface {VexRiscvAvalon_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {VexRiscvAvalon_0_reset_reset_bridge_in_reset} {EXPORT_OF} {VexRiscvAvalon_0_reset_reset_bridge.in_reset};add_interface {JTAG_to_FPGA_Bridge_master} {avalon} {slave};set_interface_property {JTAG_to_FPGA_Bridge_master} {EXPORT_OF} {JTAG_to_FPGA_Bridge_master_translator.avalon_anti_master_0};add_interface {VexRiscvAvalon_0_data_bus} {avalon} {slave};set_interface_property {VexRiscvAvalon_0_data_bus} {EXPORT_OF} {VexRiscvAvalon_0_data_bus_translator.avalon_anti_master_0};add_interface {VexRiscvAvalon_0_instruction_bus} {avalon} {slave};set_interface_property {VexRiscvAvalon_0_instruction_bus} {EXPORT_OF} {VexRiscvAvalon_0_instruction_bus_translator.avalon_anti_master_0};add_interface {VGA_Subsystem_pixel_dma_master} {avalon} {slave};set_interface_property {VGA_Subsystem_pixel_dma_master} {EXPORT_OF} {VGA_Subsystem_pixel_dma_master_translator.avalon_anti_master_0};add_interface {Accelerometer_avalon_accelerometer_spi_mode_slave} {avalon} {master};set_interface_property {Accelerometer_avalon_accelerometer_spi_mode_slave} {EXPORT_OF} {Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_anti_slave_0};add_interface {ADC_adc_slave} {avalon} {master};set_interface_property {ADC_adc_slave} {EXPORT_OF} {ADC_adc_slave_translator.avalon_anti_slave_0};add_interface {Arduino_GPIO_s1} {avalon} {master};set_interface_property {Arduino_GPIO_s1} {EXPORT_OF} {Arduino_GPIO_s1_translator.avalon_anti_slave_0};add_interface {Arduino_Reset_N_s1} {avalon} {master};set_interface_property {Arduino_Reset_N_s1} {EXPORT_OF} {Arduino_Reset_N_s1_translator.avalon_anti_slave_0};add_interface {Expansion_JP1_0_s1} {avalon} {master};set_interface_property {Expansion_JP1_0_s1} {EXPORT_OF} {Expansion_JP1_0_s1_translator.avalon_anti_slave_0};add_interface {Expansion_JP1_1_s1} {avalon} {master};set_interface_property {Expansion_JP1_1_s1} {EXPORT_OF} {Expansion_JP1_1_s1_translator.avalon_anti_slave_0};add_interface {HEX3_HEX0_s1} {avalon} {master};set_interface_property {HEX3_HEX0_s1} {EXPORT_OF} {HEX3_HEX0_s1_translator.avalon_anti_slave_0};add_interface {HEX5_HEX4_s1} {avalon} {master};set_interface_property {HEX5_HEX4_s1} {EXPORT_OF} {HEX5_HEX4_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_s1} {avalon} {master};set_interface_property {Interval_Timer_s1} {EXPORT_OF} {Interval_Timer_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_2_s1} {avalon} {master};set_interface_property {Interval_Timer_2_s1} {EXPORT_OF} {Interval_Timer_2_s1_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {LEDs_s1} {avalon} {master};set_interface_property {LEDs_s1} {EXPORT_OF} {LEDs_s1_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s1} {avalon} {master};set_interface_property {Onchip_SRAM_s1} {EXPORT_OF} {Onchip_SRAM_s1_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};add_interface {Pushbuttons_s1} {avalon} {master};set_interface_property {Pushbuttons_s1} {EXPORT_OF} {Pushbuttons_s1_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {Slider_Switches_s1} {avalon} {master};set_interface_property {Slider_Switches_s1} {EXPORT_OF} {Slider_Switches_s1_translator.avalon_anti_slave_0};add_interface {SysID_control_slave} {avalon} {master};set_interface_property {SysID_control_slave} {EXPORT_OF} {SysID_control_slave_translator.avalon_anti_slave_0};add_interface {VexRiscvAvalon_0_irq_controller} {avalon} {master};set_interface_property {VexRiscvAvalon_0_irq_controller} {EXPORT_OF} {VexRiscvAvalon_0_irq_controller_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_control_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_pixel_dma_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_pixel_dma_control_slave} {EXPORT_OF} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_rgb_slave} {avalon} {master};set_interface_property {VGA_Subsystem_rgb_slave} {EXPORT_OF} {VGA_Subsystem_rgb_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ADC.adc_slave} {0};set_module_assignment {interconnect_id.Accelerometer.avalon_accelerometer_spi_mode_slave} {1};set_module_assignment {interconnect_id.Arduino_GPIO.s1} {2};set_module_assignment {interconnect_id.Arduino_Reset_N.s1} {3};set_module_assignment {interconnect_id.Expansion_JP1_0.s1} {4};set_module_assignment {interconnect_id.Expansion_JP1_1.s1} {5};set_module_assignment {interconnect_id.HEX3_HEX0.s1} {6};set_module_assignment {interconnect_id.HEX5_HEX4.s1} {7};set_module_assignment {interconnect_id.Interval_Timer.s1} {8};set_module_assignment {interconnect_id.Interval_Timer_2.s1} {9};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {10};set_module_assignment {interconnect_id.JTAG_to_FPGA_Bridge.master} {0};set_module_assignment {interconnect_id.LEDs.s1} {11};set_module_assignment {interconnect_id.Onchip_SRAM.s1} {12};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {13};set_module_assignment {interconnect_id.Pushbuttons.s1} {14};set_module_assignment {interconnect_id.SDRAM.s1} {15};set_module_assignment {interconnect_id.Slider_Switches.s1} {16};set_module_assignment {interconnect_id.SysID.control_slave} {17};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_control_slave} {18};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_slave} {19};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_control_slave} {20};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_master} {1};set_module_assignment {interconnect_id.VGA_Subsystem.rgb_slave} {21};set_module_assignment {interconnect_id.VexRiscvAvalon_0.data_bus} {2};set_module_assignment {interconnect_id.VexRiscvAvalon_0.instruction_bus} {3};set_module_assignment {interconnect_id.VexRiscvAvalon_0.irq_controller} {22};" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 26 starting:altera_mm_interconnect "submodules/Computer_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>200</b> modules, <b>714</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.037s/0.065s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.267s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.105s/0.283s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.004s/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.024s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.025s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.001s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.018s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.023s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.021s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.034s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.023s/0.039s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.020s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.023s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>223</b> modules, <b>783</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_026</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 150 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 148 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 147 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 146 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 145 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 127 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 124 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_026"</message>
   <message level="Info" culprit="router_026"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_026</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 123 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>VexRiscvAvalon_0_data_bus_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 120 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ADC_adc_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ADC_adc_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 97 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 95 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 94 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 93 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 92 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 74 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_019"</message>
   <message level="Info" culprit="cmd_mux_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_019</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 69 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 51 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_019"</message>
   <message level="Info" culprit="rsp_demux_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 47 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 44 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_019"><![CDATA["<b>avalon_st_adapter_019</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_019</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:21.1:AUTO_DEVICE_FAMILY=MAX 10,IRQ_MAP=0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,NUM_RCVRS=8,SENDER_IRQ_WIDTH=32"
   instancePathKey="Computer_System:.:irq_mapper"
   kind="altera_irq_mapper"
   version="21.1"
   name="Computer_System_irq_mapper">
  <parameter name="NUM_RCVRS" value="8" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 245 starting:altera_irq_mapper "submodules/Computer_System_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:21.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Computer_System:.:rst_controller"
   kind="altera_reset_controller"
   version="21.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="rst_controller" />
  <instantiator
     instantiator="Computer_System_JTAG_to_FPGA_Bridge"
     as="rst_controller" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem"
     as="rst_controller,rst_controller_001" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="21.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_JTAG_to_FPGA_Bridge"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 243 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:timing_adt"
   kind="timing_adapter"
   version="21.1"
   name="Computer_System_JTAG_to_FPGA_Bridge_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 242 starting:timing_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="21.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="fifo" />
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_agent_rsp_fifo,Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo,JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo,VGA_Subsystem_char_buffer_slave_agent_rsp_fifo,SysID_control_slave_agent_rsp_fifo,VexRiscvAvalon_0_irq_controller_agent_rsp_fifo,VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo,VGA_Subsystem_rgb_slave_agent_rsp_fifo,Arduino_GPIO_s1_agent_rsp_fifo,Arduino_Reset_N_s1_agent_rsp_fifo,Expansion_JP1_0_s1_agent_rsp_fifo,HEX3_HEX0_s1_agent_rsp_fifo,HEX5_HEX4_s1_agent_rsp_fifo,Interval_Timer_s1_agent_rsp_fifo,Interval_Timer_2_s1_agent_rsp_fifo,LEDs_s1_agent_rsp_fifo,Onchip_SRAM_s1_agent_rsp_fifo,Pushbuttons_s1_agent_rsp_fifo,SDRAM_s1_agent_rsp_fifo,SDRAM_s1_agent_rdata_fifo,Slider_Switches_s1_agent_rsp_fifo,Expansion_JP1_1_s1_agent_rsp_fifo,Onchip_SRAM_s2_agent_rsp_fifo" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="21.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="b2p" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 240 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="21.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="p2b" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 239 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="21.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="transacto" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 238 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:b2p_adapter"
   kind="channel_adapter"
   version="21.1"
   name="Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 237 starting:channel_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="Computer_System:.:JTAG_to_FPGA_Bridge:.:p2b_adapter"
   kind="channel_adapter"
   version="21.1"
   name="Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_JTAG_to_FPGA_Bridge" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 236 starting:channel_adapter "submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_altpll:18.0:DEVICE_FAMILY=MAX 10,OUTCLK0_DIV=1,OUTCLK0_MULT=2,OUTCLK1_DIV=1,OUTCLK1_MULT=2,OUTCLK2_DIV=1,OUTCLK2_MULT=2,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=MAX 10,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM)"
   instancePathKey="Computer_System:.:System_PLL:.:sys_pll"
   kind="altera_up_altpll"
   version="18.0"
   name="altera_up_altpll">
  <parameter name="OUTCLK0_DIV" value="1" />
  <parameter name="OUTCLK2_MULT" value="2" />
  <parameter name="PHASE_SHIFT" value="-3000" />
  <parameter name="OUTCLK1_DIV" value="1" />
  <parameter name="OUTCLK0_MULT" value="2" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="video_in" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="gui_device_family" value="MAX 10" />
  <parameter name="OUTCLK2_DIV" value="1" />
  <parameter name="OUTCLK1_MULT" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_System_PLL" as="sys_pll" />
  <instantiator instantiator="Computer_System_Video_PLL" as="video_pll" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:18.0:"
   instancePathKey="Computer_System:.:System_PLL:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="18.0"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_System_PLL" as="reset_from_locked" />
  <instantiator instantiator="Computer_System_Video_PLL" as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Char_Buf_Subsystem:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1666735920,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem_Char_Buf_Subsystem(altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,colour_format=1-bit Black/White)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8)(altera_avalon_onchip_memory2:21.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=MAX 10,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=0,color=0,color_bits=10,color_planes=4)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(avalon:21.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem"
   kind="Char_Buf_Subsystem"
   version="1.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1666735920" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter
     name="AUTO_UNIQUE_ID"
     value="Computer_System_VGA_Subsystem_Char_Buf_Subsystem" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Char_Buf_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="Char_Buf_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 232 starting:Char_Buf_Subsystem "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_Buf_DMA.avalon_dma_master and Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_ascii_to_image</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_change_alpha</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Char_Buf_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>Char_Buf_Subsystem</b> "<b>Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 10 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 9 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 244 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_alpha_blender:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,mode=Simple"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Alpha_Blender"
   kind="altera_up_avalon_video_alpha_blender"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Alpha_Blender">
  <parameter name="mode" value="Simple" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Alpha_Blender" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 239 starting:altera_up_avalon_video_alpha_blender "submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender"</message>
   <message level="Info" culprit="VGA_Alpha_Blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="VGA_Alpha_Blender"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>VGA_Alpha_Blender</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:21.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Controller"
   kind="altera_up_avalon_video_vga_controller"
   version="21.1"
   name="Computer_System_VGA_Subsystem_VGA_Controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="board" value="DE10-Lite" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Controller" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 238 starting:altera_up_avalon_video_vga_controller "submodules/Computer_System_VGA_Subsystem_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=MAX 10,color_bits=10,color_planes=3"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Dual_Clock_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO">
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="100000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Dual_Clock_FIFO" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 237 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Dual_Clock_FIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=true,height=120,mode=From Memory to Stream,start_address=134217728,width=160"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_DMA">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="16" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="start_address" value="134217728" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="width" value="160" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="134217728" />
  <parameter name="height" value="120" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Pixel_DMA" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 236 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA"</message>
   <message level="Info" culprit="VGA_Pixel_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="VGA_Pixel_DMA"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>VGA_Pixel_DMA</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,color_bits=16,color_planes=1"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_FIFO">
  <parameter name="color_bits" value="16" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="100000000" />
  <parameter name="color_planes" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Pixel_FIFO" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 235 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO"</message>
   <message level="Info" culprit="VGA_Pixel_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Pixel_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Pixel_FIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="30-bit RGB" />
  <parameter name="input_bits" value="16" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="16-bit RGB" />
  <parameter name="input_planes" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem"
     as="VGA_Pixel_RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 234 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler"</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>VGA_Pixel_RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=4,color_bits=10,color_planes=3,height_in=120,height_out=480,height_scaling=4,include_channel=false,width_in=160,width_out=640,width_scaling=4"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_Scaler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="channel_size" value="4" />
  <parameter name="color_bits" value="10" />
  <parameter name="height_scaling" value="4" />
  <parameter name="include_channel" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="width_out" value="640" />
  <parameter name="height_in" value="120" />
  <parameter name="width_scaling" value="4" />
  <parameter name="color_planes" value="3" />
  <parameter name="width_in" value="160" />
  <parameter name="height_out" value="480" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Pixel_Scaler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 233 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler"</message>
   <message level="Info" culprit="VGA_Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="VGA_Pixel_Scaler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>VGA_Pixel_Scaler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=4,inDataWidth=30,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=30,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:21.1:inBitsPerSymbol=10,inChannelWidth=4,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="Computer_System_VGA_Subsystem_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="4" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="30" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="30" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 232 starting:altera_avalon_st_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:VexRiscvAvalon_0_data_bus_translator"
   kind="altera_merlin_master_translator"
   version="21.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="VexRiscvAvalon_0_data_bus_translator,JTAG_to_FPGA_Bridge_master_translator,VexRiscvAvalon_0_instruction_bus_translator,VGA_Subsystem_pixel_dma_master_translator" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Char_Buf_DMA_avalon_dma_master_translator" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:ADC_adc_slave_translator"
   kind="altera_merlin_slave_translator"
   version="21.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_translator,Accelerometer_avalon_accelerometer_spi_mode_slave_translator,JTAG_UART_avalon_jtag_slave_translator,VGA_Subsystem_char_buffer_control_slave_translator,VGA_Subsystem_char_buffer_slave_translator,SysID_control_slave_translator,VexRiscvAvalon_0_irq_controller_translator,VGA_Subsystem_pixel_dma_control_slave_translator,VGA_Subsystem_rgb_slave_translator,Arduino_GPIO_s1_translator,Arduino_Reset_N_s1_translator,Expansion_JP1_0_s1_translator,HEX3_HEX0_s1_translator,HEX5_HEX4_s1_translator,Interval_Timer_s1_translator,Interval_Timer_2_s1_translator,LEDs_s1_translator,Onchip_SRAM_s1_translator,Pushbuttons_s1_translator,SDRAM_s1_translator,Slider_Switches_s1_translator,Expansion_JP1_1_s1_translator,Onchip_SRAM_s2_translator" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_translator" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Accelerometer_avalon_accelerometer_spi_mode_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204020&quot;
   end=&quot;0x000000000ff204022&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VexRiscvAvalon_0_irq_controller_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204040&quot;
   end=&quot;0x000000000ff204080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Arduino_GPIO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Arduino_Reset_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200110&quot;
   end=&quot;0x000000000ff200120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP1_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Expansion_JP1_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:VexRiscvAvalon_0_data_bus_agent"
   kind="altera_merlin_master_agent"
   version="21.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="VexRiscvAvalon_0_data_bus_agent,JTAG_to_FPGA_Bridge_master_agent,VexRiscvAvalon_0_instruction_bus_agent,VGA_Subsystem_pixel_dma_master_agent" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Char_Buf_DMA_avalon_dma_master_agent" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:ADC_adc_slave_agent"
   kind="altera_merlin_slave_agent"
   version="21.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_agent,Accelerometer_avalon_accelerometer_spi_mode_slave_agent,JTAG_UART_avalon_jtag_slave_agent,VGA_Subsystem_char_buffer_control_slave_agent,VGA_Subsystem_char_buffer_slave_agent,SysID_control_slave_agent,VexRiscvAvalon_0_irq_controller_agent,VGA_Subsystem_pixel_dma_control_slave_agent,VGA_Subsystem_rgb_slave_agent,Arduino_GPIO_s1_agent,Arduino_Reset_N_s1_agent,Expansion_JP1_0_s1_agent,HEX3_HEX0_s1_agent,HEX5_HEX4_s1_agent,Interval_Timer_s1_agent,Interval_Timer_2_s1_agent,LEDs_s1_agent,Onchip_SRAM_s1_agent,Pushbuttons_s1_agent,SDRAM_s1_agent,Slider_Switches_s1_agent,Expansion_JP1_1_s1_agent,Onchip_SRAM_s2_agent" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_agent" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=0010000000000000000000,0000100000000000000000,0000000000000000010000,0000010000000000000000,0000000001000000000000,0000000010000000000000,0100000000000000000000,0001000000000000000000,0000000000100000000000,1000000000000000000000,0000000000001000000000,0000000000010000000000,0000000000000000000100,0000000100000000000000,0000001000000000000000,0000000000000000100000,0000000000000100000000,0000000000000010000000,0000000000000000001000,0000000000000000000001,0000000000000000000010,0000000000000001000000,DECODER_TYPE=0,DEFAULT_CHANNEL=19,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,12,19,11,6,7,16,14,4,5,2,3,10,9,8,17,21,20,18,0,1,22,END_ADDRESS=0x4000000,0x8010000,0x9002000,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200110,0xff200120,0xff201008,0xff202020,0xff202040,0xff202048,0xff203014,0xff203030,0xff203040,0xff204020,0xff204022,0xff204080,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=15:0010000000000000000000:0x0:0x4000000:both:1:0:0:1,12:0000100000000000000000:0x8000000:0x8010000:both:1:0:0:1,19:0000000000000000010000:0x9000000:0x9002000:both:1:0:0:1,11:0000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,6:0000000001000000000000:0xff200020:0xff200030:both:1:0:0:1,7:0000000010000000000000:0xff200030:0xff200040:both:1:0:0:1,16:0100000000000000000000:0xff200040:0xff200050:read:1:0:0:1,14:0001000000000000000000:0xff200050:0xff200060:both:1:0:0:1,4:0000000000100000000000:0xff200060:0xff200070:both:1:0:0:1,5:1000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,2:0000000000001000000000:0xff200100:0xff200110:both:1:0:0:1,3:0000000000010000000000:0xff200110:0xff200120:both:1:0:0:1,10:0000000000000000000100:0xff201000:0xff201008:both:1:0:0:1,9:0000000100000000000000:0xff202000:0xff202020:both:1:0:0:1,8:0000001000000000000000:0xff202020:0xff202040:both:1:0:0:1,17:0000000000000000100000:0xff202040:0xff202048:read:1:0:0:1,21:0000000000000100000000:0xff203010:0xff203014:read:1:0:0:1,20:0000000000000010000000:0xff203020:0xff203030:both:1:0:0:1,18:0000000000000000001000:0xff203030:0xff203040:both:1:0:0:1,0:0000000000000000000001:0xff204000:0xff204020:both:1:0:0:1,1:0000000000000000000010:0xff204020:0xff204022:both:1:0:0:1,22:0000000000000001000000:0xff204040:0xff204080:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x9000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200110,0xff201000,0xff202000,0xff202020,0xff202040,0xff203010,0xff203020,0xff203030,0xff204000,0xff204020,0xff204040,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,read,read,both,both,both,both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x8000000,0x9000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200110,0xff201000,0xff202000,0xff202020,0xff202040,0xff203010,0xff203020,0xff203030,0xff204000,0xff204020,0xff204040" />
  <parameter name="DEFAULT_CHANNEL" value="19" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="15:0010000000000000000000:0x0:0x4000000:both:1:0:0:1,12:0000100000000000000000:0x8000000:0x8010000:both:1:0:0:1,19:0000000000000000010000:0x9000000:0x9002000:both:1:0:0:1,11:0000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,6:0000000001000000000000:0xff200020:0xff200030:both:1:0:0:1,7:0000000010000000000000:0xff200030:0xff200040:both:1:0:0:1,16:0100000000000000000000:0xff200040:0xff200050:read:1:0:0:1,14:0001000000000000000000:0xff200050:0xff200060:both:1:0:0:1,4:0000000000100000000000:0xff200060:0xff200070:both:1:0:0:1,5:1000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,2:0000000000001000000000:0xff200100:0xff200110:both:1:0:0:1,3:0000000000010000000000:0xff200110:0xff200120:both:1:0:0:1,10:0000000000000000000100:0xff201000:0xff201008:both:1:0:0:1,9:0000000100000000000000:0xff202000:0xff202020:both:1:0:0:1,8:0000001000000000000000:0xff202020:0xff202040:both:1:0:0:1,17:0000000000000000100000:0xff202040:0xff202048:read:1:0:0:1,21:0000000000000100000000:0xff203010:0xff203014:read:1:0:0:1,20:0000000000000010000000:0xff203020:0xff203030:both:1:0:0:1,18:0000000000000000001000:0xff203030:0xff203040:both:1:0:0:1,0:0000000000000000000001:0xff204000:0xff204020:both:1:0:0:1,1:0000000000000000000010:0xff204020:0xff204022:both:1:0:0:1,22:0000000000000001000000:0xff204040:0xff204080:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0010000000000000000000,0000100000000000000000,0000000000000000010000,0000010000000000000000,0000000001000000000000,0000000010000000000000,0100000000000000000000,0001000000000000000000,0000000000100000000000,1000000000000000000000,0000000000001000000000,0000000000010000000000,0000000000000000000100,0000000100000000000000,0000001000000000000000,0000000000000000100000,0000000000000100000000,0000000000000010000000,0000000000000000001000,0000000000000000000001,0000000000000000000010,0000000000000001000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,read,read,both,both,both,both,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0x8010000,0x9002000,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200110,0xff200120,0xff201008,0xff202020,0xff202040,0xff202048,0xff203014,0xff203030,0xff203040,0xff204020,0xff204022,0xff204080" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="15" />
  <parameter
     name="DESTINATION_ID"
     value="15,12,19,11,6,7,16,14,4,5,2,3,10,9,8,17,21,20,18,0,1,22" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="router,router_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 150 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,13,END_ADDRESS=0x4000000,0x8010000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=15:01:0x0:0x4000000:both:1:0:0:1,13:10:0x8000000:0x8010000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="15:01:0x0:0x4000000:both:1:0:0:1,13:10:0x8000000:0x8010000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x4000000,0x8010000" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="15" />
  <parameter name="DESTINATION_ID" value="15,13" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 148 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=15,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=15,13,END_ADDRESS=0x4000000,0x8010000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=15:01:0x0:0x4000000:both:1:0:0:1,13:10:0x8000000:0x8010000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=23,ST_DATA_W=95,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="15:01:0x0:0x4000000:both:1:0:0:1,13:10:0x8000000:0x8010000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="81" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="85" />
  <parameter name="END_ADDRESS" value="0x4000000,0x8010000" />
  <parameter name="PKT_PROTECTION_L" value="83" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="15" />
  <parameter name="DESTINATION_ID" value="15,13" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 147 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="router_004,router_006,router_007,router_008,router_009,router_010,router_011,router_012,router_013,router_014,router_015,router_016,router_017,router_018,router_019,router_020,router_021,router_022,router_024,router_025" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 146 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=72,PKT_DEST_ID_L=68,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=86,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="72" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="68" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="76" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 145 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,3,1,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=81,PKT_DEST_ID_L=77,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,0:0010:0x0:0x0:both:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,1:1000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=95,TYPE_OF_TRANSACTION=both,both,read,read"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_023"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router_023">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0001:0x0:0x0:both:1:0:0:1,0:0010:0x0:0x0:both:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,1:1000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="81" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="85" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="83" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,3,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_023" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 127 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=23,ST_DATA_W=113,TYPE_OF_TRANSACTION=read,read"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_026"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_mm_interconnect_0_router_026">
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_026" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 124 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_026"</message>
   <message level="Info" culprit="router_026"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_026</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:21.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=99,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=23,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=23"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:VexRiscvAvalon_0_data_bus_limiter"
   kind="altera_merlin_traffic_limiter"
   version="21.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="VexRiscvAvalon_0_data_bus_limiter,JTAG_to_FPGA_Bridge_master_limiter,VGA_Subsystem_pixel_dma_master_limiter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 123 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>VexRiscvAvalon_0_data_bus_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=80,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=23,ST_DATA_W=113"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:ADC_adc_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="21.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_burst_adapter,Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter,JTAG_UART_avalon_jtag_slave_burst_adapter,VGA_Subsystem_char_buffer_control_slave_burst_adapter,VGA_Subsystem_char_buffer_slave_burst_adapter,SysID_control_slave_burst_adapter,VexRiscvAvalon_0_irq_controller_burst_adapter,VGA_Subsystem_pixel_dma_control_slave_burst_adapter,VGA_Subsystem_rgb_slave_burst_adapter,Arduino_GPIO_s1_burst_adapter,Arduino_Reset_N_s1_burst_adapter,Expansion_JP1_0_s1_burst_adapter,HEX3_HEX0_s1_burst_adapter,HEX5_HEX4_s1_burst_adapter,Interval_Timer_s1_burst_adapter,Interval_Timer_2_s1_burst_adapter,LEDs_s1_burst_adapter,Onchip_SRAM_s1_burst_adapter,Pushbuttons_s1_burst_adapter,SDRAM_s1_burst_adapter,Slider_Switches_s1_burst_adapter,Expansion_JP1_1_s1_burst_adapter,Onchip_SRAM_s2_burst_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 120 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ADC_adc_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ADC_adc_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=22,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=23"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="23" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="22" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 97 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="cmd_demux_002,rsp_demux,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015,rsp_demux_016,rsp_demux_017,rsp_demux_018,rsp_demux_020,rsp_demux_021,rsp_demux_022" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 95 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=95,VALID_WIDTH=23"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="23" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 94 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="cmd_mux,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_016,cmd_mux_017,cmd_mux_018,cmd_mux_020,cmd_mux_021,cmd_mux_022" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 93 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=23,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 92 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=23,ST_DATA_W=95,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_mux_019"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_cmd_mux_019">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_mux_019" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 74 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_019"</message>
   <message level="Info" culprit="cmd_mux_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_019</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=23,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 69 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=4,ST_CHANNEL_W=23,ST_DATA_W=95,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_demux_019"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_rsp_demux_019">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_demux_019" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 51 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_019"</message>
   <message level="Info" culprit="rsp_demux_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_019</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=22,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="22" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 47 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=23,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=23,ST_DATA_W=95,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(94:92) response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:77) src_id(76:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="23" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 44 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=23"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="21.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="85" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="83" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="112" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:68) src_id(67:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:95) src_id(94:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="110" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter,VexRiscvAvalon_0_data_bus_to_SDRAM_s1_cmd_width_adapter,JTAG_to_FPGA_Bridge_master_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter,JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter,VexRiscvAvalon_0_instruction_bus_to_SDRAM_s1_cmd_width_adapter,VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter,Accelerometer_avalon_accelerometer_spi_mode_slave_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter,Accelerometer_avalon_accelerometer_spi_mode_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter,SDRAM_s1_to_VexRiscvAvalon_0_data_bus_rsp_width_adapter,SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter,SDRAM_s1_to_VexRiscvAvalon_0_instruction_bus_rsp_width_adapter,Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_cmd_width_adapter,Onchip_SRAM_s2_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:21.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018,avalon_st_adapter_020,avalon_st_adapter_021,avalon_st_adapter_022" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=10,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=10,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:21.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="10" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:21.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter_019"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_019">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="avalon_st_adapter_019" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_019"><![CDATA["<b>avalon_st_adapter_019</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_019</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,colour_format=1-bit Black/White"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:ASCII_to_Image"
   kind="altera_up_avalon_video_ascii_to_image"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="colour_format" value="1-bit Black/White" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="ASCII_to_Image" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Char_Buf_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="start_address" value="150994944" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="width" value="80" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="150994944" />
  <parameter name="height" value="60" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Char_Buf_DMA" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 10 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Char_Buf_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="40-bit RGBA" />
  <parameter name="input_bits" value="1" />
  <parameter name="output_planes" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="1-bit Black/White" />
  <parameter name="input_planes" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Char_Buf_RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 9 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Char_Buf_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="channel_size" value="6" />
  <parameter name="color_bits" value="8" />
  <parameter name="height_scaling" value="8" />
  <parameter name="include_channel" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="width_out" value="640" />
  <parameter name="height_in" value="60" />
  <parameter name="width_scaling" value="8" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="80" />
  <parameter name="height_out" value="480" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Char_Buf_Scaler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:21.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=MAX 10,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Onchip_SRAM"
   kind="altera_avalon_onchip_memory2"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0" />
  <parameter
     name="autoInitializationFileName"
     value="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter
     name="derived_init_file_name"
     value="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Onchip_SRAM" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/w3ary/AppData/Local/Temp/alt9290_8317812417359749345.dir/0068_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,alpha=0,color=0,color_bits=10,color_planes=4"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Set_Black_Transparent"
   kind="altera_up_avalon_video_change_alpha"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="color" value="0" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="alpha" value="0" />
  <parameter name="color_planes" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Set_Black_Transparent" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {Char_Buf_DMA_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Char_Buf_DMA_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_H} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_L} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_H} {69};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_L} {66};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_H} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_L} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BEGIN_BURST} {58};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_H} {65};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_L} {63};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_H} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_L} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_H} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_L} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_DATA_W} {75};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ID} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x9000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x9002000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {40};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {65};set_instance_parameter_value {router} {PKT_PROTECTION_L} {63};set_instance_parameter_value {router} {PKT_DEST_ID_H} {61};set_instance_parameter_value {router} {PKT_DEST_ID_L} {61};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router} {PKT_TRANS_READ} {44};set_instance_parameter_value {router} {ST_DATA_W} {75};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Char_Buf_DMA_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Sys_Clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0} {Char_Buf_DMA_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Char_Buf_DMA_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Char_Buf_DMA_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Char_Buf_DMA_avalon_dma_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Char_Buf_DMA_avalon_dma_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_cmd_width_adapter.src} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_cmd_width_adapter.src/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {Onchip_SRAM_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/Onchip_SRAM_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_rsp_width_adapter.clk_reset} {reset};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_rsp_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_reset_reset_bridge.clk} {clock};add_interface {Sys_Clk_clk} {clock} {slave};set_interface_property {Sys_Clk_clk} {EXPORT_OF} {Sys_Clk_clk_clock_bridge.in_clk};add_interface {Char_Buf_DMA_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Char_Buf_DMA_reset_reset_bridge_in_reset} {EXPORT_OF} {Char_Buf_DMA_reset_reset_bridge.in_reset};add_interface {Char_Buf_DMA_avalon_dma_master} {avalon} {slave};set_interface_property {Char_Buf_DMA_avalon_dma_master} {EXPORT_OF} {Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Char_Buf_DMA.avalon_dma_master} {0};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {0};(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=56,PKT_ADDR_SIDEBAND_L=56,PKT_BEGIN_BURST=58,PKT_BURSTWRAP_H=50,PKT_BURSTWRAP_L=50,PKT_BURST_SIZE_H=53,PKT_BURST_SIZE_L=51,PKT_BURST_TYPE_H=55,PKT_BURST_TYPE_L=54,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=49,PKT_BYTE_CNT_L=47,PKT_CACHE_H=69,PKT_CACHE_L=66,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=57,PKT_DATA_SIDEBAND_L=57,PKT_DEST_ID_H=61,PKT_DEST_ID_L=61,PKT_ORI_BURST_SIZE_H=74,PKT_ORI_BURST_SIZE_L=72,PKT_PROTECTION_H=65,PKT_PROTECTION_L=63,PKT_QOS_H=59,PKT_QOS_L=59,PKT_RESPONSE_STATUS_H=71,PKT_RESPONSE_STATUS_L=70,PKT_SRC_ID_H=60,PKT_SRC_ID_L=60,PKT_THREAD_ID_H=62,PKT_THREAD_ID_L=62,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_EXCLUSIVE=46,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=75,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x9002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=61,PKT_DEST_ID_L=61,PKT_PROTECTION_H=65,PKT_PROTECTION_L=63,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x9000000:0x9002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x9000000,ST_CHANNEL_W=1,ST_DATA_W=75,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=102,TYPE_OF_TRANSACTION=read)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=75,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=75,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=50,IN_PKT_BURSTWRAP_L=50,IN_PKT_BURST_SIZE_H=53,IN_PKT_BURST_SIZE_L=51,IN_PKT_BURST_TYPE_H=55,IN_PKT_BURST_TYPE_L=54,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=49,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=74,IN_PKT_ORI_BURST_SIZE_L=72,IN_PKT_RESPONSE_STATUS_H=71,IN_PKT_RESPONSE_STATUS_L=70,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_PKT_TRANS_WRITE=43,IN_ST_DATA_W=75,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=101,OUT_PKT_ORI_BURST_SIZE_L=99,OUT_PKT_RESPONSE_STATUS_H=98,OUT_PKT_RESPONSE_STATUS_L=97,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=102,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=101,IN_PKT_ORI_BURST_SIZE_L=99,IN_PKT_RESPONSE_STATUS_H=98,IN_PKT_RESPONSE_STATUS_L=97,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=102,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=53,OUT_PKT_BURST_SIZE_L=51,OUT_PKT_BURST_TYPE_H=55,OUT_PKT_BURST_TYPE_L=54,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=49,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=74,OUT_PKT_ORI_BURST_SIZE_L=72,OUT_PKT_RESPONSE_STATUS_H=71,OUT_PKT_RESPONSE_STATUS_L=70,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=75,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {Char_Buf_DMA_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Char_Buf_DMA_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_H} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_L} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_H} {69};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_L} {66};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_H} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_L} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BEGIN_BURST} {58};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_H} {65};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_L} {63};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_H} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_L} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_H} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_L} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_DATA_W} {75};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ID} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x9000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x9002000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {40};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {65};set_instance_parameter_value {router} {PKT_PROTECTION_L} {63};set_instance_parameter_value {router} {PKT_DEST_ID_H} {61};set_instance_parameter_value {router} {PKT_DEST_ID_L} {61};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router} {PKT_TRANS_READ} {44};set_instance_parameter_value {router} {ST_DATA_W} {75};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Char_Buf_DMA_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Sys_Clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0} {Char_Buf_DMA_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Char_Buf_DMA_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Char_Buf_DMA_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Char_Buf_DMA_avalon_dma_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Char_Buf_DMA_avalon_dma_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_cmd_width_adapter.src} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_cmd_width_adapter.src/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {Onchip_SRAM_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/Onchip_SRAM_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_rsp_width_adapter.clk_reset} {reset};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_rsp_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_reset_reset_bridge.clk} {clock};add_interface {Sys_Clk_clk} {clock} {slave};set_interface_property {Sys_Clk_clk} {EXPORT_OF} {Sys_Clk_clk_clock_bridge.in_clk};add_interface {Char_Buf_DMA_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Char_Buf_DMA_reset_reset_bridge_in_reset} {EXPORT_OF} {Char_Buf_DMA_reset_reset_bridge.in_reset};add_interface {Char_Buf_DMA_avalon_dma_master} {avalon} {slave};set_interface_property {Char_Buf_DMA_avalon_dma_master} {EXPORT_OF} {Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Char_Buf_DMA.avalon_dma_master} {0};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 228 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>VexRiscvAvalon_0_data_bus_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 224 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 201 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="VexRiscvAvalon_0_data_bus_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>VexRiscvAvalon_0_data_bus_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 197 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 241 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 43 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>VexRiscvAvalon_0_data_bus_to_Accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=10,inChannelWidth=4,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:avalon_st_adapter:.:channel_adapter_0"
   kind="channel_adapter"
   version="21.1"
   name="Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="4" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_avalon_st_adapter"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:21.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="21.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:21.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="21.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:21.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter_019:.:error_adapter_0"
   kind="error_adapter"
   version="21.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0_avalon_st_adapter_019"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_019_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_019</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x9002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=61,PKT_DEST_ID_L=61,PKT_PROTECTION_H=65,PKT_PROTECTION_L=63,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x9000000:0x9002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x9000000,ST_CHANNEL_W=1,ST_DATA_W=75,TYPE_OF_TRANSACTION=both"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x9000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x9000000:0x9002000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="61" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="61" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="65" />
  <parameter name="END_ADDRESS" value="0x9002000" />
  <parameter name="PKT_PROTECTION_L" value="63" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=102,TYPE_OF_TRANSACTION=read"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="router_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=75,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/w3ary/Documents/riscv/de10lite-computer-riscv/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
