#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  3 17:13:18 2025
# Process ID: 18528
# Current directory: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2476 D:\FPGA_Learning_Journey\Pro\EHT_GMII_RGMII___\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 953.875 ; gain = 240.938
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Mar  3 17:15:36 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: gmii_to_rgmii
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1440.914 ; gain = 231.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (1#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (2#1) [D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/gmii_to_rgmii.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.773 ; gain = 279.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.773 ; gain = 279.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.773 ; gain = 279.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1631.035 ; gain = 421.555
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1631.035 ; gain = 660.012
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gmii_to_rgmii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gmii_to_rgmii_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/gmii_to_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gmii_to_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/sim/gmii_to_rgmii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gmii_to_rgmii_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 772ba8a87da04f308a9cd463db9758dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gmii_to_rgmii_tb_behav xil_defaultlib.gmii_to_rgmii_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 772ba8a87da04f308a9cd463db9758dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gmii_to_rgmii_tb_behav xil_defaultlib.gmii_to_rgmii_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/gmii_to_rgmii.v" Line 1. Module gmii_to_rgmii_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.gmii_to_rgmii_default
Compiling module xil_defaultlib.gmii_to_rgmii_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gmii_to_rgmii_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim/xsim.dir/gmii_to_rgmii_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  3 17:20:27 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gmii_to_rgmii_tb_behav -key {Behavioral:sim_1:Functional:gmii_to_rgmii_tb} -tclbatch {gmii_to_rgmii_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source gmii_to_rgmii_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gmii_to_rgmii_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1783.438 ; gain = 18.902
run all
$stop called at time : 2201 ns : File "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/sim/gmii_to_rgmii_tb.v" Line 70
set_property top rgmii_to_gmii [current_fileset]
set_property top rgmii_to_gmii_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name rx_pll -dir d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rx_pll} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT1_REQUESTED_PHASE {90} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {7} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.MMCM_CLKOUT0_PHASE {90.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {125.031} CONFIG.CLKOUT1_PHASE_ERROR {104.065}] [get_ips rx_pll]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rx_pll' to 'rx_pll' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rx_pll'...
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'rx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rx_pll'...
catch { config_ip_cache -export [get_ips -all rx_pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci]
launch_runs -jobs 12 rx_pll_synth_1
[Mon Mar  3 17:57:12 2025] Launched rx_pll_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.runs/rx_pll_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci] -directory D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Mar  3 17:57:27 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgmii_to_gmii' [D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/rgmii_to_gmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (1#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_to_gmii' (2#1) [D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/rgmii_to_gmii.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.781 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 10 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.781 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgmii_to_gmii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rgmii_to_gmii_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/rgmii_to_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_to_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/sim/rgmii_to_gmii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_to_gmii_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 772ba8a87da04f308a9cd463db9758dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgmii_to_gmii_tb_behav xil_defaultlib.rgmii_to_gmii_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 772ba8a87da04f308a9cd463db9758dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgmii_to_gmii_tb_behav xil_defaultlib.rgmii_to_gmii_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/sim/rgmii_to_gmii_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgmii_to_gmii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rgmii_to_gmii_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/rgmii_to_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_to_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/src/sim/rgmii_to_gmii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_to_gmii_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 772ba8a87da04f308a9cd463db9758dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgmii_to_gmii_tb_behav xil_defaultlib.rgmii_to_gmii_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 772ba8a87da04f308a9cd463db9758dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgmii_to_gmii_tb_behav xil_defaultlib.rgmii_to_gmii_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.rgmii_to_gmii_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=7,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.rx_pll_clk_wiz
Compiling module xil_defaultlib.rx_pll
Compiling module xil_defaultlib.rgmii_to_gmii_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgmii_to_gmii_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim/xsim.dir/rgmii_to_gmii_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  3 17:59:27 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgmii_to_gmii_tb_behav -key {Behavioral:sim_1:Functional:rgmii_to_gmii_tb} -tclbatch {rgmii_to_gmii_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source rgmii_to_gmii_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgmii_to_gmii_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project project D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project -part xc7a35tfgg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 21:21:10 2025...
