Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Projects_SisDigAva/P20_Verilog_Gates/Gates_vtf_isim_beh.exe -prj D:/Projects_SisDigAva/P20_Verilog_Gates/Gates_vtf_beh.prj work.Gates_vtf work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects_SisDigAva/P20_Verilog_Gates/Gates.v" into library work
Analyzing Verilog file "D:/Projects_SisDigAva/P20_Verilog_Gates/Gates_vtf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120948 KB
Fuse CPU Usage: 577 ms
Compiling module Gates
Compiling module Gates_vtf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Projects_SisDigAva/P20_Verilog_Gates/Gates_vtf_isim_beh.exe
Fuse Memory Usage: 125540 KB
Fuse CPU Usage: 748 ms
