// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _run_classification_HH_
#define _run_classification_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "NeuralNetwork_muldEe.h"
#include "NeuralNetwork_muleOg.h"
#include "NeuralNetwork_macfYi.h"
#include "NeuralNetwork_macg8j.h"
#include "run_classificatiobkb.h"

namespace ap_rtl {

struct run_classification : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<8> > bias_s_address0;
    sc_out< sc_logic > bias_s_ce0;
    sc_in< sc_lv<8> > bias_s_q0;
    sc_out< sc_lv<14> > weights_s_address0;
    sc_out< sc_logic > weights_s_ce0;
    sc_in< sc_lv<8> > weights_s_q0;
    sc_out< sc_lv<8> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    run_classification(sc_module_name name);
    SC_HAS_PROCESS(run_classification);

    ~run_classification();

    sc_trace_file* mVcdFile;

    run_classificatiobkb* resArray1_U;
    run_classificatiobkb* resArray2_U;
    NeuralNetwork_muldEe<1,2,32,8,32>* NeuralNetwork_muldEe_U0;
    NeuralNetwork_muldEe<1,2,32,8,32>* NeuralNetwork_muldEe_U1;
    NeuralNetwork_muleOg<1,2,8,32,32>* NeuralNetwork_muleOg_U2;
    NeuralNetwork_macfYi<1,1,7,8,7,13>* NeuralNetwork_macfYi_U3;
    NeuralNetwork_macg8j<1,1,7,8,13,14>* NeuralNetwork_macg8j_U4;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > resArray1_address0;
    sc_signal< sc_logic > resArray1_ce0;
    sc_signal< sc_logic > resArray1_we0;
    sc_signal< sc_lv<32> > resArray1_d0;
    sc_signal< sc_lv<32> > resArray1_q0;
    sc_signal< sc_lv<7> > resArray2_address0;
    sc_signal< sc_logic > resArray2_ce0;
    sc_signal< sc_logic > resArray2_we0;
    sc_signal< sc_lv<32> > resArray2_d0;
    sc_signal< sc_lv<32> > resArray2_q0;
    sc_signal< sc_lv<13> > indvar_flatten_reg_290;
    sc_signal< sc_lv<7> > outNeurons_1_i1_reg_301;
    sc_signal< sc_lv<7> > inNeurons_0_i1_reg_312;
    sc_signal< sc_lv<13> > indvar_flatten1_reg_345;
    sc_signal< sc_lv<7> > outNeurons_1_i3_reg_356;
    sc_signal< sc_lv<7> > inNeurons_0_i6_reg_367;
    sc_signal< sc_lv<10> > indvar_flatten2_reg_400;
    sc_signal< sc_lv<4> > outNeurons_1_i_reg_411;
    sc_signal< sc_lv<7> > inNeurons_0_i_reg_422;
    sc_signal< sc_lv<8> > reg_466;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1020;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state17_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage1_iter2;
    sc_signal< bool > ap_block_pp1_stage1_flag00011001;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1113;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_exitcond_flatten1_reg_1113;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state31_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state33_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state35_pp2_stage1_iter2;
    sc_signal< bool > ap_block_pp2_stage1_flag00011001;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1211;
    sc_signal< sc_lv<1> > ap_reg_pp2_iter1_exitcond_flatten2_reg_1211;
    sc_signal< sc_lv<8> > reg_470;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<32> > reg_474;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > tmp_fu_479_p1;
    sc_signal< sc_lv<32> > tmp_reg_1001;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond1_fu_484_p2;
    sc_signal< sc_lv<7> > outNeurons_fu_490_p2;
    sc_signal< sc_lv<7> > outNeurons_reg_1010;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_501_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_1020;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_1020;
    sc_signal< sc_lv<13> > indvar_flatten_next_fu_507_p2;
    sc_signal< sc_lv<13> > indvar_flatten_next_reg_1024;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<7> > inNeurons_0_i1_mid2_fu_519_p3;
    sc_signal< sc_lv<7> > inNeurons_0_i1_mid2_reg_1029;
    sc_signal< sc_lv<7> > tmp_6_mid2_v_fu_533_p3;
    sc_signal< sc_lv<7> > tmp_6_mid2_v_reg_1036;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter1_tmp_6_mid2_v_reg_1036;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_flag00011001;
    sc_signal< sc_lv<7> > inNeurons_fu_555_p2;
    sc_signal< sc_lv<7> > inNeurons_reg_1053;
    sc_signal< sc_lv<32> > input_r_load_reg_1058;
    sc_signal< sc_lv<32> > grp_fu_564_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_1068;
    sc_signal< sc_lv<7> > resArray1_addr_1_reg_1073;
    sc_signal< sc_lv<7> > i_fu_585_p2;
    sc_signal< sc_lv<7> > i_reg_1081;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > resArray1_addr_2_reg_1086;
    sc_signal< sc_lv<1> > exitcond_i1_fu_579_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_604_p1;
    sc_signal< sc_lv<32> > tmp_s_reg_1094;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > exitcond7_fu_608_p2;
    sc_signal< sc_lv<7> > outNeurons_1_fu_614_p2;
    sc_signal< sc_lv<7> > outNeurons_1_reg_1103;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_670_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter2_exitcond_flatten1_reg_1113;
    sc_signal< sc_lv<13> > indvar_flatten_next1_fu_676_p2;
    sc_signal< sc_lv<13> > indvar_flatten_next1_reg_1117;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<7> > inNeurons_0_i6_mid2_fu_688_p3;
    sc_signal< sc_lv<7> > inNeurons_0_i6_mid2_reg_1122;
    sc_signal< sc_lv<7> > tmp_12_mid2_v_fu_702_p3;
    sc_signal< sc_lv<7> > tmp_12_mid2_v_reg_1129;
    sc_signal< sc_lv<7> > ap_reg_pp1_iter1_tmp_12_mid2_v_reg_1129;
    sc_signal< sc_lv<7> > ap_reg_pp1_iter2_tmp_12_mid2_v_reg_1129;
    sc_signal< sc_lv<13> > tmp23_cast_mid2_v_fu_713_p2;
    sc_signal< sc_lv<13> > tmp23_cast_mid2_v_reg_1136;
    sc_signal< sc_lv<7> > inNeurons_1_fu_719_p2;
    sc_signal< sc_lv<7> > inNeurons_1_reg_1141;
    sc_signal< sc_lv<32> > grp_fu_742_p2;
    sc_signal< sc_lv<32> > tmp_13_reg_1161;
    sc_signal< sc_lv<7> > resArray2_addr_1_reg_1166;
    sc_signal< sc_lv<7> > i_1_fu_764_p2;
    sc_signal< sc_lv<7> > i_1_reg_1174;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<7> > resArray2_addr_2_reg_1179;
    sc_signal< sc_lv<1> > exitcond_i_fu_758_p2;
    sc_signal< sc_lv<32> > tmp_17_fu_783_p1;
    sc_signal< sc_lv<32> > tmp_17_reg_1187;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > exitcond4_fu_787_p2;
    sc_signal< sc_lv<4> > outNeurons_3_fu_793_p2;
    sc_signal< sc_lv<4> > outNeurons_3_reg_1196;
    sc_signal< sc_lv<16> > tmp_60_i1_fu_818_p2;
    sc_signal< sc_lv<16> > tmp_60_i1_reg_1206;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_828_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter3;
    sc_signal< bool > ap_block_pp2_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp2_iter2_exitcond_flatten2_reg_1211;
    sc_signal< sc_lv<10> > indvar_flatten_next2_fu_834_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next2_reg_1215;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<7> > inNeurons_0_i_mid2_fu_846_p3;
    sc_signal< sc_lv<7> > inNeurons_0_i_mid2_reg_1220;
    sc_signal< sc_lv<4> > tmp_23_mid2_v_fu_860_p3;
    sc_signal< sc_lv<4> > tmp_23_mid2_v_reg_1228;
    sc_signal< sc_lv<4> > ap_reg_pp2_iter1_tmp_23_mid2_v_reg_1228;
    sc_signal< sc_lv<4> > ap_reg_pp2_iter2_tmp_23_mid2_v_reg_1228;
    sc_signal< sc_lv<14> > tmp_49_i1_fu_905_p2;
    sc_signal< sc_lv<14> > tmp_49_i1_reg_1235;
    sc_signal< sc_lv<7> > inNeurons_2_fu_911_p2;
    sc_signal< sc_lv<7> > inNeurons_2_reg_1240;
    sc_signal< sc_lv<32> > resArray2_load_2_reg_1255;
    sc_signal< sc_lv<32> > grp_fu_928_p2;
    sc_signal< sc_lv<32> > tmp_22_reg_1265;
    sc_signal< sc_lv<7> > resArray1_addr_5_reg_1270;
    sc_signal< sc_lv<8> > max_index_cast_fu_943_p1;
    sc_signal< sc_lv<8> > max_index_cast_reg_1275;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<1> > exitcond_fu_947_p2;
    sc_signal< sc_lv<4> > i_2_fu_958_p2;
    sc_signal< sc_lv<4> > i_2_reg_1288;
    sc_signal< sc_lv<32> > max_1_reg_1293;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<32> > max_1_max_0_i_fu_969_p3;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<8> > max_index_max_index_s_fu_976_p3;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage1_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state16;
    sc_signal< bool > ap_block_pp1_stage1_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< bool > ap_block_pp2_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state30;
    sc_signal< bool > ap_block_pp2_stage1_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<7> > outNeurons_0_i2_reg_279;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<13> > indvar_flatten_phi_fu_294_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<7> > outNeurons_1_i1_phi_fu_305_p4;
    sc_signal< sc_lv<7> > inNeurons_0_i1_phi_fu_316_p4;
    sc_signal< sc_lv<7> > i_0_i1_reg_323;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > outNeurons_0_i1_reg_334;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<13> > indvar_flatten1_phi_fu_349_p4;
    sc_signal< bool > ap_block_pp1_stage0_flag00000000;
    sc_signal< sc_lv<7> > outNeurons_1_i3_phi_fu_360_p4;
    sc_signal< sc_lv<7> > inNeurons_0_i6_phi_fu_371_p4;
    sc_signal< sc_lv<7> > i_0_i_reg_378;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > outNeurons_0_i_reg_389;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<10> > indvar_flatten2_phi_fu_404_p4;
    sc_signal< bool > ap_block_pp2_stage0_flag00000000;
    sc_signal< sc_lv<4> > outNeurons_1_i_phi_fu_415_p4;
    sc_signal< sc_lv<7> > inNeurons_0_i_phi_fu_426_p4;
    sc_signal< sc_lv<32> > max_0_i_reg_433;
    sc_signal< sc_lv<8> > max_index_0_i_reg_443;
    sc_signal< sc_lv<4> > max_index_reg_455;
    sc_signal< sc_lv<32> > tmp_49_i_cast_fu_551_p1;
    sc_signal< bool > ap_block_pp0_stage1_flag00000000;
    sc_signal< sc_lv<32> > tmp_9_fu_544_p1;
    sc_signal< sc_lv<32> > tmp_6_mid2_fu_569_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_591_p1;
    sc_signal< sc_lv<32> > tmp_57_i_cast_fu_630_p1;
    sc_signal< sc_lv<32> > tmp_49_i9_cast_fu_734_p1;
    sc_signal< sc_lv<32> > tmp_10_fu_727_p1;
    sc_signal< sc_lv<32> > tmp_12_mid2_fu_748_p1;
    sc_signal< bool > ap_block_pp1_stage1_flag00000000;
    sc_signal< sc_lv<32> > tmp_15_fu_770_p1;
    sc_signal< sc_lv<32> > tmp_57_i1_cast_fu_809_p1;
    sc_signal< sc_lv<32> > tmp_49_i20_cast_fu_920_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_916_p1;
    sc_signal< sc_lv<32> > tmp_23_mid2_fu_933_p1;
    sc_signal< bool > ap_block_pp2_stage1_flag00000000;
    sc_signal< sc_lv<32> > tmp_24_fu_953_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_496_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_573_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_596_p3;
    sc_signal< sc_lv<32> > tmp_18_fu_824_p1;
    sc_signal< sc_lv<32> > tmp_23_fu_937_p2;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<32> > tmp_6_fu_665_p1;
    sc_signal< sc_lv<32> > tmp_14_fu_752_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_775_p3;
    sc_signal< sc_lv<1> > exitcond2_fu_513_p2;
    sc_signal< sc_lv<7> > outNeurons_s_fu_527_p2;
    sc_signal< sc_lv<13> > grp_fu_983_p3;
    sc_signal< sc_lv<8> > neuron_assign_fu_620_p1;
    sc_signal< sc_lv<8> > tmp_57_i_fu_624_p2;
    sc_signal< sc_lv<11> > p_shl_fu_635_p3;
    sc_signal< sc_lv<9> > p_shl1_fu_647_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_643_p1;
    sc_signal< sc_lv<12> > p_shl1_cast_fu_655_p1;
    sc_signal< sc_lv<12> > tmp_60_i_fu_659_p2;
    sc_signal< sc_lv<1> > exitcond3_fu_682_p2;
    sc_signal< sc_lv<7> > outNeurons_2_fu_696_p2;
    sc_signal< sc_lv<13> > tmp23_cast_mid2_v_v_fu_710_p1;
    sc_signal< sc_lv<14> > grp_fu_992_p3;
    sc_signal< sc_lv<8> > neuron_assign_1_fu_799_p1;
    sc_signal< sc_lv<8> > tmp_57_i1_fu_803_p2;
    sc_signal< sc_lv<8> > tmp_60_i1_fu_818_p0;
    sc_signal< sc_lv<1> > exitcond5_fu_840_p2;
    sc_signal< sc_lv<4> > outNeurons_4_fu_854_p2;
    sc_signal< sc_lv<14> > tmp2_mid2_v_fu_868_p1;
    sc_signal< sc_lv<8> > p_shl1_i_fu_884_p3;
    sc_signal< sc_lv<10> > p_shl1_i15_cast_fu_891_p1;
    sc_signal< sc_lv<10> > p_shl_i_fu_877_p3;
    sc_signal< sc_lv<10> > neuronIndex_fu_895_p2;
    sc_signal< sc_lv<14> > tmp_46_i17_cast_fu_901_p1;
    sc_signal< sc_lv<14> > tmp2_mid2_fu_871_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_964_p2;
    sc_signal< sc_lv<7> > grp_fu_983_p0;
    sc_signal< sc_lv<8> > grp_fu_983_p1;
    sc_signal< sc_lv<7> > grp_fu_983_p2;
    sc_signal< sc_lv<7> > grp_fu_992_p0;
    sc_signal< sc_lv<8> > grp_fu_992_p1;
    sc_signal< sc_lv<13> > grp_fu_992_p2;
    sc_signal< sc_lv<8> > ap_return_preg;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<13> > grp_fu_983_p00;
    sc_signal< sc_lv<13> > grp_fu_983_p20;
    sc_signal< sc_lv<14> > grp_fu_992_p00;
    sc_signal< sc_lv<14> > grp_fu_992_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_pp0_stage0;
    static const sc_lv<27> ap_ST_fsm_pp0_stage1;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_pp1_stage0;
    static const sc_lv<27> ap_ST_fsm_pp1_stage1;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<27> ap_ST_fsm_state28;
    static const sc_lv<27> ap_ST_fsm_state29;
    static const sc_lv<27> ap_ST_fsm_pp2_stage0;
    static const sc_lv<27> ap_ST_fsm_pp2_stage1;
    static const sc_lv<27> ap_ST_fsm_state37;
    static const sc_lv<27> ap_ST_fsm_state38;
    static const sc_lv<27> ap_ST_fsm_state39;
    static const sc_lv<27> ap_ST_fsm_state40;
    static const sc_lv<27> ap_ST_fsm_state41;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<13> ap_const_lv13_15E0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_46;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_1324;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<8> ap_const_lv8_8C;
    static const sc_lv<16> ap_const_lv16_64;
    static const sc_lv<10> ap_const_lv10_2BC;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<14> ap_const_lv14_2904;
    static const sc_lv<13> ap_const_lv13_46;
    static const sc_lv<14> ap_const_lv14_46;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp0_stage1_flag00000000();
    void thread_ap_block_pp0_stage1_flag00011001();
    void thread_ap_block_pp0_stage1_flag00011011();
    void thread_ap_block_pp1_stage0_flag00000000();
    void thread_ap_block_pp1_stage0_flag00011001();
    void thread_ap_block_pp1_stage0_flag00011011();
    void thread_ap_block_pp1_stage1_flag00000000();
    void thread_ap_block_pp1_stage1_flag00011001();
    void thread_ap_block_pp1_stage1_flag00011011();
    void thread_ap_block_pp2_stage0_flag00000000();
    void thread_ap_block_pp2_stage0_flag00011001();
    void thread_ap_block_pp2_stage0_flag00011011();
    void thread_ap_block_pp2_stage1_flag00000000();
    void thread_ap_block_pp2_stage1_flag00011001();
    void thread_ap_block_pp2_stage1_flag00011011();
    void thread_ap_block_state16_pp1_stage0_iter0();
    void thread_ap_block_state17_pp1_stage1_iter0();
    void thread_ap_block_state18_pp1_stage0_iter1();
    void thread_ap_block_state19_pp1_stage1_iter1();
    void thread_ap_block_state20_pp1_stage0_iter2();
    void thread_ap_block_state21_pp1_stage1_iter2();
    void thread_ap_block_state22_pp1_stage0_iter3();
    void thread_ap_block_state30_pp2_stage0_iter0();
    void thread_ap_block_state31_pp2_stage1_iter0();
    void thread_ap_block_state32_pp2_stage0_iter1();
    void thread_ap_block_state33_pp2_stage1_iter1();
    void thread_ap_block_state34_pp2_stage0_iter2();
    void thread_ap_block_state35_pp2_stage1_iter2();
    void thread_ap_block_state36_pp2_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state16();
    void thread_ap_condition_pp2_exit_iter0_state30();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_bias_s_address0();
    void thread_bias_s_ce0();
    void thread_exitcond1_fu_484_p2();
    void thread_exitcond2_fu_513_p2();
    void thread_exitcond3_fu_682_p2();
    void thread_exitcond4_fu_787_p2();
    void thread_exitcond5_fu_840_p2();
    void thread_exitcond7_fu_608_p2();
    void thread_exitcond_flatten1_fu_670_p2();
    void thread_exitcond_flatten2_fu_828_p2();
    void thread_exitcond_flatten_fu_501_p2();
    void thread_exitcond_fu_947_p2();
    void thread_exitcond_i1_fu_579_p2();
    void thread_exitcond_i_fu_758_p2();
    void thread_grp_fu_983_p0();
    void thread_grp_fu_983_p00();
    void thread_grp_fu_983_p1();
    void thread_grp_fu_983_p2();
    void thread_grp_fu_983_p20();
    void thread_grp_fu_992_p0();
    void thread_grp_fu_992_p00();
    void thread_grp_fu_992_p1();
    void thread_grp_fu_992_p2();
    void thread_grp_fu_992_p20();
    void thread_i_1_fu_764_p2();
    void thread_i_2_fu_958_p2();
    void thread_i_fu_585_p2();
    void thread_inNeurons_0_i1_mid2_fu_519_p3();
    void thread_inNeurons_0_i1_phi_fu_316_p4();
    void thread_inNeurons_0_i6_mid2_fu_688_p3();
    void thread_inNeurons_0_i6_phi_fu_371_p4();
    void thread_inNeurons_0_i_mid2_fu_846_p3();
    void thread_inNeurons_0_i_phi_fu_426_p4();
    void thread_inNeurons_1_fu_719_p2();
    void thread_inNeurons_2_fu_911_p2();
    void thread_inNeurons_fu_555_p2();
    void thread_indvar_flatten1_phi_fu_349_p4();
    void thread_indvar_flatten2_phi_fu_404_p4();
    void thread_indvar_flatten_next1_fu_676_p2();
    void thread_indvar_flatten_next2_fu_834_p2();
    void thread_indvar_flatten_next_fu_507_p2();
    void thread_indvar_flatten_phi_fu_294_p4();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_max_1_max_0_i_fu_969_p3();
    void thread_max_index_cast_fu_943_p1();
    void thread_max_index_max_index_s_fu_976_p3();
    void thread_neuronIndex_fu_895_p2();
    void thread_neuron_assign_1_fu_799_p1();
    void thread_neuron_assign_fu_620_p1();
    void thread_outNeurons_1_fu_614_p2();
    void thread_outNeurons_1_i1_phi_fu_305_p4();
    void thread_outNeurons_1_i3_phi_fu_360_p4();
    void thread_outNeurons_1_i_phi_fu_415_p4();
    void thread_outNeurons_2_fu_696_p2();
    void thread_outNeurons_3_fu_793_p2();
    void thread_outNeurons_4_fu_854_p2();
    void thread_outNeurons_fu_490_p2();
    void thread_outNeurons_s_fu_527_p2();
    void thread_p_shl1_cast_fu_655_p1();
    void thread_p_shl1_fu_647_p3();
    void thread_p_shl1_i15_cast_fu_891_p1();
    void thread_p_shl1_i_fu_884_p3();
    void thread_p_shl_cast_fu_643_p1();
    void thread_p_shl_fu_635_p3();
    void thread_p_shl_i_fu_877_p3();
    void thread_resArray1_address0();
    void thread_resArray1_ce0();
    void thread_resArray1_d0();
    void thread_resArray1_we0();
    void thread_resArray2_address0();
    void thread_resArray2_ce0();
    void thread_resArray2_d0();
    void thread_resArray2_we0();
    void thread_tmp23_cast_mid2_v_fu_713_p2();
    void thread_tmp23_cast_mid2_v_v_fu_710_p1();
    void thread_tmp2_mid2_fu_871_p2();
    void thread_tmp2_mid2_v_fu_868_p1();
    void thread_tmp_10_fu_727_p1();
    void thread_tmp_12_mid2_fu_748_p1();
    void thread_tmp_12_mid2_v_fu_702_p3();
    void thread_tmp_14_fu_752_p2();
    void thread_tmp_15_fu_770_p1();
    void thread_tmp_16_fu_775_p3();
    void thread_tmp_17_fu_783_p1();
    void thread_tmp_18_fu_824_p1();
    void thread_tmp_19_fu_916_p1();
    void thread_tmp_1_fu_573_p2();
    void thread_tmp_23_fu_937_p2();
    void thread_tmp_23_mid2_fu_933_p1();
    void thread_tmp_23_mid2_v_fu_860_p3();
    void thread_tmp_24_fu_953_p1();
    void thread_tmp_25_fu_964_p2();
    void thread_tmp_2_fu_596_p3();
    void thread_tmp_46_i17_cast_fu_901_p1();
    void thread_tmp_49_i1_fu_905_p2();
    void thread_tmp_49_i20_cast_fu_920_p1();
    void thread_tmp_49_i9_cast_fu_734_p1();
    void thread_tmp_49_i_cast_fu_551_p1();
    void thread_tmp_4_fu_496_p1();
    void thread_tmp_57_i1_cast_fu_809_p1();
    void thread_tmp_57_i1_fu_803_p2();
    void thread_tmp_57_i_cast_fu_630_p1();
    void thread_tmp_57_i_fu_624_p2();
    void thread_tmp_60_i1_fu_818_p0();
    void thread_tmp_60_i1_fu_818_p2();
    void thread_tmp_60_i_fu_659_p2();
    void thread_tmp_6_fu_665_p1();
    void thread_tmp_6_mid2_fu_569_p1();
    void thread_tmp_6_mid2_v_fu_533_p3();
    void thread_tmp_7_fu_591_p1();
    void thread_tmp_9_fu_544_p1();
    void thread_tmp_fu_479_p1();
    void thread_tmp_s_fu_604_p1();
    void thread_weights_s_address0();
    void thread_weights_s_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
