

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24'
================================================================
* Date:           Fri Mar 28 16:44:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  90.000 ns|  90.000 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_2  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      55|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     108|    -|
|Register         |        -|     -|      14|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      14|     163|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_166_p2                    |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp5         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp7         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_160_p2                   |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln160_fu_184_p2                   |      icmp|   0|  0|  10|           3|           2|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp3  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp5  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp7  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  55|          23|          20|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3      |   9|          2|    5|         10|
    |j_fu_68                   |   9|          2|    5|         10|
    |mro2_s_M_elems_V_0_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_1_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_2_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_3_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_4_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_5_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_6_blk_n  |   9|          2|    1|          2|
    |mro2_s_M_elems_V_7_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         24|   20|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |  1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |  1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp5_done_reg  |  1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp7_done_reg  |  1|   0|    1|          0|
    |ap_done_reg                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |icmp_ln160_reg_233                         |  1|   0|    1|          0|
    |j_fu_68                                    |  5|   0|    5|          0|
    |trunc_ln159_reg_229                        |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 14|   0|   14|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24|  return value|
|mro2_s_M_elems_V_0_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_0|       pointer|
|mro2_s_M_elems_V_0_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_0|       pointer|
|mro2_s_M_elems_V_0_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_0|       pointer|
|mro2_s_M_elems_V_4_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_4|       pointer|
|mro2_s_M_elems_V_4_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_4|       pointer|
|mro2_s_M_elems_V_4_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_4|       pointer|
|mro2_s_M_elems_V_1_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_1|       pointer|
|mro2_s_M_elems_V_1_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_1|       pointer|
|mro2_s_M_elems_V_1_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_1|       pointer|
|mro2_s_M_elems_V_5_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_5|       pointer|
|mro2_s_M_elems_V_5_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_5|       pointer|
|mro2_s_M_elems_V_5_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_5|       pointer|
|mro2_s_M_elems_V_2_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_2|       pointer|
|mro2_s_M_elems_V_2_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_2|       pointer|
|mro2_s_M_elems_V_2_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_2|       pointer|
|mro2_s_M_elems_V_6_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_6|       pointer|
|mro2_s_M_elems_V_6_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_6|       pointer|
|mro2_s_M_elems_V_6_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_6|       pointer|
|mro2_s_M_elems_V_7_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_7|       pointer|
|mro2_s_M_elems_V_7_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_7|       pointer|
|mro2_s_M_elems_V_7_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_7|       pointer|
|mro2_s_M_elems_V_3_din     |  out|   32|     ap_fifo|                                     mro2_s_M_elems_V_3|       pointer|
|mro2_s_M_elems_V_3_full_n  |   in|    1|     ap_fifo|                                     mro2_s_M_elems_V_3|       pointer|
|mro2_s_M_elems_V_3_write   |  out|    1|     ap_fifo|                                     mro2_s_M_elems_V_3|       pointer|
|p_0_0_3700_partselect      |   in|   32|     ap_none|                                  p_0_0_3700_partselect|        scalar|
|p_0_0_2699_partselect      |   in|   32|     ap_none|                                  p_0_0_2699_partselect|        scalar|
|p_0_0_1698_partselect      |   in|   32|     ap_none|                                  p_0_0_1698_partselect|        scalar|
|empty                      |   in|   32|     ap_none|                                                  empty|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/awq_macro.cpp:154]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_s = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [src/awq_macro.cpp:324]   --->   Operation 14 'read' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_1698_partselect_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_1698_partselect" [src/awq_macro.cpp:324]   --->   Operation 15 'read' 'p_0_0_1698_partselect_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_2699_partselect_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_2699_partselect" [src/awq_macro.cpp:324]   --->   Operation 16 'read' 'p_0_0_2699_partselect_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_3700_partselect_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_3700_partselect" [src/awq_macro.cpp:324]   --->   Operation 17 'read' 'p_0_0_3700_partselect_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln154 = store i5 0, i5 %j" [src/awq_macro.cpp:154]   --->   Operation 18 'store' 'store_ln154' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28.i372"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j" [src/awq_macro.cpp:159]   --->   Operation 20 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln154 = icmp_eq  i5 %j_3, i5 16" [src/awq_macro.cpp:154]   --->   Operation 21 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln154 = add i5 %j_3, i5 1" [src/awq_macro.cpp:154]   --->   Operation 22 'add' 'add_ln154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.body28.i372.split, void %_Z22read_mro_to_componentsPN3hls6vectorIjLm4EEEP7ap_uintILi4EEPfRNS0_INS_6streamIjLi0EEELm8EEEt.exit390.exitStub" [src/awq_macro.cpp:154]   --->   Operation 23 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:155]   --->   Operation 24 'specpipeline' 'specpipeline_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln154 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/awq_macro.cpp:154]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/awq_macro.cpp:154]   --->   Operation 26 'specloopname' 'specloopname_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i5 %j_3" [src/awq_macro.cpp:159]   --->   Operation 27 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln159, void %branch56, void %branch60" [src/awq_macro.cpp:160]   --->   Operation 28 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln159, void %branch49, void %branch53" [src/awq_macro.cpp:160]   --->   Operation 29 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln159, void %branch42, void %branch46" [src/awq_macro.cpp:160]   --->   Operation 30 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln160_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln159, i2 3" [src/awq_macro.cpp:160]   --->   Operation 31 'bitconcatenate' 'or_ln160_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%icmp_ln160 = icmp_eq  i3 %or_ln160_2, i3 3" [src/awq_macro.cpp:160]   --->   Operation 32 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %branch39, void %branch35" [src/awq_macro.cpp:160]   --->   Operation 33 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln154 = store i5 %add_ln154, i5 %j" [src/awq_macro.cpp:154]   --->   Operation 34 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.body28.i372" [src/awq_macro.cpp:154]   --->   Operation 35 'br' 'br_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 36 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_0, i32 %p_s" [src/awq_macro.cpp:160]   --->   Operation 36 'write' 'write_ln160' <Predicate = (!trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split227" [src/awq_macro.cpp:160]   --->   Operation 37 'br' 'br_ln160' <Predicate = (!trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_4, i32 %p_s" [src/awq_macro.cpp:160]   --->   Operation 38 'write' 'write_ln160' <Predicate = (trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split227" [src/awq_macro.cpp:160]   --->   Operation 39 'br' 'br_ln160' <Predicate = (trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_1, i32 %p_0_0_1698_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 40 'write' 'write_ln160' <Predicate = (!trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split218" [src/awq_macro.cpp:160]   --->   Operation 41 'br' 'br_ln160' <Predicate = (!trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_5, i32 %p_0_0_1698_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 42 'write' 'write_ln160' <Predicate = (trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split218" [src/awq_macro.cpp:160]   --->   Operation 43 'br' 'br_ln160' <Predicate = (trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_2, i32 %p_0_0_2699_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 44 'write' 'write_ln160' <Predicate = (!trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split209" [src/awq_macro.cpp:160]   --->   Operation 45 'br' 'br_ln160' <Predicate = (!trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_6, i32 %p_0_0_2699_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 46 'write' 'write_ln160' <Predicate = (trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split209" [src/awq_macro.cpp:160]   --->   Operation 47 'br' 'br_ln160' <Predicate = (trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_7, i32 %p_0_0_3700_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 48 'write' 'write_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split200" [src/awq_macro.cpp:160]   --->   Operation 49 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro2_s_M_elems_V_3, i32 %p_0_0_3700_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 50 'write' 'write_ln160' <Predicate = (icmp_ln160)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i372.split200" [src/awq_macro.cpp:160]   --->   Operation 51 'br' 'br_ln160' <Predicate = (icmp_ln160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_0_0_3700_partselect]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_2699_partselect]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_1698_partselect]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mro2_s_M_elems_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 010]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
p_s                        (read             ) [ 011]
p_0_0_1698_partselect_read (read             ) [ 011]
p_0_0_2699_partselect_read (read             ) [ 011]
p_0_0_3700_partselect_read (read             ) [ 011]
store_ln154                (store            ) [ 000]
br_ln0                     (br               ) [ 000]
j_3                        (load             ) [ 000]
icmp_ln154                 (icmp             ) [ 010]
add_ln154                  (add              ) [ 000]
br_ln154                   (br               ) [ 000]
specpipeline_ln155         (specpipeline     ) [ 000]
speclooptripcount_ln154    (speclooptripcount) [ 000]
specloopname_ln154         (specloopname     ) [ 000]
trunc_ln159                (trunc            ) [ 011]
br_ln160                   (br               ) [ 000]
br_ln160                   (br               ) [ 000]
br_ln160                   (br               ) [ 000]
or_ln160_2                 (bitconcatenate   ) [ 000]
icmp_ln160                 (icmp             ) [ 011]
br_ln160                   (br               ) [ 000]
store_ln154                (store            ) [ 000]
br_ln154                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
write_ln160                (write            ) [ 000]
br_ln160                   (br               ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_0_0_3700_partselect">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_3700_partselect"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_0_0_2699_partselect">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_2699_partselect"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_0_0_1698_partselect">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_1698_partselect"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mro2_s_M_elems_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mro2_s_M_elems_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mro2_s_M_elems_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mro2_s_M_elems_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mro2_s_M_elems_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mro2_s_M_elems_V_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mro2_s_M_elems_V_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mro2_s_M_elems_V_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_s_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_0_0_1698_partselect_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_1698_partselect_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_0_2699_partselect_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_2699_partselect_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_0_0_3700_partselect_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_3700_partselect_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln160_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln160_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln160_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln160_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln160_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln160_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln160_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln160_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln154_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_3_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln154_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln154_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln159_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln160_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln160_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln160_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln154_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_s_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_0_0_1698_partselect_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_1698_partselect_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_0_0_2699_partselect_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_2699_partselect_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_0_0_3700_partselect_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_3700_partselect_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="trunc_ln159_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln159 "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln160_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="66" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="166" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="68" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="205"><net_src comp="72" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="211"><net_src comp="78" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="217"><net_src comp="84" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="223"><net_src comp="90" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="232"><net_src comp="172" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="184" pin="2"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mro2_s_M_elems_V_3 | {2 }
	Port: mro2_s_M_elems_V_2 | {2 }
	Port: mro2_s_M_elems_V_1 | {2 }
	Port: mro2_s_M_elems_V_0 | {2 }
	Port: mro2_s_M_elems_V_4 | {2 }
	Port: mro2_s_M_elems_V_5 | {2 }
	Port: mro2_s_M_elems_V_6 | {2 }
	Port: mro2_s_M_elems_V_7 | {2 }
 - Input state : 
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : p_0_0_3700_partselect | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : p_0_0_2699_partselect | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : p_0_0_1698_partselect | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : empty | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_3 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_2 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_1 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_0 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_4 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_5 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_6 | {}
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 : mro2_s_M_elems_V_7 | {}
  - Chain level:
	State 1
		store_ln154 : 1
		j_3 : 1
		icmp_ln154 : 2
		add_ln154 : 2
		br_ln154 : 3
		trunc_ln159 : 2
		br_ln160 : 3
		br_ln160 : 3
		br_ln160 : 3
		or_ln160_2 : 3
		icmp_ln160 : 4
		br_ln160 : 5
		store_ln154 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln154_fu_160           |    0    |    12   |
|          |           icmp_ln160_fu_184           |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln154_fu_166           |    0    |    12   |
|----------|---------------------------------------|---------|---------|
|          |             p_s_read_fu_72            |    0    |    0    |
|   read   | p_0_0_1698_partselect_read_read_fu_78 |    0    |    0    |
|          | p_0_0_2699_partselect_read_read_fu_84 |    0    |    0    |
|          | p_0_0_3700_partselect_read_read_fu_90 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |        write_ln160_write_fu_96        |    0    |    0    |
|          |        write_ln160_write_fu_103       |    0    |    0    |
|          |        write_ln160_write_fu_110       |    0    |    0    |
|   write  |        write_ln160_write_fu_117       |    0    |    0    |
|          |        write_ln160_write_fu_124       |    0    |    0    |
|          |        write_ln160_write_fu_131       |    0    |    0    |
|          |        write_ln160_write_fu_138       |    0    |    0    |
|          |        write_ln160_write_fu_145       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln159_fu_172          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|           or_ln160_2_fu_176           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    34   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        icmp_ln160_reg_233        |    1   |
|             j_reg_195            |    5   |
|p_0_0_1698_partselect_read_reg_208|   32   |
|p_0_0_2699_partselect_read_reg_214|   32   |
|p_0_0_3700_partselect_read_reg_220|   32   |
|            p_s_reg_202           |   32   |
|        trunc_ln159_reg_229       |    1   |
+----------------------------------+--------+
|               Total              |   135  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   34   |
+-----------+--------+--------+
