// Seed: 1606666534
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2,
    output tri0 id_3
);
  assign id_2 = -1'b0;
  wire id_5;
  logic [7:0][1 : -1] id_6;
  wire id_7;
  assign id_7 = id_6;
  assign id_6[1] = "";
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  wor  id_3,
    output tri  id_4,
    input  tri1 id_5,
    output wire id_6
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire id_8;
  wire id_9;
  assign id_4 = id_8;
  parameter id_10 = -1 & 1;
  wire id_11, id_12;
  logic [1 : -1] id_13 = id_3;
endmodule
