Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 23:10:40 2024
| Host         : DESKTOP-TRNDI3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file row4buf_timing_summary_routed.rpt -pb row4buf_timing_summary_routed.pb -rpx row4buf_timing_summary_routed.rpx -warn_on_violation
| Design       : row4buf
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (176)
5. checking no_input_delay (9)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (176)
--------------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  216          inf        0.000                      0                  216           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            out1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.124ns  (logic 3.289ns (64.195%)  route 1.835ns (35.805%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in_IBUF[6]_inst/O
                         net (fo=2, routed)           1.835     2.663    out1_OBUF[6]
    T23                  OBUF (Prop_obuf_I_O)         2.461     5.124 r  out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.124    out1[6]
    T23                                                               r  out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.099ns  (logic 3.273ns (64.198%)  route 1.825ns (35.802%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  in_IBUF[7]_inst/O
                         net (fo=2, routed)           1.825     2.634    out1_OBUF[7]
    T22                  OBUF (Prop_obuf_I_O)         2.465     5.099 r  out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.099    out1[7]
    T22                                                               r  out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[5]
                            (input port)
  Destination:            out1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.095ns  (logic 3.270ns (64.167%)  route 1.826ns (35.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in[5] (IN)
                         net (fo=0)                   0.000     0.000    in[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  in_IBUF[5]_inst/O
                         net (fo=2, routed)           1.826     2.655    out1_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         2.441     5.095 r  out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.095    out1[5]
    U19                                                               r  out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.081ns  (logic 3.255ns (64.068%)  route 1.826ns (35.932%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  in_IBUF[2]_inst/O
                         net (fo=2, routed)           1.826     2.640    out1_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     5.081 r  out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.081    out1[2]
    T19                                                               r  out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.071ns  (logic 3.246ns (64.008%)  route 1.825ns (35.992%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  in_IBUF[0]_inst/O
                         net (fo=2, routed)           1.825     2.627    out1_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.444     5.071 r  out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.071    out1[0]
    N17                                                               r  out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.070ns  (logic 3.245ns (63.994%)  route 1.826ns (36.006%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.826     2.644    out1_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.070 r  out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.070    out1[1]
    P16                                                               r  out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.060ns  (logic 3.234ns (63.919%)  route 1.826ns (36.081%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  in_IBUF[3]_inst/O
                         net (fo=2, routed)           1.826     2.613    out1_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.447     5.060 r  out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.060    out1[3]
    T18                                                               r  out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.047ns  (logic 3.221ns (63.827%)  route 1.826ns (36.173%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  in_IBUF[4]_inst/O
                         net (fo=2, routed)           1.826     2.611    out1_OBUF[4]
    U20                  OBUF (Prop_obuf_I_O)         2.436     5.047 r  out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.047    out1[4]
    U20                                                               r  out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb4/rowbuf_reg[4][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out5[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.322ns  (logic 2.884ns (66.724%)  route 1.438ns (33.276%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  rb4/rowbuf_reg[4][6]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  rb4/rowbuf_reg[4][6]/Q
                         net (fo=1, routed)           1.438     1.720    out5_OBUF[6]
    K25                  OBUF (Prop_obuf_I_O)         2.602     4.322 r  out5_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.322    out5[6]
    K25                                                               r  out5[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb4/rowbuf_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out5[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.286ns  (logic 2.888ns (67.386%)  route 1.398ns (32.614%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  rb4/rowbuf_reg[4][5]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  rb4/rowbuf_reg[4][5]/Q
                         net (fo=1, routed)           1.398     1.680    out5_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.606     4.286 r  out5_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.286    out5[5]
    K26                                                               r  out5[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rb1/rowbuf_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb2/rowbuf_reg[3][7]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  rb1/rowbuf_reg[4][7]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  rb1/rowbuf_reg[4][7]/Q
                         net (fo=1, routed)           0.100     0.200    rb2/out2_OBUF[7]
    SLICE_X2Y26          SRL16E                                       r  rb2/rowbuf_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb1/rowbuf_reg[4][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb2/rowbuf_reg[3][6]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  rb1/rowbuf_reg[4][6]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  rb1/rowbuf_reg[4][6]/Q
                         net (fo=1, routed)           0.101     0.201    rb2/out2_OBUF[6]
    SLICE_X2Y26          SRL16E                                       r  rb2/rowbuf_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb3/rowbuf_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb4/rowbuf_reg[3][4]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  rb3/rowbuf_reg[4][4]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  rb3/rowbuf_reg[4][4]/Q
                         net (fo=1, routed)           0.100     0.218    rb4/out4_OBUF[4]
    SLICE_X2Y40          SRL16E                                       r  rb4/rowbuf_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb3/rowbuf_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb4/rowbuf_reg[3][5]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  rb3/rowbuf_reg[4][5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  rb3/rowbuf_reg[4][5]/Q
                         net (fo=1, routed)           0.100     0.218    rb4/out4_OBUF[5]
    SLICE_X2Y40          SRL16E                                       r  rb4/rowbuf_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb2/rowbuf_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb3/rowbuf_reg[3][7]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.100ns (41.293%)  route 0.142ns (58.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  rb2/rowbuf_reg[4][7]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  rb2/rowbuf_reg[4][7]/Q
                         net (fo=1, routed)           0.142     0.242    rb3/out3_OBUF[7]
    SLICE_X2Y33          SRL16E                                       r  rb3/rowbuf_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb3/rowbuf_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb4/rowbuf_reg[3][7]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.100ns (41.293%)  route 0.142ns (58.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  rb3/rowbuf_reg[4][7]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  rb3/rowbuf_reg[4][7]/Q
                         net (fo=1, routed)           0.142     0.242    rb4/out4_OBUF[7]
    SLICE_X2Y40          SRL16E                                       r  rb4/rowbuf_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb2/rowbuf_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb3/rowbuf_reg[3][4]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.118ns (45.059%)  route 0.144ns (54.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  rb2/rowbuf_reg[4][4]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  rb2/rowbuf_reg[4][4]/Q
                         net (fo=1, routed)           0.144     0.262    rb3/out3_OBUF[4]
    SLICE_X2Y33          SRL16E                                       r  rb3/rowbuf_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb3/rowbuf_reg[4][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb4/rowbuf_reg[3][6]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.118ns (45.009%)  route 0.144ns (54.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  rb3/rowbuf_reg[4][6]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  rb3/rowbuf_reg[4][6]/Q
                         net (fo=1, routed)           0.144     0.262    rb4/out4_OBUF[6]
    SLICE_X2Y40          SRL16E                                       r  rb4/rowbuf_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb3/rowbuf_reg[4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb4/rowbuf_reg[3][3]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.118ns (44.718%)  route 0.146ns (55.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  rb3/rowbuf_reg[4][3]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  rb3/rowbuf_reg[4][3]/Q
                         net (fo=1, routed)           0.146     0.264    rb4/out4_OBUF[3]
    SLICE_X2Y40          SRL16E                                       r  rb4/rowbuf_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rb2/rowbuf_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rb3/rowbuf_reg[3][2]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.118ns (43.684%)  route 0.152ns (56.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  rb2/rowbuf_reg[4][2]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  rb2/rowbuf_reg[4][2]/Q
                         net (fo=1, routed)           0.152     0.270    rb3/out3_OBUF[2]
    SLICE_X2Y33          SRL16E                                       r  rb3/rowbuf_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------





