INFO: Starting PRECISION_RTL for logic synthesis
executing /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/bin/precision -shell -file uw_tmp/uw-gate-synth-precision_rtl.tcl
precision: Setting MGC_HOME to /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home ...
precision: Executing on platform: CentOS release 5.11 (Final)  -- 2.6.18-408.el5 -- x86_64 
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux kkgajjal@eceLinux3.uwaterloo.ca #1 SMP Tue Jan 19 09:14:52 EST 2016 2.6.18-408.el5 x86_64
//  
//  Start time Wed Mar 23 15:57:44 2016
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: The Results Directory has been set to: uw_tmp
Info: Moving session transcript to file uw_tmp/precision.log
Info: Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info: Setting Part to: "EP2C35F672C".
Info: Setting Process to: "7".
Info: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2015b.13
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2015b.13
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp.
Info: RTLC-Driver, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 14:33:45
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 15:06:12
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Warning: "kirsch.vhd", line 49: Output port o_valid has never been assigned a value.
Warning: "kirsch.vhd", line 53: Output port o_row has never been assigned a value.
Warning: "kirsch.vhd", line 56: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 57: Input port debug_switch has never been used.
Warning: "kirsch.vhd", line 75: signal row_index has never been used.
Warning: "kirsch.vhd", line 81: signal r4 has never been used.
Warning: "kirsch.vhd", line 95: signal dir1(3 downto 1) has never been used.
Warning: "kirsch.vhd", line 98: signal m2x has never been used.
Warning: "kirsch.vhd", line 98: signal m2y has never been used.
Warning: "kirsch.vhd", line 101: signal i_ce has no drivers, will be treated as don't care.
Warning: "kirsch.vhd", line 105: signal v[9:5] has never been used.
Warning: "kirsch.vhd", line 105: signal v[4:1] has no drivers, will be treated as don't care.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Root Module work.kirsch(main): Compiling...
Warning: "kirsch.vhd", line 232: Module work.kirsch(main), Net(s) v[3:0], A[7:0], C[7:0], H[7:0], B[7:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
Info: "kirsch.vhd", line 286: Sharing register sub[10] with sub[11]
Info: "kirsch.vhd", line 286: Sharing register sub[10] with sub[12]
Info: "kirsch.vhd", line 286: Sharing register sub[10] with sub[13]
Info: "kirsch.vhd", line 221: The comparison operator has been optimized to constant 1.
Info: "kirsch.vhd", line 157: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "col_index".
Info: "kirsch.vhd", line 149: Optimizing state bit(s) local_wren[2:1] to constant 0
Info: "kirsch.vhd", line 149: Optimizing state bit(s) local_wren[0] to constant 1
Info: "kirsch.vhd", line 262: Optimizing state bit(s) r1[9:0] to constant 0
Info: "kirsch.vhd", line 298: Optimizing state bit(s) r2[8:0] to constant 0
Info: "kirsch.vhd", line 271: Optimizing state bit(s) r3[9:0] to constant 0
Info: "kirsch.vhd", line 292: Optimizing state bit(s) r5[13:0] to constant 0
Info: "kirsch.vhd", line 95: Optimizing state bit(s) dir1(0)(1 downto 0) to constant 0
Info: "kirsch.vhd", line 95: Net dir1(2 downto 1) is unused after optimization
Info: "kirsch.vhd", line 286: Optimizing state bit(s) sub[14] to constant 0
Info: "kirsch.vhd", line 286: Optimizing state bit(s) sub[10:7] to constant 0
Info: "kirsch.vhd", line 149: Optimizing state bit(s) pr_st1 to constant 1
Info: "kirsch.vhd", line 271: Optimizing state bit(s) pr_st2 to constant 1
Info: "kirsch.vhd", line 207: Optimizing state bit(s) o_mode[0] to constant 1
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total lines of RTL compiled: 423.
Info: Total CPU time for compilation: 0.0 secs.
Info: Overall running time for compilation: 1.0 secs.
Info: Current working directory: uw_tmp.
Info: Doing rtl optimizations.
Info: Finished compiling design.
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: *** synthesis to generic gates succeeded ***
Info: The Results Directory has been closed.
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
