{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715151873409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715151873409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 10:04:33 2024 " "Processing started: Wed May 08 10:04:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715151873409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715151873409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715151873409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715151873793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_02_ultrsonics_distance.v(37) " "Verilog HDL information at Test_02_ultrsonics_distance.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715151873842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_02_ultrsonics_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file test_02_ultrsonics_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_02_ultrsonics_distance " "Found entity 1: Test_02_ultrsonics_distance" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715151873842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715151873842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setsevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file setsevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 setSevenseg " "Found entity 1: setSevenseg" {  } { { "setSevenseg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/setSevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715151873842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715151873842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_02_ultrsonics_distance " "Elaborating entity \"Test_02_ultrsonics_distance\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715151873876 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(46) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(46): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(46) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(46): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"echo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(58) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(58): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(59) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(59): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo Test_02_ultrsonics_distance.v(65) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(65): variable \"echo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(65) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(65): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigstatus Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"trigstatus\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitfecho Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"waitfecho\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitftriger Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"waitftriger\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stage Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"stage\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitones Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"digitones\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digittens Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"digittens\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873876 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873891 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[7\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[7\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[8\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[8\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[7\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[7\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[8\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[8\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[9\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[9\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[10\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[10\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[11\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[11\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[12\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[12\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[13\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[13\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[14\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[14\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[15\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[15\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[16\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[16\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[17\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[17\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[18\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[18\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage Test_02_ultrsonics_distance.v(46) " "Inferred latch for \"stage\" at Test_02_ultrsonics_distance.v(46)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigstatus Test_02_ultrsonics_distance.v(46) " "Inferred latch for \"trigstatus\" at Test_02_ultrsonics_distance.v(46)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715151873893 "|Test_02_ultrsonics_distance"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[0\] " "Latch digitones\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[8\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[8\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[1\] " "Latch digitones\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[9\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[9\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[2\] " "Latch digitones\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[10\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[10\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[3\] " "Latch digitones\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[11\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[11\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[4\] " "Latch digitones\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[12\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[12\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[5\] " "Latch digitones\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[13\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[13\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[6\] " "Latch digitones\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[14\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[14\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[0\] " "Latch digittens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[1\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[1\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[1\] " "Latch digittens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[2\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[2\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[2\] " "Latch digittens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[3\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[3\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[3\] " "Latch digittens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[4\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[4\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[4\] " "Latch digittens\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[5\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[5\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[5\] " "Latch digittens\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[6\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[6\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[6\] " "Latch digittens\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[7\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[7\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[0\] " "Latch waitftriger\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[1\] " "Latch waitftriger\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[2\] " "Latch waitftriger\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[3\] " "Latch waitftriger\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[4\] " "Latch waitftriger\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[5\] " "Latch waitftriger\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[6\] " "Latch waitftriger\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[7\] " "Latch waitftriger\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[8\] " "Latch waitftriger\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[0\] " "Latch waitfecho\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[1\] " "Latch waitfecho\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[2\] " "Latch waitfecho\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[3\] " "Latch waitfecho\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[4\] " "Latch waitfecho\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[5\] " "Latch waitfecho\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[6\] " "Latch waitfecho\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[7\] " "Latch waitfecho\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[8\] " "Latch waitfecho\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[9\] " "Latch waitfecho\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[10\] " "Latch waitfecho\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[11\] " "Latch waitfecho\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[12\] " "Latch waitfecho\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874592 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[13\] " "Latch waitfecho\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874608 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[14\] " "Latch waitfecho\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874609 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[15\] " "Latch waitfecho\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874609 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[16\] " "Latch waitfecho\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874609 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[17\] " "Latch waitfecho\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874609 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[18\] " "Latch waitfecho\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715151874609 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715151874609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715151874792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg " "Generated suppressed messages file C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715151875025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715151875226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715151875226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715151875492 "|Test_02_ultrsonics_distance|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "on_off " "No output dependent on input pin \"on_off\"" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715151875492 "|Test_02_ultrsonics_distance|on_off"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715151875492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715151875492 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715151875492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715151875492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715151875492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715151875508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 10:04:35 2024 " "Processing ended: Wed May 08 10:04:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715151875508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715151875508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715151875508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715151875508 ""}
