<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p520" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_520{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_520{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_520{left:122px;bottom:68px;letter-spacing:0.09px;}
#t4_520{left:87px;bottom:1088px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t5_520{left:69px;bottom:1072px;letter-spacing:-0.11px;}
#t6_520{left:69px;bottom:1032px;}
#t7_520{left:69px;bottom:1016px;letter-spacing:-0.12px;}
#t8_520{left:87px;bottom:1001px;letter-spacing:-0.12px;}
#t9_520{left:159px;bottom:1001px;}
#ta_520{left:166px;bottom:1001px;letter-spacing:0.12px;}
#tb_520{left:198px;bottom:1001px;}
#tc_520{left:205px;bottom:1001px;letter-spacing:0.12px;}
#td_520{left:236px;bottom:1001px;}
#te_520{left:244px;bottom:1001px;letter-spacing:0.09px;}
#tf_520{left:69px;bottom:985px;letter-spacing:-0.11px;}
#tg_520{left:69px;bottom:970px;letter-spacing:-0.11px;}
#th_520{left:69px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_520{left:69px;bottom:915px;}
#tj_520{left:69px;bottom:898px;letter-spacing:-0.12px;}
#tk_520{left:69px;bottom:883px;letter-spacing:-0.11px;}
#tl_520{left:69px;bottom:868px;letter-spacing:-0.12px;}
#tm_520{left:69px;bottom:852px;letter-spacing:-0.17px;}
#tn_520{left:87px;bottom:837px;letter-spacing:-0.11px;}
#to_520{left:161px;bottom:837px;}
#tp_520{left:168px;bottom:838px;letter-spacing:0.13px;}
#tq_520{left:87px;bottom:822px;letter-spacing:-0.09px;}
#tr_520{left:120px;bottom:822px;}
#ts_520{left:128px;bottom:823px;letter-spacing:0.08px;}
#tt_520{left:87px;bottom:807px;letter-spacing:-0.11px;}
#tu_520{left:208px;bottom:807px;}
#tv_520{left:216px;bottom:807px;letter-spacing:0.09px;}
#tw_520{left:87px;bottom:791px;letter-spacing:-0.12px;}
#tx_520{left:207px;bottom:791px;}
#ty_520{left:215px;bottom:792px;letter-spacing:0.09px;}
#tz_520{left:239px;bottom:791px;}
#t10_520{left:247px;bottom:792px;letter-spacing:0.09px;}
#t11_520{left:271px;bottom:791px;}
#t12_520{left:279px;bottom:792px;letter-spacing:0.09px;}
#t13_520{left:310px;bottom:791px;}
#t14_520{left:318px;bottom:792px;letter-spacing:0.09px;}
#t15_520{left:349px;bottom:791px;}
#t16_520{left:357px;bottom:792px;letter-spacing:0.09px;}
#t17_520{left:388px;bottom:791px;}
#t18_520{left:396px;bottom:792px;letter-spacing:0.09px;}
#t19_520{left:427px;bottom:791px;}
#t1a_520{left:106px;bottom:777px;letter-spacing:0.12px;}
#t1b_520{left:87px;bottom:761px;letter-spacing:-0.12px;}
#t1c_520{left:202px;bottom:761px;}
#t1d_520{left:210px;bottom:761px;letter-spacing:0.12px;}
#t1e_520{left:241px;bottom:761px;}
#t1f_520{left:249px;bottom:761px;letter-spacing:0.12px;}
#t1g_520{left:69px;bottom:745px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1h_520{left:201px;bottom:745px;}
#t1i_520{left:209px;bottom:746px;letter-spacing:0.12px;}
#t1j_520{left:69px;bottom:730px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1k_520{left:200px;bottom:730px;}
#t1l_520{left:206px;bottom:731px;letter-spacing:0.09px;}
#t1m_520{left:231px;bottom:730px;}
#t1n_520{left:237px;bottom:731px;letter-spacing:0.12px;}
#t1o_520{left:262px;bottom:730px;}
#t1p_520{left:268px;bottom:731px;letter-spacing:0.09px;}
#t1q_520{left:292px;bottom:730px;}
#t1r_520{left:299px;bottom:731px;letter-spacing:0.12px;}
#t1s_520{left:330px;bottom:730px;}
#t1t_520{left:337px;bottom:731px;letter-spacing:0.12px;}
#t1u_520{left:368px;bottom:730px;}
#t1v_520{left:374px;bottom:731px;letter-spacing:0.12px;}
#t1w_520{left:405px;bottom:730px;}
#t1x_520{left:412px;bottom:731px;letter-spacing:0.09px;}
#t1y_520{left:443px;bottom:730px;}
#t1z_520{left:124px;bottom:716px;letter-spacing:0.12px;}
#t20_520{left:155px;bottom:715px;}
#t21_520{left:163px;bottom:716px;letter-spacing:0.12px;}
#t22_520{left:69px;bottom:700px;letter-spacing:-0.14px;}
#t23_520{left:250px;bottom:700px;}
#t24_520{left:258px;bottom:700px;letter-spacing:0.12px;}
#t25_520{left:289px;bottom:700px;}
#t26_520{left:296px;bottom:700px;letter-spacing:0.12px;}
#t27_520{left:69px;bottom:684px;letter-spacing:-0.15px;}
#t28_520{left:262px;bottom:684px;}
#t29_520{left:270px;bottom:685px;letter-spacing:0.12px;}
#t2a_520{left:69px;bottom:669px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2b_520{left:259px;bottom:669px;}
#t2c_520{left:267px;bottom:670px;letter-spacing:0.12px;}
#t2d_520{left:298px;bottom:669px;}
#t2e_520{left:305px;bottom:670px;letter-spacing:0.12px;}
#t2f_520{left:69px;bottom:654px;letter-spacing:-0.15px;}
#t2g_520{left:216px;bottom:654px;}
#t2h_520{left:224px;bottom:655px;letter-spacing:0.12px;}
#t2i_520{left:69px;bottom:639px;letter-spacing:-0.15px;}
#t2j_520{left:239px;bottom:639px;}
#t2k_520{left:246px;bottom:639px;letter-spacing:0.12px;}
#t2l_520{left:69px;bottom:623px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_520{left:225px;bottom:623px;}
#t2n_520{left:233px;bottom:624px;letter-spacing:0.12px;}
#t2o_520{left:264px;bottom:623px;}
#t2p_520{left:272px;bottom:624px;letter-spacing:0.12px;}
#t2q_520{left:69px;bottom:608px;letter-spacing:-0.15px;}
#t2r_520{left:284px;bottom:608px;}
#t2s_520{left:292px;bottom:609px;letter-spacing:0.09px;}
#t2t_520{left:69px;bottom:593px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2u_520{left:274px;bottom:593px;}
#t2v_520{left:281px;bottom:593px;letter-spacing:0.09px;}
#t2w_520{left:69px;bottom:577px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2x_520{left:219px;bottom:577px;}
#t2y_520{left:226px;bottom:578px;letter-spacing:0.12px;}
#t2z_520{left:69px;bottom:562px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t30_520{left:201px;bottom:562px;}
#t31_520{left:209px;bottom:563px;letter-spacing:0.09px;}
#t32_520{left:69px;bottom:547px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t33_520{left:253px;bottom:547px;}
#t34_520{left:261px;bottom:548px;letter-spacing:0.09px;}
#t35_520{left:292px;bottom:547px;}
#t36_520{left:300px;bottom:548px;letter-spacing:0.09px;}
#t37_520{left:69px;bottom:532px;letter-spacing:-0.16px;}
#t38_520{left:199px;bottom:532px;}
#t39_520{left:207px;bottom:532px;letter-spacing:0.09px;}
#t3a_520{left:238px;bottom:532px;}
#t3b_520{left:245px;bottom:532px;letter-spacing:0.09px;}
#t3c_520{left:69px;bottom:491px;}
#t3d_520{left:69px;bottom:475px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t3e_520{left:69px;bottom:460px;letter-spacing:-0.12px;}
#t3f_520{left:69px;bottom:444px;letter-spacing:-0.12px;}
#t3g_520{left:87px;bottom:429px;letter-spacing:-0.11px;}
#t3h_520{left:192px;bottom:429px;}
#t3i_520{left:200px;bottom:430px;letter-spacing:0.08px;}
#t3j_520{left:87px;bottom:414px;letter-spacing:-0.13px;}
#t3k_520{left:158px;bottom:414px;}
#t3l_520{left:166px;bottom:415px;letter-spacing:0.13px;}
#t3m_520{left:87px;bottom:399px;letter-spacing:-0.12px;}
#t3n_520{left:151px;bottom:399px;}
#t3o_520{left:158px;bottom:399px;letter-spacing:0.13px;}
#t3p_520{left:87px;bottom:383px;letter-spacing:-0.12px;}
#t3q_520{left:278px;bottom:383px;}
#t3r_520{left:285px;bottom:384px;letter-spacing:0.13px;}
#t3s_520{left:87px;bottom:368px;letter-spacing:-0.12px;}
#t3t_520{left:106px;bottom:354px;letter-spacing:0.1px;}
#t3u_520{left:154px;bottom:354px;}
#t3v_520{left:161px;bottom:354px;letter-spacing:0.08px;}
#t3w_520{left:87px;bottom:339px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3x_520{left:164px;bottom:339px;}
#t3y_520{left:172px;bottom:340px;letter-spacing:0.13px;}
#t3z_520{left:87px;bottom:324px;letter-spacing:-0.12px;}
#t40_520{left:219px;bottom:324px;}
#t41_520{left:226px;bottom:325px;letter-spacing:0.08px;}
#t42_520{left:69px;bottom:284px;}
#t43_520{left:69px;bottom:267px;letter-spacing:-0.14px;}
#t44_520{left:87px;bottom:252px;letter-spacing:-0.11px;}
#t45_520{left:150px;bottom:252px;}
#t46_520{left:157px;bottom:253px;letter-spacing:0.08px;}
#t47_520{left:69px;bottom:212px;}
#t48_520{left:69px;bottom:195px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t49_520{left:179px;bottom:195px;}
#t4a_520{left:186px;bottom:196px;letter-spacing:0.12px;}
#t4b_520{left:211px;bottom:195px;}
#t4c_520{left:218px;bottom:196px;letter-spacing:0.12px;}
#t4d_520{left:243px;bottom:195px;}
#t4e_520{left:250px;bottom:196px;letter-spacing:0.12px;}
#t4f_520{left:275px;bottom:195px;}
#t4g_520{left:283px;bottom:196px;letter-spacing:0.12px;}
#t4h_520{left:314px;bottom:195px;}
#t4i_520{left:321px;bottom:196px;letter-spacing:0.12px;}
#t4j_520{left:353px;bottom:195px;}
#t4k_520{left:360px;bottom:196px;letter-spacing:0.12px;}
#t4l_520{left:392px;bottom:195px;}
#t4m_520{left:399px;bottom:196px;letter-spacing:0.12px;}
#t4n_520{left:430px;bottom:195px;}
#t4o_520{left:124px;bottom:181px;letter-spacing:0.12px;}
#t4p_520{left:155px;bottom:180px;}
#t4q_520{left:163px;bottom:181px;letter-spacing:0.12px;}
#t4r_520{left:194px;bottom:180px;}
#t4s_520{left:202px;bottom:181px;letter-spacing:0.12px;}
#t4t_520{left:69px;bottom:165px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4u_520{left:176px;bottom:165px;}
#t4v_520{left:183px;bottom:166px;letter-spacing:0.09px;}
#t4w_520{left:208px;bottom:165px;}
#t4x_520{left:215px;bottom:166px;letter-spacing:0.09px;}
#t4y_520{left:240px;bottom:165px;}
#t4z_520{left:248px;bottom:166px;letter-spacing:0.09px;}
#t50_520{left:272px;bottom:165px;}
#t51_520{left:280px;bottom:166px;letter-spacing:0.09px;}
#t52_520{left:311px;bottom:165px;}
#t53_520{left:318px;bottom:166px;letter-spacing:0.09px;}
#t54_520{left:350px;bottom:165px;}
#t55_520{left:357px;bottom:166px;letter-spacing:0.09px;}
#t56_520{left:388px;bottom:165px;}
#t57_520{left:396px;bottom:166px;letter-spacing:0.09px;}
#t58_520{left:427px;bottom:165px;}
#t59_520{left:124px;bottom:150px;letter-spacing:0.12px;}
#t5a_520{left:155px;bottom:150px;}
#t5b_520{left:163px;bottom:150px;letter-spacing:0.12px;}
#t5c_520{left:194px;bottom:150px;}
#t5d_520{left:202px;bottom:150px;letter-spacing:0.12px;}
#t5e_520{left:69px;bottom:134px;letter-spacing:-0.12px;}
#t5f_520{left:87px;bottom:119px;letter-spacing:-0.11px;}
#t5g_520{left:167px;bottom:119px;}
#t5h_520{left:175px;bottom:120px;letter-spacing:0.08px;}
#t5i_520{left:490px;bottom:1088px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5j_520{left:596px;bottom:1088px;}
#t5k_520{left:604px;bottom:1088px;letter-spacing:0.09px;}
#t5l_520{left:472px;bottom:1072px;letter-spacing:-0.12px;}
#t5m_520{left:472px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5n_520{left:472px;bottom:1042px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5o_520{left:490px;bottom:1027px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5p_520{left:635px;bottom:1027px;}
#t5q_520{left:643px;bottom:1027px;letter-spacing:0.09px;}
#t5r_520{left:472px;bottom:1011px;letter-spacing:-0.12px;}
#t5s_520{left:592px;bottom:1011px;}
#t5t_520{left:599px;bottom:1012px;letter-spacing:0.13px;}
#t5u_520{left:490px;bottom:996px;letter-spacing:-0.13px;}
#t5v_520{left:584px;bottom:996px;}
#t5w_520{left:592px;bottom:997px;letter-spacing:0.09px;}
#t5x_520{left:617px;bottom:996px;}
#t5y_520{left:624px;bottom:997px;letter-spacing:0.09px;}
#t5z_520{left:649px;bottom:996px;}
#t60_520{left:656px;bottom:997px;letter-spacing:0.09px;}
#t61_520{left:681px;bottom:996px;}
#t62_520{left:688px;bottom:997px;letter-spacing:0.09px;}
#t63_520{left:720px;bottom:996px;}
#t64_520{left:727px;bottom:997px;letter-spacing:0.09px;}
#t65_520{left:758px;bottom:996px;}
#t66_520{left:766px;bottom:997px;letter-spacing:0.09px;}
#t67_520{left:797px;bottom:996px;}
#t68_520{left:805px;bottom:997px;letter-spacing:0.12px;}
#t69_520{left:836px;bottom:996px;}
#t6a_520{left:508px;bottom:981px;letter-spacing:0.09px;}
#t6b_520{left:540px;bottom:981px;}
#t6c_520{left:547px;bottom:981px;letter-spacing:0.09px;}
#t6d_520{left:472px;bottom:965px;letter-spacing:-0.11px;}
#t6e_520{left:590px;bottom:965px;}
#t6f_520{left:598px;bottom:966px;letter-spacing:0.08px;}
#t6g_520{left:472px;bottom:950px;letter-spacing:-0.11px;}
#t6h_520{left:593px;bottom:950px;}
#t6i_520{left:601px;bottom:951px;letter-spacing:0.13px;}
#t6j_520{left:472px;bottom:935px;letter-spacing:-0.12px;}
#t6k_520{left:490px;bottom:920px;letter-spacing:-0.13px;}
#t6l_520{left:602px;bottom:920px;}
#t6m_520{left:610px;bottom:920px;letter-spacing:0.12px;}
#t6n_520{left:472px;bottom:904px;letter-spacing:-0.12px;}
#t6o_520{left:604px;bottom:904px;}
#t6p_520{left:611px;bottom:905px;letter-spacing:0.08px;}
#t6q_520{left:472px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6r_520{left:580px;bottom:889px;}
#t6s_520{left:588px;bottom:890px;letter-spacing:0.08px;}
#t6t_520{left:490px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6u_520{left:596px;bottom:874px;}
#t6v_520{left:604px;bottom:875px;letter-spacing:0.09px;}
#t6w_520{left:472px;bottom:859px;letter-spacing:-0.12px;}
#t6x_520{left:472px;bottom:818px;}
#t6y_520{left:472px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6z_520{left:574px;bottom:802px;}
#t70_520{left:582px;bottom:803px;letter-spacing:0.13px;}
#t71_520{left:472px;bottom:787px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t72_520{left:472px;bottom:771px;letter-spacing:-0.12px;}
#t73_520{left:552px;bottom:771px;}
#t74_520{left:559px;bottom:772px;letter-spacing:0.08px;}
#t75_520{left:472px;bottom:731px;}
#t76_520{left:472px;bottom:715px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t77_520{left:604px;bottom:715px;}
#t78_520{left:612px;bottom:716px;letter-spacing:0.13px;}
#t79_520{left:472px;bottom:700px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7a_520{left:472px;bottom:660px;}
#t7b_520{left:472px;bottom:643px;letter-spacing:-0.11px;}
#t7c_520{left:472px;bottom:603px;}
#t7d_520{left:472px;bottom:587px;letter-spacing:-0.12px;}
#t7e_520{left:527px;bottom:571px;letter-spacing:-0.12px;}
#t7f_520{left:472px;bottom:531px;}
#t7g_520{left:472px;bottom:515px;letter-spacing:-0.18px;}
#t7h_520{left:490px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7i_520{left:508px;bottom:486px;letter-spacing:0.11px;}
#t7j_520{left:626px;bottom:485px;}
#t7k_520{left:634px;bottom:486px;letter-spacing:0.12px;}
#t7l_520{left:658px;bottom:485px;}
#t7m_520{left:666px;bottom:486px;letter-spacing:0.12px;}
#t7n_520{left:690px;bottom:485px;}
#t7o_520{left:698px;bottom:486px;letter-spacing:0.12px;}
#t7p_520{left:722px;bottom:485px;}
#t7q_520{left:730px;bottom:486px;letter-spacing:0.12px;}
#t7r_520{left:761px;bottom:485px;}
#t7s_520{left:769px;bottom:486px;letter-spacing:0.12px;}
#t7t_520{left:800px;bottom:485px;}
#t7u_520{left:808px;bottom:486px;letter-spacing:0.12px;}
#t7v_520{left:839px;bottom:485px;}
#t7w_520{left:527px;bottom:472px;letter-spacing:0.09px;}
#t7x_520{left:508px;bottom:458px;letter-spacing:0.12px;}
#t7y_520{left:661px;bottom:458px;}
#t7z_520{left:668px;bottom:458px;letter-spacing:0.12px;}
#t80_520{left:693px;bottom:458px;}
#t81_520{left:700px;bottom:458px;letter-spacing:0.09px;}
#t82_520{left:725px;bottom:458px;}
#t83_520{left:733px;bottom:458px;letter-spacing:0.09px;}
#t84_520{left:757px;bottom:458px;}
#t85_520{left:765px;bottom:458px;letter-spacing:0.09px;}
#t86_520{left:796px;bottom:458px;}
#t87_520{left:803px;bottom:458px;letter-spacing:0.12px;}
#t88_520{left:835px;bottom:458px;}
#t89_520{left:527px;bottom:445px;letter-spacing:0.09px;}
#t8a_520{left:558px;bottom:444px;}
#t8b_520{left:566px;bottom:445px;letter-spacing:0.09px;}
#t8c_520{left:508px;bottom:431px;letter-spacing:0.12px;}
#t8d_520{left:661px;bottom:430px;}
#t8e_520{left:668px;bottom:431px;letter-spacing:0.12px;}
#t8f_520{left:693px;bottom:430px;}
#t8g_520{left:700px;bottom:431px;letter-spacing:0.09px;}
#t8h_520{left:725px;bottom:430px;}
#t8i_520{left:733px;bottom:431px;letter-spacing:0.12px;}
#t8j_520{left:764px;bottom:430px;}
#t8k_520{left:771px;bottom:431px;letter-spacing:0.12px;}
#t8l_520{left:803px;bottom:430px;}
#t8m_520{left:810px;bottom:431px;letter-spacing:0.12px;}
#t8n_520{left:841px;bottom:430px;}
#t8o_520{left:527px;bottom:417px;letter-spacing:0.09px;}
#t8p_520{left:558px;bottom:416px;}
#t8q_520{left:566px;bottom:417px;letter-spacing:0.09px;}
#t8r_520{left:508px;bottom:403px;letter-spacing:0.12px;}
#t8s_520{left:661px;bottom:403px;}
#t8t_520{left:668px;bottom:403px;letter-spacing:0.12px;}
#t8u_520{left:693px;bottom:403px;}
#t8v_520{left:700px;bottom:403px;letter-spacing:0.09px;}
#t8w_520{left:725px;bottom:403px;}
#t8x_520{left:733px;bottom:403px;letter-spacing:0.12px;}
#t8y_520{left:764px;bottom:403px;}
#t8z_520{left:771px;bottom:403px;letter-spacing:0.12px;}
#t90_520{left:803px;bottom:403px;}
#t91_520{left:810px;bottom:403px;letter-spacing:0.12px;}
#t92_520{left:841px;bottom:403px;}
#t93_520{left:527px;bottom:390px;letter-spacing:0.09px;}
#t94_520{left:558px;bottom:389px;}
#t95_520{left:566px;bottom:390px;letter-spacing:0.09px;}
#t96_520{left:508px;bottom:376px;letter-spacing:0.12px;}
#t97_520{left:661px;bottom:375px;}
#t98_520{left:668px;bottom:376px;letter-spacing:0.12px;}
#t99_520{left:693px;bottom:375px;}
#t9a_520{left:700px;bottom:376px;letter-spacing:0.09px;}
#t9b_520{left:725px;bottom:375px;}
#t9c_520{left:733px;bottom:376px;letter-spacing:0.12px;}
#t9d_520{left:764px;bottom:375px;}
#t9e_520{left:771px;bottom:376px;letter-spacing:0.12px;}
#t9f_520{left:803px;bottom:375px;}
#t9g_520{left:810px;bottom:376px;letter-spacing:0.12px;}
#t9h_520{left:841px;bottom:375px;}
#t9i_520{left:527px;bottom:362px;letter-spacing:0.09px;}
#t9j_520{left:558px;bottom:361px;}
#t9k_520{left:566px;bottom:362px;letter-spacing:0.09px;}
#t9l_520{left:508px;bottom:348px;letter-spacing:0.12px;}
#t9m_520{left:663px;bottom:348px;}
#t9n_520{left:671px;bottom:348px;letter-spacing:0.12px;}
#t9o_520{left:696px;bottom:348px;}
#t9p_520{left:703px;bottom:348px;letter-spacing:0.12px;}
#t9q_520{left:728px;bottom:348px;}
#t9r_520{left:735px;bottom:348px;letter-spacing:0.12px;}
#t9s_520{left:760px;bottom:348px;}
#t9t_520{left:767px;bottom:348px;letter-spacing:0.12px;}
#t9u_520{left:799px;bottom:348px;}
#t9v_520{left:806px;bottom:348px;letter-spacing:0.12px;}
#t9w_520{left:837px;bottom:348px;}
#t9x_520{left:527px;bottom:335px;letter-spacing:0.09px;}
#t9y_520{left:558px;bottom:334px;}
#t9z_520{left:566px;bottom:335px;letter-spacing:0.09px;}
#ta0_520{left:508px;bottom:321px;letter-spacing:0.11px;}
#ta1_520{left:652px;bottom:320px;}
#ta2_520{left:659px;bottom:321px;letter-spacing:0.12px;}
#ta3_520{left:684px;bottom:320px;}
#ta4_520{left:691px;bottom:321px;letter-spacing:0.12px;}
#ta5_520{left:716px;bottom:320px;}
#ta6_520{left:724px;bottom:321px;letter-spacing:0.12px;}
#ta7_520{left:748px;bottom:320px;}
#ta8_520{left:756px;bottom:321px;letter-spacing:0.12px;}
#ta9_520{left:787px;bottom:320px;}
#taa_520{left:794px;bottom:321px;letter-spacing:0.12px;}
#tab_520{left:826px;bottom:320px;}
#tac_520{left:527px;bottom:307px;letter-spacing:0.09px;}
#tad_520{left:558px;bottom:306px;}
#tae_520{left:566px;bottom:307px;letter-spacing:0.09px;}
#taf_520{left:508px;bottom:293px;letter-spacing:0.11px;}
#tag_520{left:620px;bottom:293px;}
#tah_520{left:628px;bottom:293px;letter-spacing:0.09px;}
#tai_520{left:652px;bottom:293px;}
#taj_520{left:660px;bottom:293px;letter-spacing:0.09px;}
#tak_520{left:684px;bottom:293px;}
#tal_520{left:692px;bottom:293px;letter-spacing:0.09px;}
#tam_520{left:716px;bottom:293px;}
#tan_520{left:724px;bottom:293px;letter-spacing:0.09px;}
#tao_520{left:755px;bottom:293px;}
#tap_520{left:763px;bottom:293px;letter-spacing:0.09px;}
#taq_520{left:794px;bottom:293px;}
#tar_520{left:802px;bottom:293px;letter-spacing:0.09px;}
#tas_520{left:833px;bottom:293px;}
#tat_520{left:527px;bottom:280px;letter-spacing:0.09px;}
#tau_520{left:508px;bottom:266px;letter-spacing:0.12px;}
#tav_520{left:681px;bottom:265px;}
#taw_520{left:688px;bottom:266px;letter-spacing:0.09px;}
#tax_520{left:713px;bottom:265px;}
#tay_520{left:721px;bottom:266px;letter-spacing:0.12px;}
#taz_520{left:745px;bottom:265px;}
#tb0_520{left:752px;bottom:266px;letter-spacing:0.12px;}
#tb1_520{left:777px;bottom:265px;}
#tb2_520{left:785px;bottom:266px;letter-spacing:0.12px;}
#tb3_520{left:816px;bottom:265px;}
#tb4_520{left:527px;bottom:252px;letter-spacing:0.09px;}
#tb5_520{left:558px;bottom:251px;}
#tb6_520{left:566px;bottom:252px;letter-spacing:0.09px;}
#tb7_520{left:597px;bottom:251px;}
#tb8_520{left:604px;bottom:252px;letter-spacing:0.09px;}
#tb9_520{left:508px;bottom:238px;letter-spacing:0.12px;}
#tba_520{left:692px;bottom:238px;}
#tbb_520{left:699px;bottom:238px;letter-spacing:0.12px;}
#tbc_520{left:724px;bottom:238px;}
#tbd_520{left:731px;bottom:238px;letter-spacing:0.12px;}
#tbe_520{left:756px;bottom:238px;}
#tbf_520{left:763px;bottom:238px;letter-spacing:0.12px;}
#tbg_520{left:788px;bottom:238px;}
#tbh_520{left:795px;bottom:238px;letter-spacing:0.09px;}
#tbi_520{left:820px;bottom:238px;}
#tbj_520{left:527px;bottom:225px;letter-spacing:0.09px;}
#tbk_520{left:558px;bottom:224px;}
#tbl_520{left:566px;bottom:225px;letter-spacing:0.09px;}
#tbm_520{left:597px;bottom:224px;}
#tbn_520{left:604px;bottom:225px;letter-spacing:0.09px;}
#tbo_520{left:636px;bottom:224px;}
#tbp_520{left:643px;bottom:225px;letter-spacing:0.09px;}
#tbq_520{left:675px;bottom:224px;}
#tbr_520{left:682px;bottom:225px;letter-spacing:0.09px;}
#tbs_520{left:713px;bottom:224px;}
#tbt_520{left:721px;bottom:225px;letter-spacing:0.12px;}
#tbu_520{left:752px;bottom:224px;}
#tbv_520{left:760px;bottom:225px;letter-spacing:0.12px;}
#tbw_520{left:791px;bottom:224px;}
#tbx_520{left:799px;bottom:225px;letter-spacing:0.12px;}
#tby_520{left:830px;bottom:224px;}
#tbz_520{left:527px;bottom:211px;letter-spacing:0.09px;}
#tc0_520{left:508px;bottom:197px;letter-spacing:0.12px;}
#tc1_520{left:662px;bottom:196px;}
#tc2_520{left:670px;bottom:197px;letter-spacing:0.12px;}
#tc3_520{left:472px;bottom:157px;}
#tc4_520{left:472px;bottom:140px;letter-spacing:-0.12px;}

.s1{font-size:14px;font-family:Verdana-Bold_157;color:#0860A8;}
.s2{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s3{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4{font-size:17px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5{font-size:14px;font-family:Arial_159;color:#000;}
.s6{font-size:12px;font-family:Arial_159;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts520" type="text/css" >

@font-face {
	font-family: Arial_159;
	src: url("fonts/Arial_159.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_157;
	src: url("fonts/Verdana-Bold_157.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg520Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg520" style="-webkit-user-select: none;"><object width="935" height="1210" data="520/520.svg" type="image/svg+xml" id="pdf520" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_520" class="t s1">INDEX </span>
<span id="t2_520" class="t s2">INDEX-2 </span><span id="t3_520" class="t s2">Vol. 4 </span>
<span id="t4_520" class="t s3">interrupt descriptor table (see IDT) </span>
<span id="t5_520" class="t s3">IPI (see interprocessor interrupt) </span>
<span id="t6_520" class="t s4">L </span>
<span id="t7_520" class="t s3">Last branch </span>
<span id="t8_520" class="t s3">record stack</span><span id="t9_520" class="t s5">, </span><span id="ta_520" class="t s6">2-382</span><span id="tb_520" class="t s5">, </span><span id="tc_520" class="t s6">2-383</span><span id="td_520" class="t s5">, </span><span id="te_520" class="t s6">2-392 </span>
<span id="tf_520" class="t s3">Local descriptor table register (see LDTR) </span>
<span id="tg_520" class="t s3">Local descriptor table (see LDT) </span>
<span id="th_520" class="t s3">LVT (see Local vector table) </span>
<span id="ti_520" class="t s4">M </span>
<span id="tj_520" class="t s3">Memory type range registers (see MTRRs) </span>
<span id="tk_520" class="t s3">Model-specific registers (see MSRs) </span>
<span id="tl_520" class="t s3">Modes of operation (see Operating modes) </span>
<span id="tm_520" class="t s3">MSRs </span>
<span id="tn_520" class="t s3">architectural</span><span id="to_520" class="t s5">, </span><span id="tp_520" class="t s6">2-3 </span>
<span id="tq_520" class="t s3">list of</span><span id="tr_520" class="t s5">, </span><span id="ts_520" class="t s6">2-1 </span>
<span id="tt_520" class="t s3">P6 family processors</span><span id="tu_520" class="t s5">, </span><span id="tv_520" class="t s6">2-413 </span>
<span id="tw_520" class="t s3">Pentium 4 processor</span><span id="tx_520" class="t s5">, </span><span id="ty_520" class="t s6">2-67</span><span id="tz_520" class="t s5">, </span><span id="t10_520" class="t s6">2-81</span><span id="t11_520" class="t s5">, </span><span id="t12_520" class="t s6">2-209</span><span id="t13_520" class="t s5">, </span><span id="t14_520" class="t s6">2-225</span><span id="t15_520" class="t s5">, </span><span id="t16_520" class="t s6">2-243</span><span id="t17_520" class="t s5">, </span><span id="t18_520" class="t s6">2-370</span><span id="t19_520" class="t s5">, </span>
<span id="t1a_520" class="t s6">2-396 </span>
<span id="t1b_520" class="t s3">Pentium processors</span><span id="t1c_520" class="t s5">, </span><span id="t1d_520" class="t s6">2-422</span><span id="t1e_520" class="t s5">, </span><span id="t1f_520" class="t s6">2-502 </span>
<span id="t1g_520" class="t s3">MSR_DEBUGCTLA MSR</span><span id="t1h_520" class="t s5">, </span><span id="t1i_520" class="t s6">2-382 </span>
<span id="t1j_520" class="t s3">MSR_DEBUGCTLB MSR</span><span id="t1k_520" class="t s5">, </span><span id="t1l_520" class="t s6">2-76</span><span id="t1m_520" class="t s5">, </span><span id="t1n_520" class="t s6">2-88</span><span id="t1o_520" class="t s5">, </span><span id="t1p_520" class="t s6">2-96</span><span id="t1q_520" class="t s5">, </span><span id="t1r_520" class="t s6">2-149</span><span id="t1s_520" class="t s5">, </span><span id="t1t_520" class="t s6">2-186</span><span id="t1u_520" class="t s5">, </span><span id="t1v_520" class="t s6">2-228</span><span id="t1w_520" class="t s5">, </span><span id="t1x_520" class="t s6">2-362</span><span id="t1y_520" class="t s5">, </span>
<span id="t1z_520" class="t s6">2-403</span><span id="t20_520" class="t s5">, </span><span id="t21_520" class="t s6">2-412 </span>
<span id="t22_520" class="t s3">MSR_EBC_FREQUENCY_ID MSR</span><span id="t23_520" class="t s5">, </span><span id="t24_520" class="t s6">2-373</span><span id="t25_520" class="t s5">, </span><span id="t26_520" class="t s6">2-374 </span>
<span id="t27_520" class="t s3">MSR_EBC_HARD_POWERON MSR</span><span id="t28_520" class="t s5">, </span><span id="t29_520" class="t s6">2-371 </span>
<span id="t2a_520" class="t s3">MSR_EBC_SOFT_POWERON MSR</span><span id="t2b_520" class="t s5">, </span><span id="t2c_520" class="t s6">2-372</span><span id="t2d_520" class="t s5">, </span><span id="t2e_520" class="t s6">2-444 </span>
<span id="t2f_520" class="t s3">MSR_LASTBRANCH _TOS</span><span id="t2g_520" class="t s5">, </span><span id="t2h_520" class="t s6">2-382 </span>
<span id="t2i_520" class="t s3">MSR_LASTBRANCH_0_TO_IP</span><span id="t2j_520" class="t s5">, </span><span id="t2k_520" class="t s6">2-394 </span>
<span id="t2l_520" class="t s3">MSR_LASTBRANCH_n MSR</span><span id="t2m_520" class="t s5">, </span><span id="t2n_520" class="t s6">2-383</span><span id="t2o_520" class="t s5">, </span><span id="t2p_520" class="t s6">2-447 </span>
<span id="t2q_520" class="t s3">MSR_LASTBRANCH_n_FROM_IP MSR</span><span id="t2r_520" class="t s5">, </span><span id="t2s_520" class="t s6">2-392 </span>
<span id="t2t_520" class="t s3">MSR_LASTBRANCH_n_TO_LIP MSR</span><span id="t2u_520" class="t s5">, </span><span id="t2v_520" class="t s6">2-394 </span>
<span id="t2w_520" class="t s3">MSR_LER_FROM_LIP MSR</span><span id="t2x_520" class="t s5">, </span><span id="t2y_520" class="t s6">2-382 </span>
<span id="t2z_520" class="t s3">MSR_LER_TO_LIP MSR</span><span id="t30_520" class="t s5">, </span><span id="t31_520" class="t s6">2-382 </span>
<span id="t32_520" class="t s3">MSR_PEBS_MATRIX_VERT MSR</span><span id="t33_520" class="t s5">, </span><span id="t34_520" class="t s6">2-389</span><span id="t35_520" class="t s5">, </span><span id="t36_520" class="t s6">2-479 </span>
<span id="t37_520" class="t s3">MSR_PLATFORM_BRV</span><span id="t38_520" class="t s5">, </span><span id="t39_520" class="t s6">2-381</span><span id="t3a_520" class="t s5">, </span><span id="t3b_520" class="t s6">2-482 </span>
<span id="t3c_520" class="t s4">N </span>
<span id="t3d_520" class="t s3">NetBurst microarchitecture (see Intel NetBurst microarchitecture) </span>
<span id="t3e_520" class="t s3">Nonmaskable interrupt (see NMI) </span>
<span id="t3f_520" class="t s3">Notation </span>
<span id="t3g_520" class="t s3">bit and byte order</span><span id="t3h_520" class="t s5">, </span><span id="t3i_520" class="t s6">1-5 </span>
<span id="t3j_520" class="t s3">conventions</span><span id="t3k_520" class="t s5">, </span><span id="t3l_520" class="t s6">1-5 </span>
<span id="t3m_520" class="t s3">exceptions</span><span id="t3n_520" class="t s5">, </span><span id="t3o_520" class="t s6">1-7 </span>
<span id="t3p_520" class="t s3">hexadecimal and binary numbers</span><span id="t3q_520" class="t s5">, </span><span id="t3r_520" class="t s6">1-6 </span>
<span id="t3s_520" class="t s3">Instructions </span>
<span id="t3t_520" class="t s2">operands</span><span id="t3u_520" class="t s5">, </span><span id="t3v_520" class="t s6">1-6 </span>
<span id="t3w_520" class="t s3">reserved bits</span><span id="t3x_520" class="t s5">, </span><span id="t3y_520" class="t s6">1-5 </span>
<span id="t3z_520" class="t s3">segmented addressing</span><span id="t40_520" class="t s5">, </span><span id="t41_520" class="t s6">1-6 </span>
<span id="t42_520" class="t s4">O </span>
<span id="t43_520" class="t s3">Operands </span>
<span id="t44_520" class="t s3">instruction</span><span id="t45_520" class="t s5">, </span><span id="t46_520" class="t s6">1-6 </span>
<span id="t47_520" class="t s4">P </span>
<span id="t48_520" class="t s3">P5_MC_ADDR MSR</span><span id="t49_520" class="t s5">, </span><span id="t4a_520" class="t s6">2-68</span><span id="t4b_520" class="t s5">, </span><span id="t4c_520" class="t s6">2-82</span><span id="t4d_520" class="t s5">, </span><span id="t4e_520" class="t s6">2-93</span><span id="t4f_520" class="t s5">, </span><span id="t4g_520" class="t s6">2-141</span><span id="t4h_520" class="t s5">, </span><span id="t4i_520" class="t s6">2-178</span><span id="t4j_520" class="t s5">, </span><span id="t4k_520" class="t s6">2-354</span><span id="t4l_520" class="t s5">, </span><span id="t4m_520" class="t s6">2-397</span><span id="t4n_520" class="t s5">, </span>
<span id="t4o_520" class="t s6">2-406</span><span id="t4p_520" class="t s5">, </span><span id="t4q_520" class="t s6">2-413</span><span id="t4r_520" class="t s5">, </span><span id="t4s_520" class="t s6">2-423 </span>
<span id="t4t_520" class="t s3">P5_MC_TYPE MSR</span><span id="t4u_520" class="t s5">, </span><span id="t4v_520" class="t s6">2-68</span><span id="t4w_520" class="t s5">, </span><span id="t4x_520" class="t s6">2-82</span><span id="t4y_520" class="t s5">, </span><span id="t4z_520" class="t s6">2-93</span><span id="t50_520" class="t s5">, </span><span id="t51_520" class="t s6">2-141</span><span id="t52_520" class="t s5">, </span><span id="t53_520" class="t s6">2-178</span><span id="t54_520" class="t s5">, </span><span id="t55_520" class="t s6">2-354</span><span id="t56_520" class="t s5">, </span><span id="t57_520" class="t s6">2-397</span><span id="t58_520" class="t s5">, </span>
<span id="t59_520" class="t s6">2-407</span><span id="t5a_520" class="t s5">, </span><span id="t5b_520" class="t s6">2-413</span><span id="t5c_520" class="t s5">, </span><span id="t5d_520" class="t s6">2-423 </span>
<span id="t5e_520" class="t s3">P6 family processors </span>
<span id="t5f_520" class="t s3">description of</span><span id="t5g_520" class="t s5">, </span><span id="t5h_520" class="t s6">1-1 </span>
<span id="t5i_520" class="t s3">MSR supported by</span><span id="t5j_520" class="t s5">, </span><span id="t5k_520" class="t s6">2-413 </span>
<span id="t5l_520" class="t s3">Page frame (see Page) </span>
<span id="t5m_520" class="t s3">PDBR (see CR3 control register) </span>
<span id="t5n_520" class="t s3">PEBS_UNAVAILABLE flag </span>
<span id="t5o_520" class="t s3">IA32_MISC_ENABLE MSR</span><span id="t5p_520" class="t s5">, </span><span id="t5q_520" class="t s6">2-380 </span>
<span id="t5r_520" class="t s3">Pentium 4 processor</span><span id="t5s_520" class="t s5">, </span><span id="t5t_520" class="t s6">1-1 </span>
<span id="t5u_520" class="t s3">MSRs supported</span><span id="t5v_520" class="t s5">, </span><span id="t5w_520" class="t s6">2-67</span><span id="t5x_520" class="t s5">, </span><span id="t5y_520" class="t s6">2-81</span><span id="t5z_520" class="t s5">, </span><span id="t60_520" class="t s6">2-93</span><span id="t61_520" class="t s5">, </span><span id="t62_520" class="t s6">2-109</span><span id="t63_520" class="t s5">, </span><span id="t64_520" class="t s6">2-111</span><span id="t65_520" class="t s5">, </span><span id="t66_520" class="t s6">2-135</span><span id="t67_520" class="t s5">, </span><span id="t68_520" class="t s6">2-139</span><span id="t69_520" class="t s5">, </span>
<span id="t6a_520" class="t s6">2-370</span><span id="t6b_520" class="t s5">, </span><span id="t6c_520" class="t s6">2-396 </span>
<span id="t6d_520" class="t s3">Pentium II processor</span><span id="t6e_520" class="t s5">, </span><span id="t6f_520" class="t s6">1-3 </span>
<span id="t6g_520" class="t s3">Pentium III processor</span><span id="t6h_520" class="t s5">, </span><span id="t6i_520" class="t s6">1-3 </span>
<span id="t6j_520" class="t s3">Pentium M processor </span>
<span id="t6k_520" class="t s3">MSRs supported by</span><span id="t6l_520" class="t s5">, </span><span id="t6m_520" class="t s6">2-406 </span>
<span id="t6n_520" class="t s3">Pentium Pro processor</span><span id="t6o_520" class="t s5">, </span><span id="t6p_520" class="t s6">1-3 </span>
<span id="t6q_520" class="t s3">Pentium processor</span><span id="t6r_520" class="t s5">, </span><span id="t6s_520" class="t s6">1-1 </span>
<span id="t6t_520" class="t s3">MSR supported by</span><span id="t6u_520" class="t s5">, </span><span id="t6v_520" class="t s6">2-422 </span>
<span id="t6w_520" class="t s3">Precise event-based sampling (see PEBS) </span>
<span id="t6x_520" class="t s4">R </span>
<span id="t6y_520" class="t s3">Related literature</span><span id="t6z_520" class="t s5">, </span><span id="t70_520" class="t s6">1-8 </span>
<span id="t71_520" class="t s3">Requested privilege level (see RPL) </span>
<span id="t72_520" class="t s3">Reserved bits</span><span id="t73_520" class="t s5">, </span><span id="t74_520" class="t s6">1-5 </span>
<span id="t75_520" class="t s4">S </span>
<span id="t76_520" class="t s3">Segmented addressing</span><span id="t77_520" class="t s5">, </span><span id="t78_520" class="t s6">1-6 </span>
<span id="t79_520" class="t s3">System-management mode (see SMM) </span>
<span id="t7a_520" class="t s4">T </span>
<span id="t7b_520" class="t s3">Translation lookaside buffer (see TLB) </span>
<span id="t7c_520" class="t s4">U </span>
<span id="t7d_520" class="t s3">Uncached (UC) memory type (see Strong uncached (UC) memory </span>
<span id="t7e_520" class="t s3">type) </span>
<span id="t7f_520" class="t s4">V </span>
<span id="t7g_520" class="t s3">VMX </span>
<span id="t7h_520" class="t s3">capability MSRs </span>
<span id="t7i_520" class="t s2">IA32_VMX_BASIC MSR</span><span id="t7j_520" class="t s5">, </span><span id="t7k_520" class="t s6">2-79</span><span id="t7l_520" class="t s5">, </span><span id="t7m_520" class="t s6">2-90</span><span id="t7n_520" class="t s5">, </span><span id="t7o_520" class="t s6">2-99</span><span id="t7p_520" class="t s5">, </span><span id="t7q_520" class="t s6">2-154</span><span id="t7r_520" class="t s5">, </span><span id="t7s_520" class="t s6">2-192</span><span id="t7t_520" class="t s5">, </span><span id="t7u_520" class="t s6">2-391</span><span id="t7v_520" class="t s5">, </span>
<span id="t7w_520" class="t s6">2-405 </span>
<span id="t7x_520" class="t s2">IA32_VMX_CR0_FIXED0 MSR</span><span id="t7y_520" class="t s5">, </span><span id="t7z_520" class="t s6">2-80</span><span id="t80_520" class="t s5">, </span><span id="t81_520" class="t s6">2-91</span><span id="t82_520" class="t s5">, </span><span id="t83_520" class="t s6">2-99</span><span id="t84_520" class="t s5">, </span><span id="t85_520" class="t s6">2-155</span><span id="t86_520" class="t s5">, </span><span id="t87_520" class="t s6">2-193</span><span id="t88_520" class="t s5">, </span>
<span id="t89_520" class="t s6">2-392</span><span id="t8a_520" class="t s5">, </span><span id="t8b_520" class="t s6">2-405 </span>
<span id="t8c_520" class="t s2">IA32_VMX_CR0_FIXED1 MSR</span><span id="t8d_520" class="t s5">, </span><span id="t8e_520" class="t s6">2-80</span><span id="t8f_520" class="t s5">, </span><span id="t8g_520" class="t s6">2-91</span><span id="t8h_520" class="t s5">, </span><span id="t8i_520" class="t s6">2-100</span><span id="t8j_520" class="t s5">, </span><span id="t8k_520" class="t s6">2-155</span><span id="t8l_520" class="t s5">, </span><span id="t8m_520" class="t s6">2-193</span><span id="t8n_520" class="t s5">, </span>
<span id="t8o_520" class="t s6">2-392</span><span id="t8p_520" class="t s5">, </span><span id="t8q_520" class="t s6">2-406 </span>
<span id="t8r_520" class="t s2">IA32_VMX_CR4_FIXED0 MSR</span><span id="t8s_520" class="t s5">, </span><span id="t8t_520" class="t s6">2-80</span><span id="t8u_520" class="t s5">, </span><span id="t8v_520" class="t s6">2-91</span><span id="t8w_520" class="t s5">, </span><span id="t8x_520" class="t s6">2-100</span><span id="t8y_520" class="t s5">, </span><span id="t8z_520" class="t s6">2-155</span><span id="t90_520" class="t s5">, </span><span id="t91_520" class="t s6">2-193</span><span id="t92_520" class="t s5">, </span>
<span id="t93_520" class="t s6">2-392</span><span id="t94_520" class="t s5">, </span><span id="t95_520" class="t s6">2-406 </span>
<span id="t96_520" class="t s2">IA32_VMX_CR4_FIXED1 MSR</span><span id="t97_520" class="t s5">, </span><span id="t98_520" class="t s6">2-80</span><span id="t99_520" class="t s5">, </span><span id="t9a_520" class="t s6">2-91</span><span id="t9b_520" class="t s5">, </span><span id="t9c_520" class="t s6">2-100</span><span id="t9d_520" class="t s5">, </span><span id="t9e_520" class="t s6">2-155</span><span id="t9f_520" class="t s5">, </span><span id="t9g_520" class="t s6">2-193</span><span id="t9h_520" class="t s5">, </span>
<span id="t9i_520" class="t s6">2-392</span><span id="t9j_520" class="t s5">, </span><span id="t9k_520" class="t s6">2-406 </span>
<span id="t9l_520" class="t s2">IA32_VMX_ENTRY_CTLS MSR</span><span id="t9m_520" class="t s5">, </span><span id="t9n_520" class="t s6">2-80</span><span id="t9o_520" class="t s5">, </span><span id="t9p_520" class="t s6">2-91</span><span id="t9q_520" class="t s5">, </span><span id="t9r_520" class="t s6">2-99</span><span id="t9s_520" class="t s5">, </span><span id="t9t_520" class="t s6">2-155</span><span id="t9u_520" class="t s5">, </span><span id="t9v_520" class="t s6">2-192</span><span id="t9w_520" class="t s5">, </span>
<span id="t9x_520" class="t s6">2-392</span><span id="t9y_520" class="t s5">, </span><span id="t9z_520" class="t s6">2-405 </span>
<span id="ta0_520" class="t s2">IA32_VMX_EXIT_CTLS MSR</span><span id="ta1_520" class="t s5">, </span><span id="ta2_520" class="t s6">2-79</span><span id="ta3_520" class="t s5">, </span><span id="ta4_520" class="t s6">2-91</span><span id="ta5_520" class="t s5">, </span><span id="ta6_520" class="t s6">2-99</span><span id="ta7_520" class="t s5">, </span><span id="ta8_520" class="t s6">2-155</span><span id="ta9_520" class="t s5">, </span><span id="taa_520" class="t s6">2-192</span><span id="tab_520" class="t s5">, </span>
<span id="tac_520" class="t s6">2-391</span><span id="tad_520" class="t s5">, </span><span id="tae_520" class="t s6">2-405 </span>
<span id="taf_520" class="t s2">IA32_VMX_MISC MSR</span><span id="tag_520" class="t s5">, </span><span id="tah_520" class="t s6">2-80</span><span id="tai_520" class="t s5">, </span><span id="taj_520" class="t s6">2-91</span><span id="tak_520" class="t s5">, </span><span id="tal_520" class="t s6">2-99</span><span id="tam_520" class="t s5">, </span><span id="tan_520" class="t s6">2-155</span><span id="tao_520" class="t s5">, </span><span id="tap_520" class="t s6">2-193</span><span id="taq_520" class="t s5">, </span><span id="tar_520" class="t s6">2-392</span><span id="tas_520" class="t s5">, </span>
<span id="tat_520" class="t s6">2-405 </span>
<span id="tau_520" class="t s2">IA32_VMX_PINBASED_CTLS MSR</span><span id="tav_520" class="t s5">, </span><span id="taw_520" class="t s6">2-79</span><span id="tax_520" class="t s5">, </span><span id="tay_520" class="t s6">2-91</span><span id="taz_520" class="t s5">, </span><span id="tb0_520" class="t s6">2-99</span><span id="tb1_520" class="t s5">, </span><span id="tb2_520" class="t s6">2-154</span><span id="tb3_520" class="t s5">, </span>
<span id="tb4_520" class="t s6">2-192</span><span id="tb5_520" class="t s5">, </span><span id="tb6_520" class="t s6">2-391</span><span id="tb7_520" class="t s5">, </span><span id="tb8_520" class="t s6">2-405 </span>
<span id="tb9_520" class="t s2">IA32_VMX_PROCBASED_CTLS MSR</span><span id="tba_520" class="t s5">, </span><span id="tbb_520" class="t s6">2-79</span><span id="tbc_520" class="t s5">, </span><span id="tbd_520" class="t s6">2-80</span><span id="tbe_520" class="t s5">, </span><span id="tbf_520" class="t s6">2-91</span><span id="tbg_520" class="t s5">, </span><span id="tbh_520" class="t s6">2-99</span><span id="tbi_520" class="t s5">, </span>
<span id="tbj_520" class="t s6">2-100</span><span id="tbk_520" class="t s5">, </span><span id="tbl_520" class="t s6">2-154</span><span id="tbm_520" class="t s5">, </span><span id="tbn_520" class="t s6">2-155</span><span id="tbo_520" class="t s5">, </span><span id="tbp_520" class="t s6">2-192</span><span id="tbq_520" class="t s5">, </span><span id="tbr_520" class="t s6">2-193</span><span id="tbs_520" class="t s5">, </span><span id="tbt_520" class="t s6">2-228</span><span id="tbu_520" class="t s5">, </span><span id="tbv_520" class="t s6">2-391</span><span id="tbw_520" class="t s5">, </span><span id="tbx_520" class="t s6">2-405</span><span id="tby_520" class="t s5">, </span>
<span id="tbz_520" class="t s6">2-406 </span>
<span id="tc0_520" class="t s2">IA32_VMX_VMCS_ENUM MSR</span><span id="tc1_520" class="t s5">, </span><span id="tc2_520" class="t s6">2-392 </span>
<span id="tc3_520" class="t s4">W </span>
<span id="tc4_520" class="t s3">WC buffer (see Write combining (WC) buffer) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
