<DOC>
<DOCNO>EP-0620648</DOCNO> 
<TEXT>
<INVENTION-TITLE>
ECL-CMOS-level shifter
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2706	H03K190175	H01L2706	H03K190175	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H03K	H01L	H03K	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L27	H03K19	H01L27	H03K19	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
The description relates to a circuit with:   a) a first circuit section in ECL technology with an output stage which has a current source supplying a reference current and provides a complementary output signal at its outputs, b) a second circuit section in MOS technology with an input stage which is supplied by the same operating voltage as the first circuit section, c) a third circuit section connected to the output stage of the first circuit section and the input stage of the second circuit section.   The third circuit section exhibits, as ECL/MOS converter stage for matching the MOS circuit section to the ECL circuit section, the following circuit components:   d) an impedance converter stage connected to the outputs of the output stage of the ECL circuit section, e) an amplifier stage, connected to the output of the impedance converter stage, with two MOS amplifier transistors operated in common-gate mode, f) an active load circuit which is connected to the output of the amplifier stage and which forms the signal output of the ECL/MOS converter stage, and g) a reference branch connected to the amplifier stage, which simulates the voltage ratios of the impedance converter stage, of the amplifier stage and of the ECL output stage.   
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
TEMIC SEMICONDUCTOR GMBH
</APPLICANT-NAME>
<APPLICANT-NAME>
TEMIC SEMICONDUCTOR GMBH
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
SAPOTTA HANS DR DIPL-ING
</INVENTOR-NAME>
<INVENTOR-NAME>
SAPOTTA, HANS, DR. DIPL.-ING.
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
A circuit arrangement including;

a) a first ECL-type circuit section (10) having an output stage
(11) which comprises a current source (SQ
1
) delivering a reference
current (I
1
), and which provides a complementary output signal (U
A
) at
its outputs (A),
b) a second MOS-type circuit section (30) having an input stage
(31) which is supplied with the same operating voltage (U
B
) as the
first circuit section (10),
c) a third circuit section (20) in the form of an ECL-MOS converter
stage for matching the MOS circuit section (30) to the ECL circuit

section (10), said third circuit section being connected to the output
stage (11) of the first circuit section (10) and to the input stage

(31) of the second circuit section (30) and including an impedance
converting stage (21) which is connected to the outputs (A) of the

output stage (11) of the ECL circuit section (10), an amplifier stage
(22) which is connected to the output of the impedance converting

stage (21) and incorporates two MOS amplifier transistors (Q
5
, Q
6
)
connected in common gate configuration, and an active load circuit

(23) which is connected to the output of the amplifier stage (22) and
forms the signal output (OUT) from the ECL-MOS converter stage (20),

characterised in that
d) the ECL-MOS converter stage (20) comprises a reference branch
(24) which is connected to the amplifier stage (22) and simulates the

voltage conditions of the impedance converting stage (21), the
amplifier stage (22) and the ECL output stage (11),
e) the reference branch (24) consists of the series circuit of a
current source (SQ
2
) delivering a reference current (I
2
), an MOS
compensating transistor (Q
9
), a bipolar compensating transistor (Q
10
)
connected up as a diode, and a compensating resistance (R
3
) which is
connected to the
 operating voltage (U
B
).
A circuit arrangement in accordance with Claim 1, characterised in
that the output stage (11) of the ECL circuit section (10) comprises a

differential amplifier stage which includes two transistors (Q
1
, Q
2
) 
and their load resistances (R
1
, R
2
) end is supplied with the reference
current (I
1
) from the current source (SQ
1
).
A circuit arrangement in accordance with Claim 1 or 2,
characterised in that the impedance converter stage (21) is in the

form of an emitter follower consisting of two transistors (Q
3
, Q
4
)
having the same emitter area (F
1
).
A circuit arrangement in accordance with Claim 1 to 3,
characterised in that the reference current (I
2
) from the current
source (SQ
2
) in the reference branch (24), the channel width to
channel length ratio (W/L)
2
 of the MOS compensating transistor (Q
9
),
the emitter area (F
2
) of the bipolar compensating transistor (Q
10
) and
the magnitude of the compensating resistance (R
3
) have a fixed
predetermined relationship (n) with respect to the reference current

(I
1
) of the current source (SQ
1
) in the ECL output stage (11), to the
channel width to channel length ratio (W/L)
1
 of the MOS amplifier
transistors (Q
5
, Q
6
), to the emitter area of the emitter follower
transistors (Q
3
, Q
4
) in the impedance converting stage (21) and to the
load resistances (R
1
, R
2
) in the ECL output stage (11).
A circuit arrangement in accordance with any of the Claims 1 to 4,
characterised in that the amplifier stage (22) comprises two PMOS

amplifier transistors (Q
5
, Q
6
) which are connected in common gate
configuration and have the same channel width to channel length ratio

(W/L)
1
.
A circuit arrangement in accordance with any of the Claims 1 to 5,
characterised in that the load circuit (23) is in the form of a

current mirror circuit incorporating two NMOS transistors (Q
7
, Q
8
).
A circuit arrangement in accordance with any of the Claims 1 to 6,
characterised in that the gate electrode (G) of the MOS compensating

transistor (Q
10
) in the reference branch (24) is connected to its
drain electrode (D), and to the gate electrodes (G) of the two MOS

amplifier transistors (Q
5
, Q
6
) in the amplifier stage (22).
A circuit arrangement in accordance with Claim 7, characterised in
that the MOS compensating transistor (Q
10
) in the reference branch
(24) and the two MOS amplifier transistors (Q
5
, Q
6
) in the amplifier
stage (22) have a common well terminal (B). 
A circuit arrangement in accordance with Claim 8, characterised in
that the common well (B) is in the form of an N-type well.
</CLAIMS>
</TEXT>
</DOC>
