{
  "module_name": "dcn303_resource.c",
  "hash_id": "a9691e1e00d08c625639b5f381ec2fcb80660dbdda029554b40830c86b61afb6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn303/dcn303_resource.c",
  "human_readable_source": "\n \n\n#include \"dcn303_init.h\"\n#include \"dcn303_resource.h\"\n#include \"dcn303_dccg.h\"\n#include \"irq/dcn303/irq_service_dcn303.h\"\n\n#include \"dcn30/dcn30_dio_link_encoder.h\"\n#include \"dcn30/dcn30_dio_stream_encoder.h\"\n#include \"dcn30/dcn30_dpp.h\"\n#include \"dcn30/dcn30_dwb.h\"\n#include \"dcn30/dcn30_hubbub.h\"\n#include \"dcn30/dcn30_hubp.h\"\n#include \"dcn30/dcn30_mmhubbub.h\"\n#include \"dcn30/dcn30_mpc.h\"\n#include \"dcn30/dcn30_opp.h\"\n#include \"dcn30/dcn30_optc.h\"\n#include \"dcn30/dcn30_resource.h\"\n\n#include \"dcn20/dcn20_dsc.h\"\n#include \"dcn20/dcn20_resource.h\"\n\n#include \"dml/dcn30/dcn30_fpu.h\"\n\n#include \"dcn10/dcn10_resource.h\"\n\n#include \"link.h\"\n\n#include \"dce/dce_abm.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"dce/dce_i2c_hw.h\"\n#include \"dce/dce_panel_cntl.h\"\n#include \"dce/dmub_abm.h\"\n#include \"dce/dmub_psr.h\"\n#include \"clk_mgr.h\"\n\n#include \"hw_sequencer_private.h\"\n#include \"reg_helper.h\"\n#include \"resource.h\"\n#include \"vm_helper.h\"\n\n#include \"sienna_cichlid_ip_offset.h\"\n#include \"dcn/dcn_3_0_3_offset.h\"\n#include \"dcn/dcn_3_0_3_sh_mask.h\"\n#include \"dpcs/dpcs_3_0_3_offset.h\"\n#include \"dpcs/dpcs_3_0_3_sh_mask.h\"\n#include \"nbio/nbio_2_3_offset.h\"\n\n#include \"dml/dcn303/dcn303_fpu.h\"\n\n#define DC_LOGGER_INIT(logger)\n\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t\t.disable_dmcu = true,\n\t\t.force_abm_enable = false,\n\t\t.timing_trace = false,\n\t\t.clock_trace = true,\n\t\t.disable_pplib_clock_request = true,\n\t\t.pipe_split_policy = MPC_SPLIT_AVOID,\n\t\t.force_single_disp_pipe_split = false,\n\t\t.disable_dcc = DCC_ENABLE,\n\t\t.vsr_support = true,\n\t\t.performance_trace = false,\n\t\t.max_downscale_src_width = 7680, \n\t\t.disable_pplib_wm_range = false,\n\t\t.scl_reset_length10 = true,\n\t\t.sanity_checks = false,\n\t\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t\t.dwb_fi_phase = -1, \n\t\t.dmub_command_table = true,\n\t\t.exit_idle_opt_for_cursor_updates = true,\n\t\t.disable_idle_power_optimizations = false,\n};\n\nstatic const struct dc_panel_config panel_config_defaults = {\n\t\t.psr = {\n\t\t\t.disable_psr = false,\n\t\t\t.disallow_psrsu = false,\n\t\t\t.disallow_replay = false,\n\t\t},\n};\n\nenum dcn303_clk_src_array_id {\n\tDCN303_CLK_SRC_PLL0,\n\tDCN303_CLK_SRC_PLL1,\n\tDCN303_CLK_SRC_TOTAL\n};\n\nstatic const struct resource_caps res_cap_dcn303 = {\n\t\t.num_timing_generator = 2,\n\t\t.num_opp = 2,\n\t\t.num_video_plane = 2,\n\t\t.num_audio = 2,\n\t\t.num_stream_encoder = 2,\n\t\t.num_dwb = 1,\n\t\t.num_ddc = 2,\n\t\t.num_vmid = 16,\n\t\t.num_mpc_3dlut = 1,\n\t\t.num_dsc = 2,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t\t.per_pixel_alpha = true,\n\t\t.pixel_format_support = {\n\t\t\t\t.argb8888 = true,\n\t\t\t\t.nv12 = true,\n\t\t\t\t.fp16 = true,\n\t\t\t\t.p010 = true,\n\t\t\t\t.ayuv = false,\n\t\t},\n\t\t.max_upscale_factor = {\n\t\t\t\t.argb8888 = 16000,\n\t\t\t\t.nv12 = 16000,\n\t\t\t\t.fp16 = 16000\n\t\t},\n\t\t.max_downscale_factor = {\n\t\t\t\t.argb8888 = 600,\n\t\t\t\t.nv12 = 600,\n\t\t\t\t.fp16 = 600\n\t\t},\n\t\t16,\n\t\t16\n};\n\n \n#define NBIO_BASE_INNER(seg) \\\n\t\tNBIO_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\t\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\tmm ## reg_name\n\n \n#define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name\n\n#define SF(reg_name, field_name, post_fix)\\\n\t\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define SRI(reg_name, block, id)\\\n\t\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + mm ## block ## id ## _ ## reg_name\n\n#define SRI2(reg_name, block, id)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\t\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\tmm ## block ## id ## _ ## reg_name\n\n#define DCCG_SRII(reg_name, block, id)\\\n\t\t.block ## _ ## reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\tmm ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t\t.reg_name[id] = BASE(mm ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\tmm ## reg_name ## _ ## block ## id\n\n#define SRII_DWB(reg_name, temp_name, block, id)\\\n\t\t.reg_name[id] = BASE(mm ## block ## id ## _ ## temp_name ## _BASE_IDX) + \\\n\t\tmm ## block ## id ## _ ## temp_name\n\n#define SF_DWB2(reg_name, block, id, field_name, post_fix)\t\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define SRII_MPC_RMU(reg_name, block, id)\\\n\t\t.RMU##_##reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\tmm ## block ## id ## _ ## reg_name\n\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN30(0)\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define vmid_regs(id)\\\n\t\t[id] = { DCN20_VMID_REG_LIST(id) }\n\nstatic const struct dcn_vmid_registers vmid_regs[] = {\n\t\tvmid_regs(0),\n\t\tvmid_regs(1),\n\t\tvmid_regs(2),\n\t\tvmid_regs(3),\n\t\tvmid_regs(4),\n\t\tvmid_regs(5),\n\t\tvmid_regs(6),\n\t\tvmid_regs(7),\n\t\tvmid_regs(8),\n\t\tvmid_regs(9),\n\t\tvmid_regs(10),\n\t\tvmid_regs(11),\n\t\tvmid_regs(12),\n\t\tvmid_regs(13),\n\t\tvmid_regs(14),\n\t\tvmid_regs(15)\n};\n\nstatic const struct dcn20_vmid_shift vmid_shifts = {\n\t\tDCN20_VMID_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn20_vmid_mask vmid_masks = {\n\t\tDCN20_VMID_MASK_SH_LIST(_MASK)\n};\n\nstatic struct hubbub *dcn303_hubbub_create(struct dc_context *ctx)\n{\n\tint i;\n\n\tstruct dcn20_hubbub *hubbub3 = kzalloc(sizeof(struct dcn20_hubbub), GFP_KERNEL);\n\n\tif (!hubbub3)\n\t\treturn NULL;\n\n\thubbub3_construct(hubbub3, ctx, &hubbub_reg, &hubbub_shift, &hubbub_mask);\n\n\tfor (i = 0; i < res_cap_dcn303.num_vmid; i++) {\n\t\tstruct dcn20_vmid *vmid = &hubbub3->vmid[i];\n\n\t\tvmid->ctx = ctx;\n\n\t\tvmid->regs = &vmid_regs[i];\n\t\tvmid->shifts = &vmid_shifts;\n\t\tvmid->masks = &vmid_masks;\n\t}\n\n\treturn &hubbub3->base;\n}\n\n#define vpg_regs(id)\\\n\t\t[id] = { VPG_DCN3_REG_LIST(id) }\n\nstatic const struct dcn30_vpg_registers vpg_regs[] = {\n\t\tvpg_regs(0),\n\t\tvpg_regs(1),\n\t\tvpg_regs(2)\n};\n\nstatic const struct dcn30_vpg_shift vpg_shift = {\n\t\tDCN3_VPG_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn30_vpg_mask vpg_mask = {\n\t\tDCN3_VPG_MASK_SH_LIST(_MASK)\n};\n\nstatic struct vpg *dcn303_vpg_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn30_vpg *vpg3 = kzalloc(sizeof(struct dcn30_vpg), GFP_KERNEL);\n\n\tif (!vpg3)\n\t\treturn NULL;\n\n\tvpg3_construct(vpg3, ctx, inst, &vpg_regs[inst], &vpg_shift, &vpg_mask);\n\n\treturn &vpg3->base;\n}\n\n#define afmt_regs(id)\\\n\t\t[id] = { AFMT_DCN3_REG_LIST(id) }\n\nstatic const struct dcn30_afmt_registers afmt_regs[] = {\n\t\tafmt_regs(0),\n\t\tafmt_regs(1),\n\t\tafmt_regs(2)\n};\n\nstatic const struct dcn30_afmt_shift afmt_shift = {\n\t\tDCN3_AFMT_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn30_afmt_mask afmt_mask = {\n\t\tDCN3_AFMT_MASK_SH_LIST(_MASK)\n};\n\nstatic struct afmt *dcn303_afmt_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn30_afmt *afmt3 = kzalloc(sizeof(struct dcn30_afmt), GFP_KERNEL);\n\n\tif (!afmt3)\n\t\treturn NULL;\n\n\tafmt3_construct(afmt3, ctx, inst, &afmt_regs[inst], &afmt_shift, &afmt_mask);\n\n\treturn &afmt3->base;\n}\n\n#define audio_regs(id)\\\n\t\t[id] = { AUD_COMMON_REG_LIST(id) }\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\t\taudio_regs(0),\n\t\taudio_regs(1),\n\t\taudio_regs(2),\n\t\taudio_regs(3),\n\t\taudio_regs(4),\n\t\taudio_regs(5),\n\t\taudio_regs(6)\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\nstatic struct audio *dcn303_create_audio(struct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst, &audio_regs[inst], &audio_shift, &audio_mask);\n}\n\n#define stream_enc_regs(id)\\\n\t\t[id] = { SE_DCN3_REG_LIST(id) }\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\t\tstream_enc_regs(0),\n\t\tstream_enc_regs(1)\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic struct stream_encoder *dcn303_stream_encoder_create(enum engine_id eng_id, struct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1;\n\tstruct vpg *vpg;\n\tstruct afmt *afmt;\n\tint vpg_inst;\n\tint afmt_inst;\n\n\t \n\tif (eng_id <= ENGINE_ID_DIGB) {\n\t\tvpg_inst = eng_id;\n\t\tafmt_inst = eng_id;\n\t} else\n\t\treturn NULL;\n\n\tenc1 = kzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\tvpg = dcn303_vpg_create(ctx, vpg_inst);\n\tafmt = dcn303_afmt_create(ctx, afmt_inst);\n\n\tif (!enc1 || !vpg || !afmt) {\n\t\tkfree(enc1);\n\t\tkfree(vpg);\n\t\tkfree(afmt);\n\t\treturn NULL;\n\t}\n\n\tdcn30_dio_stream_encoder_construct(enc1, ctx, ctx->dc_bios, eng_id, vpg, afmt, &stream_enc_regs[eng_id],\n\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\n#define clk_src_regs(index, pllid)\\\n\t\t[index] = { CS_COMMON_REG_LIST_DCN3_03(index, pllid) }\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\t\tclk_src_regs(0, A),\n\t\tclk_src_regs(1, B)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\nstatic struct clock_source *dcn303_clock_source_create(struct dc_context *ctx, struct dc_bios *bios,\n\t\tenum clock_source_id id, const struct dce110_clk_src_regs *regs, bool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src = kzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn3_clk_src_construct(clk_src, ctx, bios, id, regs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN303_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN303_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN303_MASK_SH_LIST(_MASK)\n};\n\nstatic struct dce_hwseq *dcn303_hwseq_create(struct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\n\n#define hubp_regs(id)\\\n\t\t[id] = { HUBP_REG_LIST_DCN30(id) }\n\nstatic const struct dcn_hubp2_registers hubp_regs[] = {\n\t\thubp_regs(0),\n\t\thubp_regs(1)\n};\n\nstatic const struct dcn_hubp2_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn_hubp2_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic struct hubp *dcn303_hubp_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_hubp *hubp2 = kzalloc(sizeof(struct dcn20_hubp), GFP_KERNEL);\n\n\tif (!hubp2)\n\t\treturn NULL;\n\n\tif (hubp3_construct(hubp2, ctx, inst, &hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp2->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(hubp2);\n\treturn NULL;\n}\n\n#define dpp_regs(id)\\\n\t\t[id] = { DPP_REG_LIST_DCN30(id) }\n\nstatic const struct dcn3_dpp_registers dpp_regs[] = {\n\t\tdpp_regs(0),\n\t\tdpp_regs(1)\n};\n\nstatic const struct dcn3_dpp_shift tf_shift = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30(__SHIFT)\n};\n\nstatic const struct dcn3_dpp_mask tf_mask = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30(_MASK)\n};\n\nstatic struct dpp *dcn303_dpp_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn3_dpp *dpp = kzalloc(sizeof(struct dcn3_dpp), GFP_KERNEL);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tif (dpp3_construct(dpp, ctx, inst, &dpp_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(dpp);\n\treturn NULL;\n}\n\n#define opp_regs(id)\\\n\t\t[id] = { OPP_REG_LIST_DCN30(id) }\n\nstatic const struct dcn20_opp_registers opp_regs[] = {\n\t\topp_regs(0),\n\t\topp_regs(1)\n};\n\nstatic const struct dcn20_opp_shift opp_shift = {\n\t\tOPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_opp_mask opp_mask = {\n\t\tOPP_MASK_SH_LIST_DCN20(_MASK)\n};\n\nstatic struct output_pixel_processor *dcn303_opp_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_opp *opp = kzalloc(sizeof(struct dcn20_opp), GFP_KERNEL);\n\n\tif (!opp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_opp_construct(opp, ctx, inst, &opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\n#define optc_regs(id)\\\n\t\t[id] = { OPTC_COMMON_REG_LIST_DCN3_0(id) }\n\nstatic const struct dcn_optc_registers optc_regs[] = {\n\t\toptc_regs(0),\n\t\toptc_regs(1)\n};\n\nstatic const struct dcn_optc_shift optc_shift = {\n\t\tOPTC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask optc_mask = {\n\t\tOPTC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic struct timing_generator *dcn303_timing_generator_create(struct dc_context *ctx, uint32_t instance)\n{\n\tstruct optc *tgn10 = kzalloc(sizeof(struct optc), GFP_KERNEL);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &optc_regs[instance];\n\ttgn10->tg_shift = &optc_shift;\n\ttgn10->tg_mask = &optc_mask;\n\n\tdcn30_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct dcn30_mpc_registers mpc_regs = {\n\t\tMPC_REG_LIST_DCN3_0(0),\n\t\tMPC_REG_LIST_DCN3_0(1),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(0),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(1),\n\t\tMPC_RMU_GLOBAL_REG_LIST_DCN3AG,\n\t\tMPC_RMU_REG_LIST_DCN3AG(0),\n\t\tMPC_DWB_MUX_REG_LIST_DCN3_0(0),\n};\n\nstatic const struct dcn30_mpc_shift mpc_shift = {\n\t\tMPC_COMMON_MASK_SH_LIST_DCN303(__SHIFT)\n};\n\nstatic const struct dcn30_mpc_mask mpc_mask = {\n\t\tMPC_COMMON_MASK_SH_LIST_DCN303(_MASK)\n};\n\nstatic struct mpc *dcn303_mpc_create(struct dc_context *ctx, int num_mpcc, int num_rmu)\n{\n\tstruct dcn30_mpc *mpc30 = kzalloc(sizeof(struct dcn30_mpc), GFP_KERNEL);\n\n\tif (!mpc30)\n\t\treturn NULL;\n\n\tdcn30_mpc_construct(mpc30, ctx, &mpc_regs, &mpc_shift, &mpc_mask, num_mpcc, num_rmu);\n\n\treturn &mpc30->base;\n}\n\n#define dsc_regsDCN20(id)\\\n[id] = { DSC_REG_LIST_DCN20(id) }\n\nstatic const struct dcn20_dsc_registers dsc_regs[] = {\n\t\tdsc_regsDCN20(0),\n\t\tdsc_regsDCN20(1)\n};\n\nstatic const struct dcn20_dsc_shift dsc_shift = {\n\t\tDSC_REG_LIST_SH_MASK_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_dsc_mask dsc_mask = {\n\t\tDSC_REG_LIST_SH_MASK_DCN20(_MASK)\n};\n\nstatic struct display_stream_compressor *dcn303_dsc_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_dsc *dsc = kzalloc(sizeof(struct dcn20_dsc), GFP_KERNEL);\n\n\tif (!dsc) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask);\n\treturn &dsc->base;\n}\n\n#define dwbc_regs_dcn3(id)\\\n[id] = { DWBC_COMMON_REG_LIST_DCN30(id) }\n\nstatic const struct dcn30_dwbc_registers dwbc30_regs[] = {\n\t\tdwbc_regs_dcn3(0)\n};\n\nstatic const struct dcn30_dwbc_shift dwbc30_shift = {\n\t\tDWBC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_dwbc_mask dwbc30_mask = {\n\t\tDWBC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic bool dcn303_dwbc_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn30_dwbc *dwbc30 = kzalloc(sizeof(struct dcn30_dwbc), GFP_KERNEL);\n\n\t\tif (!dwbc30) {\n\t\t\tdm_error(\"DC: failed to create dwbc30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn30_dwbc_construct(dwbc30, ctx, &dwbc30_regs[i], &dwbc30_shift, &dwbc30_mask, i);\n\n\t\tpool->dwbc[i] = &dwbc30->base;\n\t}\n\treturn true;\n}\n\n#define mcif_wb_regs_dcn3(id)\\\n[id] = { MCIF_WB_COMMON_REG_LIST_DCN30(id) }\n\nstatic const struct dcn30_mmhubbub_registers mcif_wb30_regs[] = {\n\t\tmcif_wb_regs_dcn3(0)\n};\n\nstatic const struct dcn30_mmhubbub_shift mcif_wb30_shift = {\n\t\tMCIF_WB_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_mmhubbub_mask mcif_wb30_mask = {\n\t\tMCIF_WB_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic bool dcn303_mmhubbub_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn30_mmhubbub *mcif_wb30 = kzalloc(sizeof(struct dcn30_mmhubbub), GFP_KERNEL);\n\n\t\tif (!mcif_wb30) {\n\t\t\tdm_error(\"DC: failed to create mcif_wb30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn30_mmhubbub_construct(mcif_wb30, ctx, &mcif_wb30_regs[i], &mcif_wb30_shift, &mcif_wb30_mask, i);\n\n\t\tpool->mcif_wb[i] = &mcif_wb30->base;\n\t}\n\treturn true;\n}\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\t\tAUX_COMMON_REG_LIST0(id), \\\n\t\t.AUXN_IMPCAL = 0, \\\n\t\t.AUXP_IMPCAL = 0, \\\n\t\t.AUX_RESET_MASK = DP_AUX0_AUX_CONTROL__AUX_RESET_MASK, \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1)\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\t\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\t\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\nstatic struct dce_aux *dcn303_aux_engine_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine = kzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst, SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t&aux_engine_regs[inst], &aux_mask, &aux_shift, ctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2)\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(_MASK)\n};\n\nstatic struct dce_i2c_hw *dcn303_i2c_hw_create(struct dc_context *ctx, uint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw = kzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst, &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\n#define link_regs(id, phyid)\\\n\t\t[id] = {\\\n\t\t\t\tLE_DCN3_REG_LIST(id), \\\n\t\t\t\tUNIPHY_DCN2_REG_LIST(phyid), \\\n\t\t\t\tSRI(DP_DPHY_INTERNAL_CTRL, DP, id) \\\n\t\t}\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\t\tlink_regs(0, A),\n\t\tlink_regs(1, B)\n};\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\t\tLINK_ENCODER_MASK_SH_LIST_DCN30(__SHIFT),\n\t\tDPCS_DCN2_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\t\tLINK_ENCODER_MASK_SH_LIST_DCN30(_MASK),\n\t\tDPCS_DCN2_MASK_SH_LIST(_MASK)\n};\n\n#define aux_regs(id)\\\n\t\t[id] = { DCN2_AUX_REG_LIST(id) }\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1)\n};\n\n#define hpd_regs(id)\\\n\t\t[id] = { HPD_REG_LIST(id) }\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1)\n};\n\nstatic struct link_encoder *dcn303_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn20_link_encoder *enc20 = kzalloc(sizeof(struct dcn20_link_encoder), GFP_KERNEL);\n\n\tif (!enc20)\n\t\treturn NULL;\n\n\tdcn30_link_encoder_construct(enc20, enc_init_data, &link_enc_feature,\n\t\t\t&link_enc_regs[enc_init_data->transmitter], &link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t&link_enc_hpd_regs[enc_init_data->hpd_source], &le_shift, &le_mask);\n\n\treturn &enc20->enc10.base;\n}\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t\t{ DCN_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\t\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\t\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\nstatic struct panel_cntl *dcn303_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl = kzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl, init_data, &panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift, &panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic void read_dce_straps(struct dc_context *ctx, struct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX),\n\t\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t\t.read_dce_straps = read_dce_straps,\n\t\t.create_audio = dcn303_create_audio,\n\t\t.create_stream_encoder = dcn303_stream_encoder_create,\n\t\t.create_hwseq = dcn303_hwseq_create,\n};\n\nstatic bool is_soc_bounding_box_valid(struct dc *dc)\n{\n\tuint32_t hw_internal_rev = dc->ctx->asic_id.hw_internal_rev;\n\n\tif (ASICREV_IS_BEIGE_GOBY_P(hw_internal_rev))\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic bool init_soc_bounding_box(struct dc *dc,  struct resource_pool *pool)\n{\n\tstruct _vcs_dpi_soc_bounding_box_st *loaded_bb = &dcn3_03_soc;\n\tstruct _vcs_dpi_ip_params_st *loaded_ip = &dcn3_03_ip;\n\n\tDC_LOGGER_INIT(dc->ctx->logger);\n\n\tif (!is_soc_bounding_box_valid(dc)) {\n\t\tDC_LOG_ERROR(\"%s: not valid soc bounding box/n\", __func__);\n\t\treturn false;\n\t}\n\n\tloaded_ip->max_num_otg = pool->pipe_count;\n\tloaded_ip->max_num_dpp = pool->pipe_count;\n\tloaded_ip->clamp_min_dcfclk = dc->config.clamp_min_dcfclk;\n\tDC_FP_START();\n\tdcn20_patch_bounding_box(dc, loaded_bb);\n\tDC_FP_END();\n\n\tif (dc->ctx->dc_bios->funcs->get_soc_bb_info) {\n\t\tstruct bp_soc_bb_info bb_info = { 0 };\n\n\t\tif (dc->ctx->dc_bios->funcs->get_soc_bb_info(\n\t\t\t    dc->ctx->dc_bios, &bb_info) == BP_RESULT_OK) {\n\t\t\t\t\tDC_FP_START();\n\t\t\t\t\tdcn303_fpu_init_soc_bounding_box(bb_info);\n\t\t\t\t\tDC_FP_END();\n\t\t}\n\t}\n\n\treturn true;\n}\n\nstatic void dcn303_resource_destruct(struct resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->stream_enc_count; i++) {\n\t\tif (pool->stream_enc[i] != NULL) {\n\t\t\tif (pool->stream_enc[i]->vpg != NULL) {\n\t\t\t\tkfree(DCN30_VPG_FROM_VPG(pool->stream_enc[i]->vpg));\n\t\t\t\tpool->stream_enc[i]->vpg = NULL;\n\t\t\t}\n\t\t\tif (pool->stream_enc[i]->afmt != NULL) {\n\t\t\t\tkfree(DCN30_AFMT_FROM_AFMT(pool->stream_enc[i]->afmt));\n\t\t\t\tpool->stream_enc[i]->afmt = NULL;\n\t\t\t}\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->stream_enc[i]));\n\t\t\tpool->stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_dsc; i++) {\n\t\tif (pool->dscs[i] != NULL)\n\t\t\tdcn20_dsc_destroy(&pool->dscs[i]);\n\t}\n\n\tif (pool->mpc != NULL) {\n\t\tkfree(TO_DCN20_MPC(pool->mpc));\n\t\tpool->mpc = NULL;\n\t}\n\n\tif (pool->hubbub != NULL) {\n\t\tkfree(pool->hubbub);\n\t\tpool->hubbub = NULL;\n\t}\n\n\tfor (i = 0; i < pool->pipe_count; i++) {\n\t\tif (pool->dpps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_DPP(pool->dpps[i]));\n\t\t\tpool->dpps[i] = NULL;\n\t\t}\n\n\t\tif (pool->hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_HUBP(pool->hubps[i]));\n\t\t\tpool->hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->irqs != NULL)\n\t\t\tdal_irq_service_destroy(&pool->irqs);\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_ddc; i++) {\n\t\tif (pool->engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->engines[i]);\n\t\tif (pool->hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->hw_i2cs[i]);\n\t\t\tpool->hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->sw_i2cs[i]);\n\t\t\tpool->sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_opp; i++) {\n\t\tif (pool->opps[i] != NULL)\n\t\t\tpool->opps[i]->funcs->opp_destroy(&pool->opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_timing_generator; i++) {\n\t\tif (pool->timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->timing_generators[i]));\n\t\t\tpool->timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_dwb; i++) {\n\t\tif (pool->dwbc[i] != NULL) {\n\t\t\tkfree(TO_DCN30_DWBC(pool->dwbc[i]));\n\t\t\tpool->dwbc[i] = NULL;\n\t\t}\n\t\tif (pool->mcif_wb[i] != NULL) {\n\t\t\tkfree(TO_DCN30_MMHUBBUB(pool->mcif_wb[i]));\n\t\t\tpool->mcif_wb[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->audio_count; i++) {\n\t\tif (pool->audios[i])\n\t\t\tdce_aud_destroy(&pool->audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->clk_src_count; i++) {\n\t\tif (pool->clock_sources[i] != NULL)\n\t\t\tdcn20_clock_source_destroy(&pool->clock_sources[i]);\n\t}\n\n\tif (pool->dp_clock_source != NULL)\n\t\tdcn20_clock_source_destroy(&pool->dp_clock_source);\n\n\tfor (i = 0; i < pool->res_cap->num_mpc_3dlut; i++) {\n\t\tif (pool->mpc_lut[i] != NULL) {\n\t\t\tdc_3dlut_func_release(pool->mpc_lut[i]);\n\t\t\tpool->mpc_lut[i] = NULL;\n\t\t}\n\t\tif (pool->mpc_shaper[i] != NULL) {\n\t\t\tdc_transfer_func_release(pool->mpc_shaper[i]);\n\t\t\tpool->mpc_shaper[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->pipe_count; i++) {\n\t\tif (pool->multiple_abms[i] != NULL)\n\t\t\tdce_abm_destroy(&pool->multiple_abms[i]);\n\t}\n\n\tif (pool->psr != NULL)\n\t\tdmub_psr_destroy(&pool->psr);\n\n\tif (pool->dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->dccg);\n\n\tif (pool->oem_device != NULL) {\n\t\tstruct dc *dc = pool->oem_device->ctx->dc;\n\n\t\tdc->link_srv->destroy_ddc_service(&pool->oem_device);\n\t}\n}\n\nstatic void dcn303_destroy_resource_pool(struct resource_pool **pool)\n{\n\tdcn303_resource_destruct(*pool);\n\tkfree(*pool);\n\t*pool = NULL;\n}\n\nstatic void dcn303_get_panel_config_defaults(struct dc_panel_config *panel_config)\n{\n\t*panel_config = panel_config_defaults;\n}\n\nvoid dcn303_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)\n{\n\tDC_FP_START();\n\tdcn303_fpu_update_bw_bounding_box(dc, bw_params);\n\tDC_FP_END();\n}\n\nstatic struct resource_funcs dcn303_res_pool_funcs = {\n\t\t.destroy = dcn303_destroy_resource_pool,\n\t\t.link_enc_create = dcn303_link_encoder_create,\n\t\t.panel_cntl_create = dcn303_panel_cntl_create,\n\t\t.validate_bandwidth = dcn30_validate_bandwidth,\n\t\t.calculate_wm_and_dlg = dcn30_calculate_wm_and_dlg,\n\t\t.update_soc_for_wm_a = dcn30_update_soc_for_wm_a,\n\t\t.populate_dml_pipes = dcn30_populate_dml_pipes_from_context,\n\t\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn20_acquire_free_pipe_for_layer,\n\t\t.add_stream_to_ctx = dcn30_add_stream_to_ctx,\n\t\t.add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,\n\t\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t\t.populate_dml_writeback_from_context = dcn30_populate_dml_writeback_from_context,\n\t\t.set_mcif_arb_params = dcn30_set_mcif_arb_params,\n\t\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,\n\t\t.acquire_post_bldn_3dlut = dcn30_acquire_post_bldn_3dlut,\n\t\t.release_post_bldn_3dlut = dcn30_release_post_bldn_3dlut,\n\t\t.update_bw_bounding_box = dcn303_update_bw_bounding_box,\n\t\t.patch_unknown_plane_state = dcn20_patch_unknown_plane_state,\n\t\t.get_panel_config_defaults = dcn303_get_panel_config_defaults,\n};\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t\t.get_dcc_compression_cap = dcn20_get_dcc_compression_cap\n};\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\nstatic const struct dccg_registers dccg_regs = {\n\t\tDCCG_REG_LIST_DCN3_03()\n};\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_MASK_SH_LIST_DCN3_03(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_MASK_SH_LIST_DCN3_03(_MASK)\n};\n\n#define abm_regs(id)\\\n\t\t[id] = { ABM_DCN302_REG_LIST(id) }\n\nstatic const struct dce_abm_registers abm_regs[] = {\n\t\tabm_regs(0),\n\t\tabm_regs(1)\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic bool dcn303_resource_construct(\n\t\tuint8_t num_virtual_links,\n\t\tstruct dc *dc,\n\t\tstruct resource_pool *pool)\n{\n\tint i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct irq_service_init_data init_data;\n\tstruct ddc_service_init_data ddc_init_data;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->res_cap = &res_cap_dcn303;\n\n\tpool->funcs = &dcn303_res_pool_funcs;\n\n\t \n\tpool->underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->pipe_count = pool->res_cap->num_timing_generator;\n\tpool->mpcc_count = pool->res_cap->num_timing_generator;\n\tdc->caps.max_downscale_ratio = 600;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 5;  \n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\tdc->caps.mall_size_per_mem_channel = 4;\n\t \n\tdc->caps.mall_size_total = dc->caps.mall_size_per_mem_channel *\n\t\t\t\t   dc->ctx->dc_bios->vram_info.num_chans *\n\t\t\t\t   1024 * 1024;\n\tdc->caps.cursor_cache_size =\n\t\tdc->caps.max_cursor_size * dc->caps.max_cursor_size * 8;\n\tdc->caps.max_slave_planes = 1;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\tdc->caps.dmcub_support = true;\n\tdc->caps.max_v_total = (1 << 15) - 1;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 0; \n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 1;\n\tdc->caps.color.dpp.post_csc = 1;\n\tdc->caps.color.dpp.gamma_corr = 1;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 0;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 1;\n\tdc->caps.color.mpc.num_3dluts = pool->res_cap->num_mpc_3dlut; \n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\tdc->caps.dp_hdmi21_pcon_support = true;\n\n\tdc->config.dc_mode_clk_limit_support = true;\n\t \n\tif (ctx->dc_bios->funcs->get_lttpr_caps) {\n\t\tenum bp_result bp_query_result;\n\t\tuint8_t is_vbios_lttpr_enable = 0;\n\n\t\tbp_query_result = ctx->dc_bios->funcs->get_lttpr_caps(ctx->dc_bios, &is_vbios_lttpr_enable);\n\t\tdc->caps.vbios_lttpr_enable = (bp_query_result == BP_RESULT_OK) && !!is_vbios_lttpr_enable;\n\t}\n\n\tif (ctx->dc_bios->funcs->get_lttpr_interop) {\n\t\tenum bp_result bp_query_result;\n\t\tuint8_t is_vbios_interop_enabled = 0;\n\n\t\tbp_query_result = ctx->dc_bios->funcs->get_lttpr_interop(ctx->dc_bios, &is_vbios_interop_enabled);\n\t\tdc->caps.vbios_lttpr_aware = (bp_query_result == BP_RESULT_OK) && !!is_vbios_interop_enabled;\n\t}\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\n\t\n\tif (dc->vm_helper)\n\t\tvm_helper_init(dc->vm_helper, 16);\n\n\t \n\n\t \n\tpool->clock_sources[DCN303_CLK_SRC_PLL0] =\n\t\t\tdcn303_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t\t&clk_src_regs[0], false);\n\tpool->clock_sources[DCN303_CLK_SRC_PLL1] =\n\t\t\tdcn303_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t\t&clk_src_regs[1], false);\n\n\tpool->clk_src_count = DCN303_CLK_SRC_TOTAL;\n\n\t \n\tpool->dp_clock_source =\n\t\t\tdcn303_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->clk_src_count; i++) {\n\t\tif (pool->clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tpool->dccg = dccg30_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tinit_soc_bounding_box(dc, pool);\n\n\t \n\tdml_init_instance(&dc->dml, &dcn3_03_soc, &dcn3_03_ip, DML_PROJECT_DCN30);\n\n\t \n\tinit_data.ctx = dc->ctx;\n\tpool->irqs = dal_irq_service_dcn303_create(&init_data);\n\tif (!pool->irqs)\n\t\tgoto create_fail;\n\n\t \n\tpool->hubbub = dcn303_hubbub_create(ctx);\n\tif (pool->hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->pipe_count; i++) {\n\t\tpool->hubps[i] = dcn303_hubp_create(ctx, i);\n\t\tif (pool->hubps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create hubps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->dpps[i] = dcn303_dpp_create(ctx, i);\n\t\tif (pool->dpps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_opp; i++) {\n\t\tpool->opps[i] = dcn303_opp_create(ctx, i);\n\t\tif (pool->opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_timing_generator; i++) {\n\t\tpool->timing_generators[i] = dcn303_timing_generator_create(ctx, i);\n\t\tif (pool->timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\tpool->timing_generator_count = i;\n\n\t \n\tpool->psr = dmub_psr_create(ctx);\n\tif (pool->psr == NULL) {\n\t\tdm_error(\"DC: failed to create psr!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->res_cap->num_timing_generator; i++) {\n\t\tpool->multiple_abms[i] = dmub_abm_create(ctx, &abm_regs[i], &abm_shift, &abm_mask);\n\t\tif (pool->multiple_abms[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create abm for pipe %d!\\n\", i);\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tpool->mpc = dcn303_mpc_create(ctx, pool->mpcc_count, pool->res_cap->num_mpc_3dlut);\n\tif (pool->mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tfor (i = 0; i < pool->res_cap->num_dsc; i++) {\n\t\tpool->dscs[i] = dcn303_dsc_create(ctx, i);\n\t\tif (pool->dscs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create display stream compressor %d!\\n\", i);\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tif (!dcn303_dwbc_create(ctx, pool)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create dwbc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tif (!dcn303_mmhubbub_create(ctx, pool)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mcif_wb!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->res_cap->num_ddc; i++) {\n\t\tpool->engines[i] = dcn303_aux_engine_create(ctx, i);\n\t\tif (pool->engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->hw_i2cs[i] = dcn303_i2c_hw_create(ctx, i);\n\t\tif (pool->hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->sw_i2cs[i] = NULL;\n\t}\n\n\t \n\tif (!resource_construct(num_virtual_links, dc, pool,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\t \n\tdcn303_hw_sequencer_construct(dc);\n\n\tdc->caps.max_planes =  pool->pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\tif (dc->ctx->dc_bios->fw_info.oem_i2c_present) {\n\t\tddc_init_data.ctx = dc->ctx;\n\t\tddc_init_data.link = NULL;\n\t\tddc_init_data.id.id = dc->ctx->dc_bios->fw_info.oem_i2c_obj_id;\n\t\tddc_init_data.id.enum_id = 0;\n\t\tddc_init_data.id.type = OBJECT_TYPE_GENERIC;\n\t\tpool->oem_device = dc->link_srv->create_ddc_service(&ddc_init_data);\n\t} else {\n\t\tpool->oem_device = NULL;\n\t}\n\n\treturn true;\n\ncreate_fail:\n\n\tdcn303_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn303_create_resource_pool(const struct dc_init_data *init_data, struct dc *dc)\n{\n\tstruct resource_pool *pool = kzalloc(sizeof(struct resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn303_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn pool;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}