

================================================================
== Vitis HLS Report for 'mstore'
================================================================
* Date:           Mon Aug 23 09:41:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       50|  0.110 us|  0.500 us|   11|   50|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 2  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 3  |       32|       32|         1|          -|          -|    32|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 7 11 8 9 
8 --> 9 
9 --> 11 10 
10 --> 10 11 
11 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 12 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 13 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 14 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 14 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 15 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 16 'trunc' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 17 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 18 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 19 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 20 [1/1] (1.05ns)   --->   "%add_ln60_7 = add i14 %trunc_ln60_8, i14 16383" [./execution_state.hpp:60]   --->   Operation 20 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_7, i5 0" [./execution_state.hpp:60]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.12ns)   --->   "%add_ln60_4 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 22 'add' 'add_ln60_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_4, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 23 'partselect' 'lshr_ln60_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 24 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%state_addr_19 = getelementptr i256 %state, i64 0, i64 %zext_ln60_4" [./execution_state.hpp:60]   --->   Operation 25 'getelementptr' 'state_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (1.29ns)   --->   "%state_load_17 = load i14 %state_addr_19" [./execution_state.hpp:60]   --->   Operation 26 'load' 'state_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 27 [1/2] (1.29ns)   --->   "%state_load_17 = load i14 %state_addr_19" [./execution_state.hpp:60]   --->   Operation 27 'load' 'state_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = trunc i256 %state_load_17" [./execution_state.hpp:60]   --->   Operation 28 'trunc' 'trunc_ln60_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln60_13 = trunc i256 %state_load_17" [./execution_state.hpp:60]   --->   Operation 29 'trunc' 'trunc_ln60_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_17, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 30 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_17, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 31 'partselect' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_17, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 32 'partselect' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.14ns)   --->   "%add_ln60_5 = add i32 %trunc_ln60, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 33 'add' 'add_ln60_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %add_ln60_5" [./execution_state.hpp:60]   --->   Operation 34 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_2, i32 15" [./execution_state.hpp:60]   --->   Operation 35 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 36 [1/1] (1.05ns)   --->   "%add_ln60_8 = add i14 %trunc_ln60_8, i14 16382" [./execution_state.hpp:60]   --->   Operation 36 'add' 'add_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_8, i5 0" [./execution_state.hpp:60]   --->   Operation 37 'bitconcatenate' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln60_6 = add i19 %shl_ln60_1, i19 64" [./execution_state.hpp:60]   --->   Operation 38 'add' 'add_ln60_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln60_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_6, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 39 'partselect' 'lshr_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i14 %lshr_ln60_1" [./execution_state.hpp:60]   --->   Operation 40 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_20 = getelementptr i256 %state, i64 0, i64 %zext_ln60_5" [./execution_state.hpp:60]   --->   Operation 41 'getelementptr' 'state_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (1.29ns)   --->   "%state_load_18 = load i14 %state_addr_20" [./execution_state.hpp:60]   --->   Operation 42 'load' 'state_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 44 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (1.29ns)   --->   "%state_load_18 = load i14 %state_addr_20" [./execution_state.hpp:60]   --->   Operation 45 'load' 'state_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln60_17 = trunc i256 %state_load_18" [./execution_state.hpp:60]   --->   Operation 46 'trunc' 'trunc_ln60_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_18, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 47 'partselect' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_18, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 48 'partselect' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_18, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 49 'partselect' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i" [./intx/int128.hpp:211]   --->   Operation 50 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 7 <SV = 6> <Delay = 3.19>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%i_51 = phi i3 %i, void %.split5, i3 0, void %memset.loop"   --->   Operation 51 'phi' 'i_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%k = phi i1 %k_17, void %.split5, i1 0, void %memset.loop"   --->   Operation 52 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.71ns)   --->   "%i = add i3 %i_51, i3 1" [./intx/int128.hpp:211]   --->   Operation 53 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i_51, i3 4" [./intx/int128.hpp:211]   --->   Operation 54 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split5, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i" [./intx/int128.hpp:211]   --->   Operation 56 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i_51" [./intx/intx.hpp:50]   --->   Operation 57 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 4294967295, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 58 'mux' 'tmp' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.54ns)   --->   "%tmp_19 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_9, i64 %trunc_ln60_s, i64 %trunc_ln60_1, i64 %trunc_ln60_2, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 59 'mux' 'tmp_19' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp, i64 %tmp_19" [./intx/int128.hpp:213]   --->   Operation 60 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp, i64 %tmp_19" [./intx/int128.hpp:214]   --->   Operation 61 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 62 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 63 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.14ns)   --->   "%k_17 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 64 'or' 'k_17' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %k, void, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit" [./instructions.hpp:26]   --->   Operation 66 'br' 'br_ln26' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.36ns)   --->   "%new_size = add i64 %trunc_ln60_9, i64 32" [./instructions.hpp:29]   --->   Operation 67 'add' 'new_size' <Predicate = (icmp_ln211 & !k)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.14ns)   --->   "%icmp_ln31 = icmp_ugt  i64 %new_size, i64 16384" [./instructions.hpp:31]   --->   Operation 68 'icmp' 'icmp_ln31' <Predicate = (icmp_ln211 & !k)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader, void" [./instructions.hpp:31]   --->   Operation 69 'br' 'br_ln31' <Predicate = (icmp_ln211 & !k)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.36ns)   --->   "%add_ln21 = add i64 %trunc_ln60_9, i64 63" [./instructions.hpp:21]   --->   Operation 70 'add' 'add_ln21' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63" [./instructions.hpp:21]   --->   Operation 71 'bitselect' 'tmp_28' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.36ns)   --->   "%sub_ln21 = sub i64 18446744073709551553, i64 %trunc_ln60_9" [./instructions.hpp:21]   --->   Operation 72 'sub' 'sub_ln21' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 73 'partselect' 'trunc_ln21_1' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i59 %trunc_ln21_1" [./instructions.hpp:21]   --->   Operation 74 'zext' 'zext_ln21' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.34ns)   --->   "%sub_ln21_1 = sub i60 0, i60 %zext_ln21" [./instructions.hpp:21]   --->   Operation 75 'sub' 'sub_ln21_1' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 76 'partselect' 'trunc_ln21_2' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i59 %trunc_ln21_2" [./instructions.hpp:21]   --->   Operation 77 'zext' 'zext_ln21_1' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.37ns)   --->   "%new_words = select i1 %tmp_28, i60 %sub_ln21_1, i60 %zext_ln21_1" [./instructions.hpp:21]   --->   Operation 78 'select' 'new_words' <Predicate = (icmp_ln211 & !k & icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i60 %new_words" [./instructions.hpp:33]   --->   Operation 79 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (4.54ns)   --->   "%mul_ln35 = mul i64 %sext_ln33, i64 %sext_ln33" [./instructions.hpp:35]   --->   Operation 80 'mul' 'mul_ln35' <Predicate = true> <Delay = 4.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%state_addr_21 = getelementptr i256 %state, i64 0, i64 0" [./instructions.hpp:39]   --->   Operation 81 'getelementptr' 'state_addr_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (1.29ns)   --->   "%state_load_19 = load i14 %state_addr_21" [./instructions.hpp:39]   --->   Operation 82 'load' 'state_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln35, i32 63" [./instructions.hpp:35]   --->   Operation 83 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.36ns)   --->   "%p_neg = sub i64 0, i64 %mul_ln35" [./instructions.hpp:35]   --->   Operation 84 'sub' 'p_neg' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%p_lshr_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %p_neg, i32 9, i32 63" [./instructions.hpp:35]   --->   Operation 85 'partselect' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%p_lshr_cast_cast = zext i55 %p_lshr_cast" [./instructions.hpp:35]   --->   Operation 86 'zext' 'p_lshr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %mul_ln35, i32 9, i32 63" [./instructions.hpp:35]   --->   Operation 87 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast = zext i55 %p_lshr_f_cast" [./instructions.hpp:35]   --->   Operation 88 'zext' 'p_lshr_f_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.32ns)   --->   "%p_neg_f = sub i56 0, i56 %p_lshr_f_cast_cast" [./instructions.hpp:35]   --->   Operation 89 'sub' 'p_neg_f' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%div5_i_neg = select i1 %tmp_29, i56 %p_lshr_cast_cast, i56 %p_neg_f" [./instructions.hpp:35]   --->   Operation 90 'select' 'div5_i_neg' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%sext_ln39 = sext i56 %div5_i_neg" [./instructions.hpp:39]   --->   Operation 91 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.33ns) (out node of the LUT)   --->   "%add_ln39_2 = add i57 %sext_ln39, i57 2048" [./instructions.hpp:39]   --->   Operation 92 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.70>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i60 %new_words" [./instructions.hpp:33]   --->   Operation 93 'sext' 'sext_ln33_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 94 [1/2] (1.29ns)   --->   "%state_load_19 = load i14 %state_addr_21" [./instructions.hpp:39]   --->   Operation 94 'load' 'state_load_19' <Predicate = (icmp_ln31)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i256 %state_load_19" [./instructions.hpp:39]   --->   Operation 95 'trunc' 'trunc_ln39' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %new_words, i2 0" [./instructions.hpp:21]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.35ns)   --->   "%empty_172 = sub i62 %sext_ln33_1, i62 %p_shl" [./instructions.hpp:33]   --->   Operation 97 'sub' 'empty_172' <Predicate = (icmp_ln31)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast135 = sext i62 %empty_172" [./instructions.hpp:33]   --->   Operation 98 'sext' 'p_cast135' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_1 = add i64 %trunc_ln39, i64 %p_cast135" [./instructions.hpp:39]   --->   Operation 99 'add' 'add_ln39_1' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i57 %add_ln39_2" [./instructions.hpp:39]   --->   Operation 100 'sext' 'sext_ln39_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln39 = add i64 %sext_ln39_1, i64 %add_ln39_1" [./instructions.hpp:39]   --->   Operation 101 'add' 'add_ln39' <Predicate = (icmp_ln31)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i64 %add_ln39" [./instructions.hpp:39]   --->   Operation 102 'zext' 'zext_ln39' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln39 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_21, i256 %zext_ln39, i32 255" [./instructions.hpp:39]   --->   Operation 103 'store' 'store_ln39' <Predicate = (icmp_ln31)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln39, i32 63" [./instructions.hpp:39]   --->   Operation 104 'bitselect' 'tmp_30' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_30, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit" [./instructions.hpp:39]   --->   Operation 105 'br' 'br_ln39' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.46ns)   --->   "%br_ln740 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:740]   --->   Operation 106 'br' 'br_ln740' <Predicate = (!tmp_30) | (!icmp_ln31)> <Delay = 0.46>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%empty_173 = phi i256 %z, void %.split, i256 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 107 'phi' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%i_52 = phi i3 %i_69, void %.split, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 108 'phi' 'i_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.71ns)   --->   "%i_69 = add i3 %i_52, i3 1" [./intx/intx.hpp:740]   --->   Operation 109 'add' 'i_69' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.56ns)   --->   "%icmp_ln740 = icmp_eq  i3 %i_52, i3 4" [./intx/intx.hpp:740]   --->   Operation 110 'icmp' 'icmp_ln740' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%empty_174 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 111 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln740, void %.split, void %load-store-loop.preheader" [./intx/intx.hpp:740]   --->   Operation 112 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln50_25 = trunc i3 %i_52" [./intx/intx.hpp:50]   --->   Operation 113 'trunc' 'trunc_ln50_25' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.54ns)   --->   "%x_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_17, i64 %trunc_ln60_3, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i2 %trunc_ln50_25" [./intx/intx.hpp:741]   --->   Operation 114 'mux' 'x_assign' <Predicate = (!icmp_ln740)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%empty_176 = trunc i64 %x_assign" [./intx/intx.hpp:741]   --->   Operation 115 'trunc' 'empty_176' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 116 'partselect' 'p_7' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 117 'partselect' 'p_1' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 118 'partselect' 'p_6' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 119 'partselect' 'p_2' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 120 'partselect' 'p_5' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 121 'partselect' 'p_3' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_assign, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 122 'partselect' 'p_4' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_176, i8 %p_1, i8 %p_2, i8 %p_3, i8 %p_4, i8 %p_5, i8 %p_6, i8 %p_7" [./intx/int128.hpp:543]   --->   Operation 123 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.14ns)   --->   "%xor_ln48 = xor i2 %trunc_ln50_25, i2 3" [./intx/intx.hpp:48]   --->   Operation 124 'xor' 'xor_ln48' <Predicate = (!icmp_ln740)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln741_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %xor_ln48, i3 0" [./intx/intx.hpp:741]   --->   Operation 125 'bitconcatenate' 'shl_ln741_3' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln741 = zext i64 %tmp_7" [./intx/intx.hpp:741]   --->   Operation 126 'zext' 'zext_ln741' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln741_1 = zext i5 %shl_ln741_3" [./intx/intx.hpp:741]   --->   Operation 127 'zext' 'zext_ln741_1' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.82ns)   --->   "%shl_ln741 = shl i32 255, i32 %zext_ln741_1" [./intx/intx.hpp:741]   --->   Operation 128 'shl' 'shl_ln741' <Predicate = (!icmp_ln740)> <Delay = 0.82> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln741_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %xor_ln48, i6 0" [./intx/intx.hpp:741]   --->   Operation 129 'bitconcatenate' 'shl_ln741_1' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln741_2 = zext i8 %shl_ln741_1" [./intx/intx.hpp:741]   --->   Operation 130 'zext' 'zext_ln741_2' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (1.30ns)   --->   "%shl_ln741_2 = shl i256 %zext_ln741, i256 %zext_ln741_2" [./intx/intx.hpp:741]   --->   Operation 131 'shl' 'shl_ln741_2' <Predicate = (!icmp_ln740)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln741 = trunc i32 %shl_ln741" [./intx/intx.hpp:741]   --->   Operation 132 'trunc' 'trunc_ln741' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln741_1 = trunc i256 %shl_ln741_2" [./intx/intx.hpp:741]   --->   Operation 133 'trunc' 'trunc_ln741_1' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln741_2 = trunc i256 %empty_173" [./intx/intx.hpp:741]   --->   Operation 134 'trunc' 'trunc_ln741_2' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.40ns)   --->   "%select_ln741 = select i1 %trunc_ln741, i8 %trunc_ln741_1, i8 %trunc_ln741_2" [./intx/intx.hpp:741]   --->   Operation 135 'select' 'select_ln741' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 1" [./intx/intx.hpp:741]   --->   Operation 136 'bitselect' 'tmp_31' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 137 'partselect' 'tmp_s' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 138 'partselect' 'tmp_23' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.40ns)   --->   "%select_ln741_1 = select i1 %tmp_31, i8 %tmp_s, i8 %tmp_23" [./intx/intx.hpp:741]   --->   Operation 139 'select' 'select_ln741_1' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 2" [./intx/intx.hpp:741]   --->   Operation 140 'bitselect' 'tmp_32' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 141 'partselect' 'tmp_24' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 142 'partselect' 'tmp_25' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.40ns)   --->   "%select_ln741_2 = select i1 %tmp_32, i8 %tmp_24, i8 %tmp_25" [./intx/intx.hpp:741]   --->   Operation 143 'select' 'select_ln741_2' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 3" [./intx/intx.hpp:741]   --->   Operation 144 'bitselect' 'tmp_33' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 145 'partselect' 'tmp_26' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 146 'partselect' 'tmp_27' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.40ns)   --->   "%select_ln741_3 = select i1 %tmp_33, i8 %tmp_26, i8 %tmp_27" [./intx/intx.hpp:741]   --->   Operation 147 'select' 'select_ln741_3' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 4" [./intx/intx.hpp:741]   --->   Operation 148 'bitselect' 'tmp_34' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 149 'partselect' 'tmp_35' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 150 'partselect' 'tmp_36' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.40ns)   --->   "%select_ln741_4 = select i1 %tmp_34, i8 %tmp_35, i8 %tmp_36" [./intx/intx.hpp:741]   --->   Operation 151 'select' 'select_ln741_4' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 5" [./intx/intx.hpp:741]   --->   Operation 152 'bitselect' 'tmp_37' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 153 'partselect' 'tmp_38' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 154 'partselect' 'tmp_39' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.40ns)   --->   "%select_ln741_5 = select i1 %tmp_37, i8 %tmp_38, i8 %tmp_39" [./intx/intx.hpp:741]   --->   Operation 155 'select' 'select_ln741_5' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 6" [./intx/intx.hpp:741]   --->   Operation 156 'bitselect' 'tmp_40' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 157 'partselect' 'tmp_41' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 158 'partselect' 'tmp_42' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.40ns)   --->   "%select_ln741_6 = select i1 %tmp_40, i8 %tmp_41, i8 %tmp_42" [./intx/intx.hpp:741]   --->   Operation 159 'select' 'select_ln741_6' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 7" [./intx/intx.hpp:741]   --->   Operation 160 'bitselect' 'tmp_43' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 161 'partselect' 'tmp_44' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 162 'partselect' 'tmp_45' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.40ns)   --->   "%select_ln741_7 = select i1 %tmp_43, i8 %tmp_44, i8 %tmp_45" [./intx/intx.hpp:741]   --->   Operation 163 'select' 'select_ln741_7' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 8" [./intx/intx.hpp:741]   --->   Operation 164 'bitselect' 'tmp_46' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 64, i32 71" [./intx/intx.hpp:741]   --->   Operation 165 'partselect' 'tmp_47' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 64, i32 71" [./intx/intx.hpp:741]   --->   Operation 166 'partselect' 'tmp_48' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.40ns)   --->   "%select_ln741_8 = select i1 %tmp_46, i8 %tmp_47, i8 %tmp_48" [./intx/intx.hpp:741]   --->   Operation 167 'select' 'select_ln741_8' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 9" [./intx/intx.hpp:741]   --->   Operation 168 'bitselect' 'tmp_49' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 72, i32 79" [./intx/intx.hpp:741]   --->   Operation 169 'partselect' 'tmp_50' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 72, i32 79" [./intx/intx.hpp:741]   --->   Operation 170 'partselect' 'tmp_51' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.40ns)   --->   "%select_ln741_9 = select i1 %tmp_49, i8 %tmp_50, i8 %tmp_51" [./intx/intx.hpp:741]   --->   Operation 171 'select' 'select_ln741_9' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 10" [./intx/intx.hpp:741]   --->   Operation 172 'bitselect' 'tmp_52' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 80, i32 87" [./intx/intx.hpp:741]   --->   Operation 173 'partselect' 'tmp_53' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 80, i32 87" [./intx/intx.hpp:741]   --->   Operation 174 'partselect' 'tmp_54' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.40ns)   --->   "%select_ln741_10 = select i1 %tmp_52, i8 %tmp_53, i8 %tmp_54" [./intx/intx.hpp:741]   --->   Operation 175 'select' 'select_ln741_10' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 11" [./intx/intx.hpp:741]   --->   Operation 176 'bitselect' 'tmp_55' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 88, i32 95" [./intx/intx.hpp:741]   --->   Operation 177 'partselect' 'tmp_56' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 88, i32 95" [./intx/intx.hpp:741]   --->   Operation 178 'partselect' 'tmp_57' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.40ns)   --->   "%select_ln741_11 = select i1 %tmp_55, i8 %tmp_56, i8 %tmp_57" [./intx/intx.hpp:741]   --->   Operation 179 'select' 'select_ln741_11' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 12" [./intx/intx.hpp:741]   --->   Operation 180 'bitselect' 'tmp_58' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 96, i32 103" [./intx/intx.hpp:741]   --->   Operation 181 'partselect' 'tmp_59' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 96, i32 103" [./intx/intx.hpp:741]   --->   Operation 182 'partselect' 'tmp_60' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.40ns)   --->   "%select_ln741_12 = select i1 %tmp_58, i8 %tmp_59, i8 %tmp_60" [./intx/intx.hpp:741]   --->   Operation 183 'select' 'select_ln741_12' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 13" [./intx/intx.hpp:741]   --->   Operation 184 'bitselect' 'tmp_61' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 104, i32 111" [./intx/intx.hpp:741]   --->   Operation 185 'partselect' 'tmp_62' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 104, i32 111" [./intx/intx.hpp:741]   --->   Operation 186 'partselect' 'tmp_63' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.40ns)   --->   "%select_ln741_13 = select i1 %tmp_61, i8 %tmp_62, i8 %tmp_63" [./intx/intx.hpp:741]   --->   Operation 187 'select' 'select_ln741_13' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 14" [./intx/intx.hpp:741]   --->   Operation 188 'bitselect' 'tmp_64' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 112, i32 119" [./intx/intx.hpp:741]   --->   Operation 189 'partselect' 'tmp_65' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 112, i32 119" [./intx/intx.hpp:741]   --->   Operation 190 'partselect' 'tmp_66' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.40ns)   --->   "%select_ln741_14 = select i1 %tmp_64, i8 %tmp_65, i8 %tmp_66" [./intx/intx.hpp:741]   --->   Operation 191 'select' 'select_ln741_14' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 15" [./intx/intx.hpp:741]   --->   Operation 192 'bitselect' 'tmp_67' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 120, i32 127" [./intx/intx.hpp:741]   --->   Operation 193 'partselect' 'tmp_68' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 120, i32 127" [./intx/intx.hpp:741]   --->   Operation 194 'partselect' 'tmp_69' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.40ns)   --->   "%select_ln741_15 = select i1 %tmp_67, i8 %tmp_68, i8 %tmp_69" [./intx/intx.hpp:741]   --->   Operation 195 'select' 'select_ln741_15' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 16" [./intx/intx.hpp:741]   --->   Operation 196 'bitselect' 'tmp_70' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 128, i32 135" [./intx/intx.hpp:741]   --->   Operation 197 'partselect' 'tmp_71' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 128, i32 135" [./intx/intx.hpp:741]   --->   Operation 198 'partselect' 'tmp_72' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.40ns)   --->   "%select_ln741_16 = select i1 %tmp_70, i8 %tmp_71, i8 %tmp_72" [./intx/intx.hpp:741]   --->   Operation 199 'select' 'select_ln741_16' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 17" [./intx/intx.hpp:741]   --->   Operation 200 'bitselect' 'tmp_73' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 136, i32 143" [./intx/intx.hpp:741]   --->   Operation 201 'partselect' 'tmp_74' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 136, i32 143" [./intx/intx.hpp:741]   --->   Operation 202 'partselect' 'tmp_75' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.40ns)   --->   "%select_ln741_17 = select i1 %tmp_73, i8 %tmp_74, i8 %tmp_75" [./intx/intx.hpp:741]   --->   Operation 203 'select' 'select_ln741_17' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 18" [./intx/intx.hpp:741]   --->   Operation 204 'bitselect' 'tmp_76' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 144, i32 151" [./intx/intx.hpp:741]   --->   Operation 205 'partselect' 'tmp_77' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 144, i32 151" [./intx/intx.hpp:741]   --->   Operation 206 'partselect' 'tmp_78' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.40ns)   --->   "%select_ln741_18 = select i1 %tmp_76, i8 %tmp_77, i8 %tmp_78" [./intx/intx.hpp:741]   --->   Operation 207 'select' 'select_ln741_18' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 19" [./intx/intx.hpp:741]   --->   Operation 208 'bitselect' 'tmp_79' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 152, i32 159" [./intx/intx.hpp:741]   --->   Operation 209 'partselect' 'tmp_80' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 152, i32 159" [./intx/intx.hpp:741]   --->   Operation 210 'partselect' 'tmp_81' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.40ns)   --->   "%select_ln741_19 = select i1 %tmp_79, i8 %tmp_80, i8 %tmp_81" [./intx/intx.hpp:741]   --->   Operation 211 'select' 'select_ln741_19' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 20" [./intx/intx.hpp:741]   --->   Operation 212 'bitselect' 'tmp_82' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 160, i32 167" [./intx/intx.hpp:741]   --->   Operation 213 'partselect' 'tmp_83' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 160, i32 167" [./intx/intx.hpp:741]   --->   Operation 214 'partselect' 'tmp_84' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.40ns)   --->   "%select_ln741_20 = select i1 %tmp_82, i8 %tmp_83, i8 %tmp_84" [./intx/intx.hpp:741]   --->   Operation 215 'select' 'select_ln741_20' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 21" [./intx/intx.hpp:741]   --->   Operation 216 'bitselect' 'tmp_85' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 168, i32 175" [./intx/intx.hpp:741]   --->   Operation 217 'partselect' 'tmp_86' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 168, i32 175" [./intx/intx.hpp:741]   --->   Operation 218 'partselect' 'tmp_87' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.40ns)   --->   "%select_ln741_21 = select i1 %tmp_85, i8 %tmp_86, i8 %tmp_87" [./intx/intx.hpp:741]   --->   Operation 219 'select' 'select_ln741_21' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 22" [./intx/intx.hpp:741]   --->   Operation 220 'bitselect' 'tmp_88' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 176, i32 183" [./intx/intx.hpp:741]   --->   Operation 221 'partselect' 'tmp_89' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 176, i32 183" [./intx/intx.hpp:741]   --->   Operation 222 'partselect' 'tmp_90' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.40ns)   --->   "%select_ln741_22 = select i1 %tmp_88, i8 %tmp_89, i8 %tmp_90" [./intx/intx.hpp:741]   --->   Operation 223 'select' 'select_ln741_22' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 23" [./intx/intx.hpp:741]   --->   Operation 224 'bitselect' 'tmp_91' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 184, i32 191" [./intx/intx.hpp:741]   --->   Operation 225 'partselect' 'tmp_92' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 184, i32 191" [./intx/intx.hpp:741]   --->   Operation 226 'partselect' 'tmp_93' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.40ns)   --->   "%select_ln741_23 = select i1 %tmp_91, i8 %tmp_92, i8 %tmp_93" [./intx/intx.hpp:741]   --->   Operation 227 'select' 'select_ln741_23' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 24" [./intx/intx.hpp:741]   --->   Operation 228 'bitselect' 'tmp_94' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 192, i32 199" [./intx/intx.hpp:741]   --->   Operation 229 'partselect' 'tmp_95' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 192, i32 199" [./intx/intx.hpp:741]   --->   Operation 230 'partselect' 'tmp_96' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.40ns)   --->   "%select_ln741_24 = select i1 %tmp_94, i8 %tmp_95, i8 %tmp_96" [./intx/intx.hpp:741]   --->   Operation 231 'select' 'select_ln741_24' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 25" [./intx/intx.hpp:741]   --->   Operation 232 'bitselect' 'tmp_97' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 200, i32 207" [./intx/intx.hpp:741]   --->   Operation 233 'partselect' 'tmp_98' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 200, i32 207" [./intx/intx.hpp:741]   --->   Operation 234 'partselect' 'tmp_99' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.40ns)   --->   "%select_ln741_25 = select i1 %tmp_97, i8 %tmp_98, i8 %tmp_99" [./intx/intx.hpp:741]   --->   Operation 235 'select' 'select_ln741_25' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 26" [./intx/intx.hpp:741]   --->   Operation 236 'bitselect' 'tmp_100' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 208, i32 215" [./intx/intx.hpp:741]   --->   Operation 237 'partselect' 'tmp_101' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 208, i32 215" [./intx/intx.hpp:741]   --->   Operation 238 'partselect' 'tmp_102' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.40ns)   --->   "%select_ln741_26 = select i1 %tmp_100, i8 %tmp_101, i8 %tmp_102" [./intx/intx.hpp:741]   --->   Operation 239 'select' 'select_ln741_26' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 27" [./intx/intx.hpp:741]   --->   Operation 240 'bitselect' 'tmp_103' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 216, i32 223" [./intx/intx.hpp:741]   --->   Operation 241 'partselect' 'tmp_104' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 216, i32 223" [./intx/intx.hpp:741]   --->   Operation 242 'partselect' 'tmp_105' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.40ns)   --->   "%select_ln741_27 = select i1 %tmp_103, i8 %tmp_104, i8 %tmp_105" [./intx/intx.hpp:741]   --->   Operation 243 'select' 'select_ln741_27' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 28" [./intx/intx.hpp:741]   --->   Operation 244 'bitselect' 'tmp_106' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 224, i32 231" [./intx/intx.hpp:741]   --->   Operation 245 'partselect' 'tmp_107' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 224, i32 231" [./intx/intx.hpp:741]   --->   Operation 246 'partselect' 'tmp_108' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.40ns)   --->   "%select_ln741_28 = select i1 %tmp_106, i8 %tmp_107, i8 %tmp_108" [./intx/intx.hpp:741]   --->   Operation 247 'select' 'select_ln741_28' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 29" [./intx/intx.hpp:741]   --->   Operation 248 'bitselect' 'tmp_109' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 232, i32 239" [./intx/intx.hpp:741]   --->   Operation 249 'partselect' 'tmp_110' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 232, i32 239" [./intx/intx.hpp:741]   --->   Operation 250 'partselect' 'tmp_111' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.40ns)   --->   "%select_ln741_29 = select i1 %tmp_109, i8 %tmp_110, i8 %tmp_111" [./intx/intx.hpp:741]   --->   Operation 251 'select' 'select_ln741_29' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 30" [./intx/intx.hpp:741]   --->   Operation 252 'bitselect' 'tmp_112' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 240, i32 247" [./intx/intx.hpp:741]   --->   Operation 253 'partselect' 'tmp_113' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 240, i32 247" [./intx/intx.hpp:741]   --->   Operation 254 'partselect' 'tmp_114' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.40ns)   --->   "%select_ln741_30 = select i1 %tmp_112, i8 %tmp_113, i8 %tmp_114" [./intx/intx.hpp:741]   --->   Operation 255 'select' 'select_ln741_30' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln741, i32 31" [./intx/intx.hpp:741]   --->   Operation 256 'bitselect' 'tmp_115' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln741_2, i32 248, i32 255" [./intx/intx.hpp:741]   --->   Operation 257 'partselect' 'tmp_116' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_173, i32 248, i32 255" [./intx/intx.hpp:741]   --->   Operation 258 'partselect' 'tmp_117' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.40ns)   --->   "%select_ln741_31 = select i1 %tmp_115, i8 %tmp_116, i8 %tmp_117" [./intx/intx.hpp:741]   --->   Operation 259 'select' 'select_ln741_31' <Predicate = (!icmp_ln740)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%z = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln741_31, i8 %select_ln741_30, i8 %select_ln741_29, i8 %select_ln741_28, i8 %select_ln741_27, i8 %select_ln741_26, i8 %select_ln741_25, i8 %select_ln741_24, i8 %select_ln741_23, i8 %select_ln741_22, i8 %select_ln741_21, i8 %select_ln741_20, i8 %select_ln741_19, i8 %select_ln741_18, i8 %select_ln741_17, i8 %select_ln741_16, i8 %select_ln741_15, i8 %select_ln741_14, i8 %select_ln741_13, i8 %select_ln741_12, i8 %select_ln741_11, i8 %select_ln741_10, i8 %select_ln741_9, i8 %select_ln741_8, i8 %select_ln741_7, i8 %select_ln741_6, i8 %select_ln741_5, i8 %select_ln741_4, i8 %select_ln741_3, i8 %select_ln741_2, i8 %select_ln741_1, i8 %select_ln741" [./intx/intx.hpp:741]   --->   Operation 260 'bitconcatenate' 'z' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 261 'br' 'br_ln0' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%empty_175 = trunc i256 %state_load_17" [./execution_state.hpp:60]   --->   Operation 262 'trunc' 'empty_175' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.46ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 263 'br' 'br_ln0' <Predicate = (icmp_ln740)> <Delay = 0.46>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%loop_index = phi i6 %empty_177, void %load-store-loop.split, i6 0, void %load-store-loop.preheader"   --->   Operation 264 'phi' 'loop_index' <Predicate = (!k & !tmp_30) | (!k & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.84ns)   --->   "%empty_177 = add i6 %loop_index, i6 1"   --->   Operation 265 'add' 'empty_177' <Predicate = (!k & !tmp_30) | (!k & !icmp_ln31)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.71ns)   --->   "%exitcond3 = icmp_eq  i6 %loop_index, i6 32"   --->   Operation 266 'icmp' 'exitcond3' <Predicate = (!k & !tmp_30) | (!k & !icmp_ln31)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%empty_178 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 267 'speclooptripcount' 'empty_178' <Predicate = (!k & !tmp_30) | (!k & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %load-store-loop.split, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit.loopexit"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!k & !tmp_30) | (!k & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%empty_179 = trunc i6 %loop_index"   --->   Operation 269 'trunc' 'empty_179' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%tmp_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_179, i3 0"   --->   Operation 270 'bitconcatenate' 'tmp_118' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%p_cast137 = zext i8 %tmp_118"   --->   Operation 271 'zext' 'p_cast137' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%empty_180 = lshr i256 %empty_173, i256 %p_cast137" [./intx/intx.hpp:741]   --->   Operation 272 'lshr' 'empty_180' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%empty_181 = trunc i256 %empty_180" [./intx/intx.hpp:741]   --->   Operation 273 'trunc' 'empty_181' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%tmp116 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 4097, i6 %loop_index"   --->   Operation 274 'bitconcatenate' 'tmp116' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (1.12ns)   --->   "%empty_182 = add i19 %tmp116, i19 %trunc_ln60_13" [./execution_state.hpp:60]   --->   Operation 275 'add' 'empty_182' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%p_cast127_cast = zext i8 %empty_181" [./intx/intx.hpp:741]   --->   Operation 276 'zext' 'p_cast127_cast' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.82ns)   --->   "%empty_183 = add i5 %empty_175, i5 %empty_179" [./execution_state.hpp:60]   --->   Operation 277 'add' 'empty_183' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%p_cast138 = zext i5 %empty_183" [./execution_state.hpp:60]   --->   Operation 278 'zext' 'p_cast138' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.70ns)   --->   "%empty_184 = shl i32 1, i32 %p_cast138" [./execution_state.hpp:60]   --->   Operation 279 'shl' 'empty_184' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%tmp_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_183, i3 0" [./execution_state.hpp:60]   --->   Operation 280 'bitconcatenate' 'tmp_119' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node empty_185)   --->   "%p_cast139 = zext i8 %tmp_119" [./execution_state.hpp:60]   --->   Operation 281 'zext' 'p_cast139' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (1.44ns) (out node of the LUT)   --->   "%empty_185 = shl i256 %p_cast127_cast, i256 %p_cast139" [./intx/intx.hpp:741]   --->   Operation 282 'shl' 'empty_185' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_182, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 283 'partselect' 'tmp_120' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%p_cast131_cast = zext i14 %tmp_120" [./execution_state.hpp:60]   --->   Operation 284 'zext' 'p_cast131_cast' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%state_addr_22 = getelementptr i256 %state, i64 0, i64 %p_cast131_cast" [./execution_state.hpp:60]   --->   Operation 285 'getelementptr' 'state_addr_22' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_22, i256 %empty_185, i32 %empty_184" [./execution_state.hpp:60]   --->   Operation 286 'store' 'store_ln60' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 287 'br' 'br_ln0' <Predicate = (!k & !tmp_30 & !exitcond3) | (!k & !icmp_ln31 & !exitcond3)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit"   --->   Operation 288 'br' 'br_ln0' <Predicate = (!k & !tmp_30 & exitcond3) | (!k & !icmp_ln31 & exitcond3)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 289 'ret' 'ret_ln0' <Predicate = (exitcond3) | (icmp_ln31 & tmp_30) | (k)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', ./execution_state.hpp:60) [4]  (0 ns)
	'load' operation ('state_load', ./execution_state.hpp:60) on array 'state' [5]  (1.3 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load', ./execution_state.hpp:60) on array 'state' [5]  (1.3 ns)
	'add' operation ('add_ln60', ./execution_state.hpp:60) [8]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [10]  (1.3 ns)

 <State 3>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_7', ./execution_state.hpp:60) [11]  (1.06 ns)
	'add' operation ('add_ln60_4', ./execution_state.hpp:60) [13]  (1.12 ns)
	'getelementptr' operation ('state_addr_19', ./execution_state.hpp:60) [16]  (0 ns)
	'load' operation ('state_load_17', ./execution_state.hpp:60) on array 'state' [17]  (1.3 ns)

 <State 4>: 2.44ns
The critical path consists of the following:
	'add' operation ('add_ln60_5', ./execution_state.hpp:60) [23]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [25]  (1.3 ns)

 <State 5>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_8', ./execution_state.hpp:60) [26]  (1.06 ns)
	'add' operation ('add_ln60_6', ./execution_state.hpp:60) [28]  (1.12 ns)
	'getelementptr' operation ('state_addr_20', ./execution_state.hpp:60) [31]  (0 ns)
	'load' operation ('state_load_18', ./execution_state.hpp:60) on array 'state' [32]  (1.3 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_18', ./execution_state.hpp:60) on array 'state' [32]  (1.3 ns)

 <State 7>: 3.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [39]  (0 ns)
	'mux' operation ('tmp_19', ./intx/int128.hpp:213) [48]  (0.544 ns)
	'sub' operation ('sub_ln213', ./intx/int128.hpp:213) [49]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [52]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [53]  (0.148 ns)

 <State 8>: 7.23ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', ./instructions.hpp:35) [73]  (4.54 ns)
	'sub' operation ('p_neg', ./instructions.hpp:35) [81]  (1.36 ns)
	'select' operation ('div5_i_neg', ./instructions.hpp:35) [87]  (0 ns)
	'add' operation ('add_ln39_2', ./instructions.hpp:39) [90]  (1.33 ns)

 <State 9>: 3.71ns
The critical path consists of the following:
	'sub' operation ('empty_172', ./instructions.hpp:33) [78]  (1.35 ns)
	'add' operation ('add_ln39_1', ./instructions.hpp:39) [89]  (0 ns)
	'add' operation ('add_ln39', ./instructions.hpp:39) [92]  (1.05 ns)
	'store' operation ('store_ln39', ./instructions.hpp:39) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [94]  (1.3 ns)

 <State 10>: 2.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:740) [101]  (0 ns)
	'mux' operation ('x', ./intx/intx.hpp:741) [108]  (0.544 ns)
	'shl' operation ('shl_ln741_2', ./intx/intx.hpp:741) [125]  (1.31 ns)
	'select' operation ('select_ln741', ./intx/intx.hpp:741) [129]  (0.4 ns)

 <State 11>: 3.56ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_177') [260]  (0 ns)
	'add' operation ('empty_183', ./execution_state.hpp:60) [274]  (0.825 ns)
	'shl' operation ('empty_185', ./intx/intx.hpp:741) [279]  (1.44 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [283]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
