
---------- Begin Simulation Statistics ----------
final_tick                               170801674000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 400486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   401272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.70                       # Real time elapsed on the host
host_tick_rate                              684035999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170802                       # Number of seconds simulated
sim_ticks                                170801674000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.708017                       # CPI: cycles per instruction
system.cpu.discardedOps                        191372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37628028                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585474                       # IPC: instructions per cycle
system.cpu.numCycles                        170801674                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133173646                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3669                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964647                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3687                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485610                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104010                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903423                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51041006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51041006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51041423                       # number of overall hits
system.cpu.dcache.overall_hits::total        51041423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1033443                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1033443                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1041445                       # number of overall misses
system.cpu.dcache.overall_misses::total       1041445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51678605903                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51678605903                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51678605903                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51678605903                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019845                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019845                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50006.246985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50006.246985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49622.021233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49622.021233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90914                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3886                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.395265                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       873976                       # number of writebacks
system.cpu.dcache.writebacks::total            873976                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59362                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59362                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982077                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47832260997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47832260997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48635343996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48635343996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018856                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49105.013851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49105.013851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49522.943716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49522.943716                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981565                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40529309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40529309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24290583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24290583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40762.851150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40762.851150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22873866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22873866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38670.229294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38670.229294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27388022903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27388022903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62595.043008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62595.043008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24958394997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24958394997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65238.766754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65238.766754                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    803082999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    803082999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100435.592671                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100435.592671                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.567865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982077                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.973011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.567865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53065021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53065021                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685261                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474625                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025906                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700878                       # number of overall hits
system.cpu.icache.overall_hits::total         9700878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70835000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70835000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70835000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70835000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93326.745718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93326.745718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93326.745718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93326.745718                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69317000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69317000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91326.745718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91326.745718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91326.745718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91326.745718                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93326.745718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93326.745718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91326.745718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91326.745718                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.827733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12782.130435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.827733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702396                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702396                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170801674000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               695227                       # number of demand (read+write) hits
system.l2.demand_hits::total                   695323                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              695227                       # number of overall hits
system.l2.overall_hits::total                  695323                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286850                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287513                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            286850                       # number of overall misses
system.l2.overall_misses::total                287513                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30633669000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30698654000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64985000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30633669000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30698654000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982077                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982836                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982077                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982836                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292085                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292085                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98016.591252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106793.337982                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106773.098956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98016.591252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106793.337982                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106773.098956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199899                       # number of writebacks
system.l2.writebacks::total                    199899                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287509                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24896459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24948184000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24896459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24948184000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.292081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.292081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292530                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78016.591252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86793.816194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86773.575784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78016.591252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86793.816194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86773.575784                       # average overall mshr miss latency
system.l2.replacements                         282184                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       873976                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           873976                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       873976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       873976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          278                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           278                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            206082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206082                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19281000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19281000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.461934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.461934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108979.612600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108979.612600                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15742540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15742540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.461934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88979.612600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88979.612600                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98016.591252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98016.591252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78016.591252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78016.591252                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        489145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            489145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11352669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11352669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.183495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103274.618611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103274.618611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9153919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9153919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.183489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83275.738471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83275.738471                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.475751                       # Cycle average of tags in use
system.l2.tags.total_refs                     1962974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.760111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.582806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.712139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8003.180807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987119                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4216888                       # Number of tag accesses
system.l2.tags.data_accesses                  4216888                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006146942500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11709                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11709                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              803794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188489                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199899                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287509                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199899                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    906                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.474934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.079058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.896123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11485     98.09%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          164      1.40%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11709                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.067384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.034106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5676     48.48%     48.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              192      1.64%     50.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5226     44.63%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              607      5.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11709                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   57984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18400576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12793536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170801624000                       # Total gap between requests
system.mem_ctrls.avgGap                     350428.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18300160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789888                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 248428.478517136798                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107142743.811749771237                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74881514.334572628140                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286846                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199899                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17690250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10142000000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4067575636000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26682.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35356.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20348154.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18358144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18400576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12793536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12793536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199899                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199899                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       248428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107482225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107730654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       248428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       248428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74902872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74902872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74902872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       248428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107482225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182633526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286603                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199842                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11526                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4785884000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1433015000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10159690250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16698.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35448.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145382                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101860                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.152295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.128979                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.604976                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184381     77.08%     77.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29410     12.30%     89.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6370      2.66%     92.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1364      0.57%     92.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9230      3.86%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          877      0.37%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          752      0.31%     97.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          499      0.21%     97.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6311      2.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18342592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789888                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.391172                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.881514                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       859813080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       456986310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1027945800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     524469060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13482743040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  42208782720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30043605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88604345130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.755719                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77668418250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5703360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  87429895750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       848096340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       450754920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1018399620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518706180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13482743040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  42043865760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30182482560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88545048420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.408552                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78032706250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5703360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  87065607750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110586                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199899                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78876                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176923                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110586                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853793                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853793                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31194112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31194112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287509                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365880000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1565223250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599831                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1073875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383005                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945719                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947483                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    118787392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118851712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282184                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12793536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1265020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1259940     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5062      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1265020                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170801674000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3713091000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946234996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
