
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001eb6c vaddr 0x40016b6c paddr 0x40016b6c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x000176fc memsz 0x0001781c flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e3e8  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00008784  4000e3e8  4000e3e8  000163e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40016b6c  40016b6c  0001eb6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000b84  40016b78  40016b78  0001eb78  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000011c  40017700  40017700  0001f6fc  2**3
                  ALLOC
  5 .debug_info   00004dbb  00000000  00000000  0001f6fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012fe  00000000  00000000  000244b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    0000524f  00000000  00000000  000257b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000001c0  00000000  00000000  0002aa08  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001610  00000000  00000000  0002abc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000db1  00000000  00000000  0002c1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002cf89  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002cfb9  2**0
                  CONTENTS, READONLY
 13 .debug_frame  0000141c  00000000  00000000  0002cff8  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc0  00000000  00000000  0002e414  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000e3e8 l    d  .rodata	00000000 .rodata
40016b6c l    d  .ARM.exidx	00000000 .ARM.exidx
40016b78 l    d  .data	00000000 .data
40017700 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
400000b8 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40017700 l       .bss	00000000 .LANCHOR0
40017714 l     O .bss	00000004 value.6721
00000000 l    df *ABS*	00000000 cp15.c
40000598 l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
40016d60 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
4000205c l     F .text	000007c4 Lcd_Printf.constprop.0
400123d8 l       .rodata	00000000 .LANCHOR1
40017718 l       .bss	00000000 .LANCHOR3
4000e3e8 l       .rodata	00000000 .LANCHOR0
400163c8 l       .rodata	00000000 .LANCHOR2
40016e10 l       .data	00000000 .LANCHOR4
400128f8 l     O .rodata	00000015 _first
40012910 l     O .rodata	0000001e _middle
40012930 l     O .rodata	0000001e _last
40015658 l     O .rodata	00000016 cho
40015670 l     O .rodata	00000016 cho2
40015688 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
400177d0 l       .bss	00000000 .LANCHOR0
400177d0 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
400177d4 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
400059a0 l       .text	00000000 Finished
40005934 l       .text	00000000 Loop1
40005994 l       .text	00000000 Skip
40005974 l       .text	00000000 Loop2
40005978 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
40016e48 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
400167a8 l     O .rodata	00000010 blanks.6744
400167b8 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40007be8 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40017270 l     O .data	00000020 lc_ctype_charset
40017294 l     O .data	00000020 lc_message_charset
400172b4 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
400167c8 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
400168f0 l     O .rodata	00000010 blanks.6688
40016900 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000ce30 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40002ea0 g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000aab0 g     F .text	00000058 _mprec_log10
40003c44 g     F .text	0000004c Lcd_Draw_STACK
400057d0 g       .text	00000000 CoInvalidateMainTlbVA
4000ab78 g     F .text	0000007c __any_on
400168a0 g     O .rodata	00000028 __mprec_tinytens
4000d8fc g     F .text	00000018 .hidden __aeabi_dcmple
4000ccfc g     F .text	0000002c cleanup_glue
4000da20 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40003c90 g     F .text	00000014 Key_Poll_Init
40001fc8 g     F .text	00000048 GIC_Clear_Pending_Clear
4000d810 g     F .text	00000088 .hidden __cmpdf2
400002f0 g     F .text	0000005c Uart1_ISR
4001771c g     O .bss	000000a0 ArrWinInfo
400057ec g       .text	00000000 CoSetICacheLockdownBase
4000d810 g     F .text	00000088 .hidden __eqdf2
4000da60 g     F .text	000004d0 .hidden __divdi3
4000d304 g     F .text	00000060 .hidden __floatdidf
40005684 g       .text	00000000 CoSetAsyncBusMode
40005cb4 g     F .text	00000028 vsprintf
40005128 g     F .text	000000f8 Uart1_GetString
40001e08 g     F .text	00000018 GIC_Set_Priority_Mask
40002e14 g     F .text	0000008c Lcd_Draw_Image
400094c0 g     F .text	00000070 _setlocale_r
400156a0 g     O .rodata	00001000 eng8x16
40009ec4 g     F .text	00000004 __malloc_unlock
4000039c g     F .text	00000050 Key4_ISR
40005568 g       .text	00000000 CoReadCTR
40005500 g       .text	00000000 CoDisableL2PrefetchHint
4000119c g     F .text	00000030 L2C_CleanAndInvalidate_All
40005510 g       .text	00000000 CoEnableICache
4000c568 g     F .text	00000134 memmove
40009ec8 g     F .text	0000008c _Balloc
40004570 g     F .text	000000bc SDHC_ACMD41
40016dc0 g     O .data	00000010 ICDIPR0
4000d800 g     F .text	00000098 .hidden __gtdf2
400057b4 g       .text	00000000 CoInvalidateDTlbVA
400054d0 g       .text	00000000 CoGetUserReadPA
4000202c g     F .text	00000018 GIC_Write_EOI
4000576c g       .text	00000000 CoPrefetchICacheLineVA
4000578c g       .text	00000000 CoInvalidateITlb
40005548 g       .text	00000000 CoEnableDCache
40005814 g       .text	00000000 CoSetL2CacheAuxCrtlReg
40017818 g     O .bss	00000004 errno
4000d8b4 g     F .text	00000018 .hidden __aeabi_cdcmple
40002010 g     F .text	0000001c GIC_Read_INTACK
40001280 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40003e50 g     F .text	000000f0 Main
40005664 g       .text	00000000 CoDisableMmu
400055b8 g       .text	00000000 CoDisableFiq
40002820 g     F .text	00000004 udelay_f
40017718 g     O .bss	00000004 pLcdFb
40004d38 g     F .text	000000b8 Timer0_Int_Delay
40005490 g       .text	00000000 TLB_Type
400044a8 g     F .text	00000068 SDHC_CMD8
40002044 g     F .text	00000018 GIC_Generate_SGI
40003fa0 g     F .text	00000010 Get_Heap_Base
40009dd0 g     F .text	000000f0 memcpy
40003f94 g     F .text	0000000c Get_Stack_Limit
4000d898 g     F .text	00000034 .hidden __aeabi_cdrcmple
40003de8 g     F .text	0000001c LED_Display
40005624 g       .text	00000000 CoDisableUnalignedAccess
40002c4c g     F .text	00000088 Lcd_Clr_Screen
40005cdc g     F .text	00001f0c _svfprintf_r
4000d288 g     F .text	00000028 .hidden __floatsidf
4000d808 g     F .text	00000090 .hidden __ltdf2
40016b80 g     O .data	000001e0 ISR_Vector
4000d9a0 g     F .text	00000000 .hidden __aeabi_uldivmod
4000abf4 g     F .text	0000006c __fpclassifyd
400056dc g       .text	00000000 CoSelTTBReg0
4000aa28 g     F .text	00000088 __ratio
40016df0 g     O .data	00000010 ICCIAR
40016b78 g       .data	00000000 __RW_BASE__
4000ce30 g     F .text	000000f4 .hidden __udivsi3
400057e4 g       .text	00000000 CoSetDCacheLockdownBase
40001eb8 g     F .text	00000084 GIC_Set_Interrupt_Priority
4000543c g       .text	00000000 Get_User_SP
400167d8 g     O .rodata	000000c8 __mprec_tens
4000112c g     F .text	0000001c L2C_Clean_PA
40003080 g     F .text	000003c8 Lcd_Han_Putch
40009530 g     F .text	0000000c __locale_charset
40005730 g       .text	00000000 CoInvalidateDCacheIndex
40016da0 g     O .data	00000010 ICDICER0
400177e4 g     O .bss	00000004 __malloc_top_pad
40017290 g     O .data	00000004 __mb_cur_max
4000d264 g     F .text	00000024 .hidden __aeabi_ui2d
40009560 g     F .text	0000000c _localeconv_r
40002c00 g     F .text	00000028 Lcd_Get_Pixel
400035bc g     F .text	0000021c Lcd_Puts
4000a224 g     F .text	00000024 __i2b
400055a8 g       .text	00000000 CoEnableFiq
4000582c g       .text	00000000 CoSetL2CacheLines
4000cf48 g     F .text	00000000 .hidden __aeabi_drsub
4000ac60 g     F .text	00000044 _sbrk_r
40003dc4 g     F .text	00000024 LED_Init
400003ec g     F .text	0000007c Timer0_ISR
40004448 g     F .text	00000060 SDHC_CMD0
40002efc g     F .text	0000001c absf
40002f3c g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40005824 g       .text	00000000 CoSetITlbLockdown
40003cec g     F .text	00000030 Key_ISR_Init
4000552c g       .text	00000000 CoDisableICache
4000d8e4 g     F .text	00000018 .hidden __aeabi_dcmplt
4000123c g     F .text	00000044 SetTransTable
40002c28 g     F .text	00000024 Lcd_Get_Pixel_Address
40017810 g     O .bss	00000004 __malloc_max_sbrked_mem
400055c8 g       .text	00000000 CoSetIF
400056c4 g       .text	00000000 CoEnableNeon
4000d2b0 g     F .text	00000040 .hidden __extendsfdf2
400057a8 g       .text	00000000 CoInvalidateDTlb
4000d5f4 g     F .text	0000020c .hidden __aeabi_ddiv
4001770c g     O .bss	00000004 sd_tr_flag
4000cf54 g     F .text	00000310 .hidden __adddf3
40005780 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
400176fc g       .data	00000000 __RW_LIMIT__
40004f80 g     F .text	00000098 Uart1_Printf
4000a848 g     F .text	000000d4 __b2d
4000d364 g     F .text	00000290 .hidden __aeabi_dmul
400167a4 g     O .rodata	00000004 _global_impure_ptr
4000c790 g     F .text	0000056c _realloc_r
40004cb4 g     F .text	00000084 Timer0_Delay
40005644 g       .text	00000000 CoDisableAlignFault
40005460 g       .text	00000000 PABT_Falut_Status
4000df30 g     F .text	00000470 .hidden __udivdi3
400168c8 g     O .rodata	00000028 __mprec_bigtens
4000a04c g     F .text	000000e8 __s2b
4000d264 g     F .text	00000024 .hidden __floatunsidf
40003f40 g     F .text	0000004c _sbrk
40012950 g     O .rodata	00002d01 han16x16
4000a640 g     F .text	00000060 __mcmp
40005040 g     F .text	0000001c Uart1_Get_Pressed
4000048c g     F .text	00000038 Undef_Handler
40002bd0 g     F .text	00000030 Lcd_Put_Pixel
40005c3c g     F .text	00000028 strtol
400011cc g     F .text	0000001c L2C_CleanAndInvalidate_PA
400059b4 g       .text	00000000 CoSetProcessId
40001148 g     F .text	00000020 L2C_Clean_SetWay
400037d8 g     F .text	00000080 Lcd_Draw_Bar
4000409c g     F .text	00000310 SDHC_Card_Init
40001ddc g     F .text	00000018 GIC_Distributor_Enable
400054a0 g       .text	00000000 exynos_smc
40003d1c g     F .text	000000a8 Key_ISR_Enable
40000ee4 g     F .text	00000088 L2C_Clean_VA
4000591c g       .text	00000000 CoInvalidateDCacheForV7
4000cd28 g     F .text	00000108 _reclaim_reent
4000a134 g     F .text	0000005c __hi0bits
4000107c g     F .text	00000030 L2C_Invalidate_All
4000d944 g     F .text	0000005c .hidden __fixdfsi
40002824 g     F .text	00000068 LCD_Clock_Init
40003ca4 g     F .text	00000014 Key_Get_Key_Pressed
40004700 g     F .text	00000088 SDHC_CMD7
400056a4 g       .text	00000000 CoDisableBranchPrediction
40016d90 g     O .data	00000010 ICDISERn
40005558 g       .text	00000000 CoDisableDCache
4000cf54 g     F .text	00000310 .hidden __aeabi_dadd
4000d808 g     F .text	00000090 .hidden __ledf2
40017708 g     O .bss	00000004 sd_wr_buffer_flag
40005570 g       .text	00000000 CoReadCLIDR
4000588c g       .text	00000000 CoCopyFromL2Cache
4000a430 g     F .text	00000104 __pow5mult
4000d2f0 g     F .text	00000074 .hidden __aeabi_ul2d
400177e0 g     O .bss	00000004 __nlocale_changed
40000ddc g     F .text	00000080 CoGetPAfromVA
40005714 g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
400011e8 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
40005604 g       .text	00000000 CoDisableVectoredInt
400059f4 g     F .text	00000018 _atoi_r
40016e10 g     O .data	00000028 ArrFbSel
40003f8c g     F .text	00000008 Get_Stack_Base
40005904 g       .text	00000000 CoGetPAreg
40016db0 g     O .data	00000010 ICDICERn
4000d92c g     F .text	00000018 .hidden __aeabi_dcmpgt
4000e3a0 g     F .text	00000048 .hidden __clzsi2
400177d4 g     O .bss	00000002 sd_rca
40009cbc g     F .text	00000114 memchr
4000c2fc g     F .text	0000026c _free_r
400055f4 g       .text	00000000 CoEnableVectoredInt
40001050 g     F .text	0000002c L2C_Disable
4000953c g     F .text	00000010 __locale_mb_cur_max
40001f3c g     F .text	0000008c GIC_Set_Processor_Target
4000d914 g     F .text	00000018 .hidden __aeabi_dcmpge
40005470 g       .text	00000000 DABT_Falut_Status
400058f8 g       .text	00000000 CoGetCacheSizeID
400177dc g     O .bss	00000004 __mlocale_changed
4000cf50 g     F .text	00000314 .hidden __aeabi_dsub
400176f4 g     O .data	00000004 __malloc_sbrk_base
4000505c g     F .text	000000cc Uart1_ISR_Enable
40005458 g       .text	00000000 Get_User_Stack_Limit
4000d2f0 g     F .text	00000074 .hidden __floatundidf
4000a534 g     F .text	0000010c __lshift
4000aed4 g     F .text	000001ac __ssprint_r
40004848 g     F .text	000000e0 SDHC_ISR_Enable
40003a0c g     F .text	00000238 Lcd_Printf
400177bc g     O .bss	00000004 Selected_win
4000a248 g     F .text	000001e8 __multiply
4000462c g     F .text	00000068 SDHC_CMD2
40016e00 g     O .data	00000010 ICCEOIR
400177e8 g     O .bss	00000028 __malloc_current_mallinfo
4000a91c g     F .text	0000010c __d2b
40001e20 g     F .text	0000004c GIC_Interrupt_Enable
40003e04 g     F .text	0000004c App_Read
4000d288 g     F .text	00000028 .hidden __aeabi_i2d
40005674 g       .text	00000000 CoSetFastBusMode
4000e3e8 g       .rodata	00000000 __RO_BASE__
40001208 g     F .text	00000034 L2C_CleanAndInvalidate_Way
40005798 g       .text	00000000 CoInvalidateITlbVA
4000cf44  w    F .text	00000004 .hidden __aeabi_ldiv0
40005488 g       .text	00000000 Main_ID
4000d5f4 g     F .text	0000020c .hidden __divdf3
4000ab08 g     F .text	00000070 __copybits
400172ec g     O .data	00000408 __malloc_av_
4000034c g     F .text	00000050 Key3_ISR
4000d364 g     F .text	00000290 .hidden __muldf3
40002a54 g     F .text	0000017c Lcd_Win_Init
40009ec0 g     F .text	00000004 __malloc_lock
40005450 g       .text	00000000 Get_User_Stack_Base
4000e3f0 g     O .rodata	00004508 HanTable
40004928 g     F .text	0000008c SDHC_BusPower_Control
4000574c g       .text	00000000 CoCleanDCacheVA
4000c160 g     F .text	0000009c _calloc_r
40005420 g       .text	00000000 Run_App
40001ce4 g     F .text	000000f8 CoStartMmuAndL1L2Cache
40003858 g     F .text	000001b4 Lcd_Draw_Line
4000c69c g     F .text	000000f4 memset
40016dd0 g     O .data	00000010 ICDIPTR0
40017814 g     O .bss	00000004 __malloc_max_total_mem
40005758 g       .text	00000000 CoCleanDCacheIndex
400059ac g       .text	00000000 CoSetExceptonVectoerBase
40001168 g     F .text	00000034 L2C_Clean_Way
40017818 g       .bss	00000000 __ZI_LIMIT__
4000ce30 g     F .text	00000000 .hidden __aeabi_uidiv
40016b78 g     O .data	00000008 SVC_Handler
400057bc g       .text	00000000 CoInvalidateDTlbASID
40003448 g     F .text	00000174 Lcd_Eng_Putch
40005a6c g     F .text	000001d0 _strtol_r
40007dc8 g     F .text	000016f4 _dtoa_r
40009590 g     F .text	0000072c _malloc_r
40000e5c g     F .text	00000088 L2C_Invalidate_VA
4000d304 g     F .text	00000060 .hidden __aeabi_l2d
40004f14 g     F .text	0000006c Uart1_Send_String
40004ec0 g     F .text	00000054 Uart1_Send_Byte
40005910 g       .text	00000000 CoGetNormalMemRemapReg
400056f0 g       .text	00000000 CoSetDomain
400054f0 g       .text	00000000 CoEnableL2PrefetchHint
400059bc g       .text	00000000 CoSetMpll
400054c0 g       .text	00000000 CoGetOSWritePA
400058d8 g       .text	00000000 CoStopPLE
4000c1fc g     F .text	00000100 _malloc_trim_r
400057d8 g       .text	00000000 CoInvalidateMainTlbASID
4000aca4 g     F .text	00000000 strcmp
40016d80 g     O .data	00000010 ICDISER0
40005764 g       .text	00000000 CoDataSyncBarrier
40005704 g       .text	00000000 CoInvalidateICache
400001c8 g     F .text	00000030 _SVC_Uart_Printf
40016b6c g       .rodata	00000000 __RO_LIMIT__
40002d5c g     F .text	00000014 Lcd_Get_Info_BMP
40017710 g     O .bss	00000004 sd_command_complete_flag
40000f6c g     F .text	00000088 L2C_CleanAndInvalidate_VA
40005220 g     F .text	000001fc Uart1_GetIntNum
4000d810 g     F .text	00000088 .hidden __nedf2
400010ac g     F .text	0000001c L2C_Invalidate_PA
40001328 g     F .text	000008dc CoStartMmuAndDCache
40005724 g       .text	00000000 CoInvalidateDCacheVA
40003fb0 g     F .text	0000000c Get_Heap_Limit
400056f8 g       .text	00000000 CoWaitForInterrupt
400177d8 g     O .bss	00000004 _PathLocale
400056e8 g       .text	00000000 CoSetASID
40005c64 g     F .text	00000050 _vsprintf_r
4000956c g     F .text	00000018 setlocale
40016e40 g     O .data	00000004 _impure_ptr
40009558 g     F .text	00000008 __locale_cjk_lang
40005478 g       .text	00000000 DABT_Falut_Address
40005654 g       .text	00000000 CoEnableMmu
40005468 g       .text	00000000 PABT_Falut_Address
40004a80 g     F .text	00000110 SD_Read_Sector
4000b080 g     F .text	000010e0 _svfiprintf_r
40005580 g       .text	00000000 CoReadCSSELR
4000a7e4 g     F .text	00000064 __ulp
400056d4 g       .text	00000000 CoSetTTBase
4000288c g     F .text	000001c8 Lcd_Init
400010fc g     F .text	00000030 L2C_Clean_All
40004430 g     F .text	00000018 SDHC_Clock_Stop
40003fbc g     F .text	00000038 Delay
40005480 g       .text	00000000 Get_SP
400010c8 g     F .text	00000034 L2C_Invalidate_Way
40000ff4 g     F .text	0000005c L2C_Enable
400054b0 g       .text	00000000 CoGetOSReadPA
40005614 g       .text	00000000 CoEnableUnalignedAccess
400043ec g     F .text	00000044 SDHC_Clock_Supply
40017700 g       .bss	00000000 __ZI_BASE__
40009584 g     F .text	0000000c localeconv
40003ff4 g     F .text	000000a8 SDHC_Init
400055dc g       .text	00000000 CoWrIF
4000cf24 g     F .text	00000020 .hidden __aeabi_uidivmod
4000d8cc g     F .text	00000018 .hidden __aeabi_dcmpeq
400054e0 g       .text	00000000 CoGetUserWritePA
400177c8 g     O .bss	00000008 Display_frame
40003cd0 g     F .text	0000001c Key_Wait_Key_Pressed
40002ec8 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40004df0 g     F .text	000000d0 Uart1_Init
40016d70 g     O .data	00000010 ICCPMR
400001f8 g     F .text	000000f8 SDHC_ISR
400004c4 g     F .text	00000074 Dabort_Handler
40002f18 g     F .text	00000024 Lcd_Brightness_Control
40003cb8 g     F .text	00000018 dw
40005694 g       .text	00000000 CoEnableBranchPrediction
40005774 g       .text	00000000 CoCleanAndInvalidateDCacheVA
40017700 g     O .bss	00000004 sd_insert_flag
400176f8 g     O .data	00000004 __malloc_trim_threshold
4000954c g     F .text	0000000c __locale_msgcharset
40000538 g     F .text	00000060 Pabort_Handler
4000a6a0 g     F .text	00000144 __mdiff
4000d944 g     F .text	0000005c .hidden __aeabi_d2iz
40000468 g     F .text	00000024 _SVC_Uart1_GetIntNum
40005578 g       .text	00000000 CoReadCCSIDR
40016e38 g     O .data	00000004 __ctype_ptr__
40016de0 g     O .data	00000010 ICDICPR0
4000573c g       .text	00000000 CoInvalidateBothCaches
400059dc g     F .text	00000018 atoi
400166a0 g     O .rodata	00000101 _ctype_
4000cf44  w    F .text	00000004 .hidden __aeabi_idiv0
400057a0 g       .text	00000000 CoInvalidateITlbASID
40004510 g     F .text	00000060 SDHC_CMD55
40005634 g       .text	00000000 CoEnableAlignFault
40002cd4 g     F .text	00000088 Lcd_Draw_Back_Color
40005a0c g     F .text	00000060 strlen
40005838 g       .text	00000000 CoCopyToL2Cache
400056b4 g       .text	00000000 CoEnableVfp
4000d8b4 g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000d800 g     F .text	00000098 .hidden __gedf2
400057f4 g       .text	00000000 CoLockL2Cache
40005018 g     F .text	00000028 Uart1_Get_Char
4000d9dc g     F .text	00000044 .hidden __gnu_ldivmod_helper
40001c04 g     F .text	000000e0 CoInitMmuAndL1L2Cache
400055e4 g       .text	00000000 CoClrIF
4000d2b0 g     F .text	00000040 .hidden __aeabi_f2d
400049b4 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40004b90 g     F .text	00000124 SD_Write_Sector
4000cf50 g     F .text	00000314 .hidden __subdf3
40017704 g     O .bss	00000004 sd_rd_buffer_flag
40005598 g       .text	00000000 CoDisableIrq
4000581c g       .text	00000000 CoSetDTlbLockdown
40002d70 g     F .text	000000a4 Lcd_Draw_BMP
4000a190 g     F .text	00000094 __lo0bits
40001df4 g     F .text	00000014 GIC_CPU_Interface_Enable
400043ac g     F .text	00000040 SDHC_Port_Init
40001e6c g     F .text	0000004c GIC_Interrupt_Disable
40005804 g       .text	00000000 CoUnLockL2Cache
4000019c g     F .text	0000002c Invalid_ISR
40005588 g       .text	00000000 CoEnableIrq
400058e4 g       .text	00000000 CoNonSecureAccCtrl
40016d60 g     O .data	00000010 ICCICR
400177c0 g     O .bss	00000004 Selected_frame
40004788 g     F .text	000000c0 SDHC_ACMD6_4bit
40009f70 g     F .text	000000dc __multadd
40009f54 g     F .text	0000001c _Bfree
40004694 g     F .text	0000006c SDHC_CMD3
400057c4 g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea00002c 	b	400000b8 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe134 	ldr	lr, [pc, #308]	; 40000164 <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe130 	ldr	lr, [pc, #304]	; 40000168 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe12c 	ldr	lr, [pc, #300]	; 4000016c <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb00010b 	bl	4000048c <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ 실험을 위하여 문제가 발생한 다음 주소로 복귀하도록 수정 @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb000112 	bl	400004c4 <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb000128 	bl	40000538 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

	.extern SVC_Handler
HandlerSVC:
	STMFD SP!, {R4, LR}
4000009c:	e92d4010 	push	{r4, lr}

	LDR r4, [LR, #-4] @ scratch가 아닌 곳에 담아야 함, SVC 명령 읽어내기
400000a0:	e51e4004 	ldr	r4, [lr, #-4]
	BIC R4, R4, #0xFF000000 @ 하위 비트 clear, SVC 명령에서 숫자부분만 남기기 (인덱스 번호)
400000a4:	e3c444ff 	bic	r4, r4, #-16777216	; 0xff000000
	LDR R12, =SVC_Handler
400000a8:	e59fc0c0 	ldr	ip, [pc, #192]	; 40000170 <ResetHandler+0xb8>
	LDR LR, [R12, R4, LSL #2] @r12(SVC_handler) + r4(인덱스 번호) * 4 = 함수 주소
400000ac:	e79ce104 	ldr	lr, [ip, r4, lsl #2]
	BLX LR @ 번호에 맞는 해당 함수  호출 (R0 ~ R3은 그대로 전달해야 함)
400000b0:	e12fff3e 	blx	lr

	LDMFD SP!, {R4, PC}^
400000b4:	e8fd8010 	ldm	sp!, {r4, pc}^

400000b8 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000b8:	e59f00b4 	ldr	r0, [pc, #180]	; 40000174 <ResetHandler+0xbc>
	ldr		r1, =0x0
400000bc:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000c0:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000c4:	e59f00ac 	ldr	r0, [pc, #172]	; 40000178 <ResetHandler+0xc0>
	MCR     p15,0,r0,c1,c0,2
400000c8:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000cc:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000d0:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000d4:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000d8:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000dc:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000e0:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000e4:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
400000e8:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000ec:	e59f0088 	ldr	r0, [pc, #136]	; 4000017c <ResetHandler+0xc4>
	ldr		r1, [r0]
400000f0:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
400000f4:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
400000f8:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
400000fc:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000100:	e59f0078 	ldr	r0, [pc, #120]	; 40000180 <ResetHandler+0xc8>
	ldr		r1, [r0]
40000104:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000108:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
4000010c:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
40000110:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000114:	e59f0068 	ldr	r0, [pc, #104]	; 40000184 <ResetHandler+0xcc>
	ldr		r1, =__ZI_LIMIT__
40000118:	e59f1068 	ldr	r1, [pc, #104]	; 40000188 <ResetHandler+0xd0>
	mov		r2, #0x0
4000011c:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
40000120:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000124:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000128:	3afffffc 	bcc	40000120 <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
4000012c:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
40000130:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000134:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000138:	e59fd04c 	ldr	sp, [pc, #76]	; 4000018c <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
4000013c:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
40000140:	e59fd048 	ldr	sp, [pc, #72]	; 40000190 <ResetHandler+0xd8>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000144:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000148:	e59fd044 	ldr	sp, [pc, #68]	; 40000194 <ResetHandler+0xdc>

	msr		cpsr_c, #(SVC_MODE)
4000014c:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
40000150:	e59fd040 	ldr	sp, [pc, #64]	; 40000198 <ResetHandler+0xe0>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000154:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000158:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
4000015c:	eb000f3b 	bl	40003e50 <Main>

	@ HALT

	b		.
40000160:	eafffffe 	b	40000160 <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000164:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
40000168:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
4000016c:	40016b80 	andmi	r6, r1, r0, lsl #23
HandlerSVC:
	STMFD SP!, {R4, LR}

	LDR r4, [LR, #-4] @ scratch가 아닌 곳에 담아야 함, SVC 명령 읽어내기
	BIC R4, R4, #0xFF000000 @ 하위 비트 clear, SVC 명령에서 숫자부분만 남기기 (인덱스 번호)
	LDR R12, =SVC_Handler
40000170:	40016b78 	andmi	r6, r1, r8, ror fp

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
40000174:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000178:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
4000017c:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000180:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000184:	40017700 	andmi	r7, r1, r0, lsl #14
	ldr		r1, =__ZI_LIMIT__
40000188:	40017818 	andmi	r7, r1, r8, lsl r8

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
4000018c:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
40000190:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
40000194:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
40000198:	43ff8000 	mvnsmi	r8, #0

4000019c <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
4000019c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001a0:	e1a0c00d 	mov	ip, sp
400001a4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400001a8:	e3060910 	movw	r0, #26896	; 0x6910
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001ac:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400001b0:	e3440001 	movt	r0, #16385	; 0x4001
400001b4:	eb001371 	bl	40004f80 <Uart1_Printf>
}
400001b8:	e24bd01c 	sub	sp, fp, #28
400001bc:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400001c0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400001c4:	e25ef004 	subs	pc, lr, #4

400001c8 <_SVC_Uart_Printf>:
	value = (value + 1) % 4;
}

// SVC System Call 구현
void _SVC_Uart_Printf(const char *fmt,...)
{
400001c8:	e1a0c00d 	mov	ip, sp
400001cc:	e92d000f 	push	{r0, r1, r2, r3}
400001d0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400001d4:	e24cb014 	sub	fp, ip, #20
	Uart1_Printf("[SVC Uart Printf]");
400001d8:	e3060920 	movw	r0, #26912	; 0x6920
400001dc:	e3440001 	movt	r0, #16385	; 0x4001
	value = (value + 1) % 4;
}

// SVC System Call 구현
void _SVC_Uart_Printf(const char *fmt,...)
{
400001e0:	e59b4004 	ldr	r4, [fp, #4]
	Uart1_Printf("[SVC Uart Printf]");
400001e4:	eb001365 	bl	40004f80 <Uart1_Printf>
	Uart1_Printf(fmt);
400001e8:	e1a00004 	mov	r0, r4
400001ec:	eb001363 	bl	40004f80 <Uart1_Printf>
}
400001f0:	e24bd014 	sub	sp, fp, #20
400001f4:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

400001f8 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001f8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001fc:	e1a0c00d 	mov	ip, sp
40000200:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
40000204:	e24cb004 	sub	fp, ip, #4
40000208:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
4000020c:	e3a03000 	mov	r3, #0
40000210:	e3413253 	movt	r3, #4691	; 0x1253
40000214:	e5932030 	ldr	r2, [r3, #48]	; 0x30
40000218:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
4000021c:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
40000220:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
40000224:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000228:	e3130040 	tst	r3, #64	; 0x40
4000022c:	1a000002 	bne	4000023c <SDHC_ISR+0x44>
40000230:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000234:	e3130080 	tst	r3, #128	; 0x80
40000238:	0a00000a 	beq	40000268 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
4000023c:	e3a03000 	mov	r3, #0
40000240:	e3413253 	movt	r3, #4691	; 0x1253
40000244:	e5933024 	ldr	r3, [r3, #36]	; 0x24
40000248:	e2133801 	ands	r3, r3, #65536	; 0x10000
4000024c:	13073700 	movwne	r3, #30464	; 0x7700
		else sd_insert_flag = 0;
40000250:	03072700 	movweq	r2, #30464	; 0x7700
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000254:	13a02001 	movne	r2, #1
40000258:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
4000025c:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000260:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
40000264:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000268:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
4000026c:	e3a00000 	mov	r0, #0
40000270:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000274:	e3130020 	tst	r3, #32
40000278:	13073700 	movwne	r3, #30464	; 0x7700
4000027c:	13a02001 	movne	r2, #1
40000280:	13443001 	movtne	r3, #16385	; 0x4001
40000284:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000288:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000028c:	e3130010 	tst	r3, #16
40000290:	13073700 	movwne	r3, #30464	; 0x7700
40000294:	13a02001 	movne	r2, #1
40000298:	13443001 	movtne	r3, #16385	; 0x4001
4000029c:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
400002a0:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002a4:	e3130002 	tst	r3, #2
400002a8:	13073700 	movwne	r3, #30464	; 0x7700
400002ac:	13a02001 	movne	r2, #1
400002b0:	13443001 	movtne	r3, #16385	; 0x4001
400002b4:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
400002b8:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002bc:	e3130001 	tst	r3, #1
400002c0:	13073700 	movwne	r3, #30464	; 0x7700
400002c4:	13a02001 	movne	r2, #1
400002c8:	13443001 	movtne	r3, #16385	; 0x4001
400002cc:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
400002d0:	eb00073c 	bl	40001fc8 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
400002d4:	e3a00000 	mov	r0, #0
400002d8:	e3a0106b 	mov	r1, #107	; 0x6b
400002dc:	eb000752 	bl	4000202c <GIC_Write_EOI>
}
400002e0:	e24bd01c 	sub	sp, fp, #28
400002e4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002e8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002ec:	e25ef004 	subs	pc, lr, #4

400002f0 <Uart1_ISR>:

void Uart1_ISR(void)
{
400002f0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002f4:	e1a0c00d 	mov	ip, sp
400002f8:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400002fc:	e3a04000 	mov	r4, #0
40000300:	e3a0300f 	mov	r3, #15
40000304:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
40000308:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
4000030c:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
40000310:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
40000314:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
40000318:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
4000031c:	eb000729 	bl	40001fc8 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
40000320:	e3a00000 	mov	r0, #0
40000324:	e3a01055 	mov	r1, #85	; 0x55
40000328:	eb00073f 	bl	4000202c <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
4000032c:	e3060934 	movw	r0, #26932	; 0x6934
40000330:	e5941024 	ldr	r1, [r4, #36]	; 0x24
40000334:	e3440001 	movt	r0, #16385	; 0x4001
40000338:	eb001310 	bl	40004f80 <Uart1_Printf>
}
4000033c:	e24bd024 	sub	sp, fp, #36	; 0x24
40000340:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000344:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000348:	e25ef004 	subs	pc, lr, #4

4000034c <Key3_ISR>:

void Key3_ISR(void)
{
4000034c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000350:	e1a0c00d 	mov	ip, sp
40000354:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000358:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000035c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000360:	e3060944 	movw	r0, #26948	; 0x6944

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
40000364:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000368:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
4000036c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000370:	eb001302 	bl	40004f80 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000374:	e3a00000 	mov	r0, #0
40000378:	e3a01033 	mov	r1, #51	; 0x33
4000037c:	eb000711 	bl	40001fc8 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000380:	e3a00000 	mov	r0, #0
40000384:	e3a01033 	mov	r1, #51	; 0x33
40000388:	eb000727 	bl	4000202c <GIC_Write_EOI>
}
4000038c:	e24bd01c 	sub	sp, fp, #28
40000390:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000394:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000398:	e25ef004 	subs	pc, lr, #4

4000039c <Key4_ISR>:

void Key4_ISR(void)
{
4000039c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400003a0:	e1a0c00d 	mov	ip, sp
400003a4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
400003a8:	e3a03411 	mov	r3, #285212672	; 0x11000000
400003ac:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
400003b0:	e3060954 	movw	r0, #26964	; 0x6954
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
400003b4:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
400003b8:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
400003bc:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
400003c0:	eb0012ee 	bl	40004f80 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
400003c4:	e3a00000 	mov	r0, #0
400003c8:	e3a01034 	mov	r1, #52	; 0x34
400003cc:	eb0006fd 	bl	40001fc8 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
400003d0:	e3a00000 	mov	r0, #0
400003d4:	e3a01034 	mov	r1, #52	; 0x34
400003d8:	eb000713 	bl	4000202c <GIC_Write_EOI>
}
400003dc:	e24bd01c 	sub	sp, fp, #28
400003e0:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003e4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003e8:	e25ef004 	subs	pc, lr, #4

400003ec <Timer0_ISR>:

void Timer0_ISR(void)
{
400003ec:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400003f0:	e1a0c00d 	mov	ip, sp
400003f4:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400003f8:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400003fc:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000400:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
40000404:	e24cb004 	sub	fp, ip, #4
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
40000408:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
4000040c:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	LED_Display(value);
40000410:	e3074700 	movw	r4, #30464	; 0x7700
40000414:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000418:	e3822021 	orr	r2, r2, #33	; 0x21
4000041c:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
40000420:	eb0006e8 	bl	40001fc8 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000424:	e3a01045 	mov	r1, #69	; 0x45
40000428:	e3a00000 	mov	r0, #0
4000042c:	eb0006fe 	bl	4000202c <GIC_Write_EOI>

	LED_Display(value);
40000430:	e5940014 	ldr	r0, [r4, #20]
40000434:	eb000e6b 	bl	40003de8 <LED_Display>
	value = (value + 1) % 4;
40000438:	e5942014 	ldr	r2, [r4, #20]
4000043c:	e2822001 	add	r2, r2, #1
40000440:	e1a03fc2 	asr	r3, r2, #31
40000444:	e1a03f23 	lsr	r3, r3, #30
40000448:	e0822003 	add	r2, r2, r3
4000044c:	e2022003 	and	r2, r2, #3
40000450:	e0633002 	rsb	r3, r3, r2
40000454:	e5843014 	str	r3, [r4, #20]
}
40000458:	e24bd024 	sub	sp, fp, #36	; 0x24
4000045c:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000460:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000464:	e25ef004 	subs	pc, lr, #4

40000468 <_SVC_Uart1_GetIntNum>:
	Uart1_Printf("[SVC Uart Printf]");
	Uart1_Printf(fmt);
}

int _SVC_Uart1_GetIntNum(void)
{
40000468:	e1a0c00d 	mov	ip, sp
	Uart_Printf("[SVC Uart GetIntNum]");
4000046c:	e3060964 	movw	r0, #26980	; 0x6964
	Uart1_Printf("[SVC Uart Printf]");
	Uart1_Printf(fmt);
}

int _SVC_Uart1_GetIntNum(void)
{
40000470:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("[SVC Uart GetIntNum]");
40000474:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("[SVC Uart Printf]");
	Uart1_Printf(fmt);
}

int _SVC_Uart1_GetIntNum(void)
{
40000478:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("[SVC Uart GetIntNum]");
4000047c:	eb0012bf 	bl	40004f80 <Uart1_Printf>
	int res = Uart1_GetIntNum();
	return res;
}
40000480:	e24bd00c 	sub	sp, fp, #12
40000484:	e89d6800 	ldm	sp, {fp, sp, lr}
}

int _SVC_Uart1_GetIntNum(void)
{
	Uart_Printf("[SVC Uart GetIntNum]");
	int res = Uart1_GetIntNum();
40000488:	ea001364 	b	40005220 <Uart1_GetIntNum>

4000048c <Undef_Handler>:
#include "device_driver.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
4000048c:	e1a0c00d 	mov	ip, sp
40000490:	e1a02001 	mov	r2, r1
40000494:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000498:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000049c:	e306097c 	movw	r0, #27004	; 0x697c
400004a0:	e1a01004 	mov	r1, r4
400004a4:	e3440001 	movt	r0, #16385	; 0x4001
#include "device_driver.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400004a8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004ac:	eb0012b3 	bl	40004f80 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
400004b0:	e30609a0 	movw	r0, #27040	; 0x69a0
400004b4:	e5941000 	ldr	r1, [r4]
400004b8:	e3440001 	movt	r0, #16385	; 0x4001
400004bc:	eb0012af 	bl	40004f80 <Uart1_Printf>
400004c0:	eafffffe 	b	400004c0 <Undef_Handler+0x34>

400004c4 <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400004c4:	e1a0c00d 	mov	ip, sp
400004c8:	e1a03000 	mov	r3, r0
400004cc:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004d0:	e30609bc 	movw	r0, #27068	; 0x69bc
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400004d4:	e24cb004 	sub	fp, ip, #4
400004d8:	e24dd008 	sub	sp, sp, #8
400004dc:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004e0:	e1a01003 	mov	r1, r3
400004e4:	e3440001 	movt	r0, #16385	; 0x4001
400004e8:	eb0012a4 	bl	40004f80 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
400004ec:	eb0013e1 	bl	40005478 <DABT_Falut_Address>
400004f0:	e1a01000 	mov	r1, r0
400004f4:	e30609e0 	movw	r0, #27104	; 0x69e0
400004f8:	e3440001 	movt	r0, #16385	; 0x4001
400004fc:	eb00129f 	bl	40004f80 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000500:	eb0013da 	bl	40005470 <DABT_Falut_Status>
40000504:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000508:	e30609fc 	movw	r0, #27132	; 0x69fc
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
4000050c:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
40000510:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000514:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000518:	e58d2000 	str	r2, [sp]
4000051c:	e081120c 	add	r1, r1, ip, lsl #4
40000520:	e7e32253 	ubfx	r2, r3, #4, #4
40000524:	e3440001 	movt	r0, #16385	; 0x4001
40000528:	e7e035d3 	ubfx	r3, r3, #11, #1
4000052c:	eb001293 	bl	40004f80 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
40000530:	e24bd00c 	sub	sp, fp, #12
40000534:	e89da800 	ldm	sp, {fp, sp, pc}

40000538 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000538:	e1a03000 	mov	r3, r0
4000053c:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000540:	e3060a48 	movw	r0, #27208	; 0x6a48
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000544:	e1a02001 	mov	r2, r1
40000548:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000054c:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000550:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000554:	e3440001 	movt	r0, #16385	; 0x4001
40000558:	eb001288 	bl	40004f80 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
4000055c:	eb0013c1 	bl	40005468 <PABT_Falut_Address>
40000560:	e1a01000 	mov	r1, r0
40000564:	e3060a6c 	movw	r0, #27244	; 0x6a6c
40000568:	e3440001 	movt	r0, #16385	; 0x4001
4000056c:	eb001283 	bl	40004f80 <Uart1_Printf>
	sd = PABT_Falut_Status();
40000570:	eb0013ba 	bl	40005460 <PABT_Falut_Status>
40000574:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000578:	e3060a88 	movw	r0, #27272	; 0x6a88
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
4000057c:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
40000580:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000584:	e0831201 	add	r1, r3, r1, lsl #4
40000588:	e7e02652 	ubfx	r2, r2, #12, #1
4000058c:	e3440001 	movt	r0, #16385	; 0x4001
40000590:	eb00127a 	bl	40004f80 <Uart1_Printf>
40000594:	eafffffe 	b	40000594 <Pabort_Handler+0x5c>

40000598 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000598:	e1a0c00d 	mov	ip, sp
4000059c:	e3a02020 	mov	r2, #32
400005a0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400005a4:	e24cb004 	sub	fp, ip, #4
400005a8:	e24dd014 	sub	sp, sp, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400005ac:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
400005b0:	e3442400 	movt	r2, #17408	; 0x4400
400005b4:	e2838001 	add	r8, r3, #1
400005b8:	e2830002 	add	r0, r3, #2
400005bc:	e2837003 	add	r7, r3, #3
400005c0:	e2836004 	add	r6, r3, #4
400005c4:	e2835005 	add	r5, r3, #5
400005c8:	e2834006 	add	r4, r3, #6
400005cc:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400005d0:	e1a0ea03 	lsl	lr, r3, #20
400005d4:	e1a08a08 	lsl	r8, r8, #20
400005d8:	e1a00a00 	lsl	r0, r0, #20
400005dc:	e1a07a07 	lsl	r7, r7, #20
400005e0:	e1a06a06 	lsl	r6, r6, #20
400005e4:	e1a05a05 	lsl	r5, r5, #20
400005e8:	e1a04a04 	lsl	r4, r4, #20
400005ec:	e1a0ca0c 	lsl	ip, ip, #20
400005f0:	e2833008 	add	r3, r3, #8
400005f4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400005f8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400005fc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000600:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000604:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000608:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000060c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000610:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000614:	e35300c8 	cmp	r3, #200	; 0xc8
40000618:	e3800002 	orr	r0, r0, #2
4000061c:	e1a01002 	mov	r1, r2
40000620:	e3888002 	orr	r8, r8, #2
40000624:	e3877002 	orr	r7, r7, #2
40000628:	e3866002 	orr	r6, r6, #2
4000062c:	e3855002 	orr	r5, r5, #2
40000630:	e3844002 	orr	r4, r4, #2
40000634:	e38cc002 	orr	ip, ip, #2
40000638:	e38ee002 	orr	lr, lr, #2
4000063c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000640:	f5d2f044 	pld	[r2, #68]	; 0x44
40000644:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000648:	e26300ce 	rsb	r0, r3, #206	; 0xce
4000064c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000650:	e2822020 	add	r2, r2, #32
40000654:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000658:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
4000065c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000660:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000664:	e501c004 	str	ip, [r1, #-4]
40000668:	1affffd1 	bne	400005b4 <CoTTSet_L1L2+0x1c>
4000066c:	e0810100 	add	r0, r1, r0, lsl #2
40000670:	e1a02a03 	lsl	r2, r3, #20
40000674:	e2833001 	add	r3, r3, #1
40000678:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000067c:	e3822002 	orr	r2, r2, #2
40000680:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000684:	e1510000 	cmp	r1, r0
40000688:	1afffff8 	bne	40000670 <CoTTSet_L1L2+0xd8>
4000068c:	e3a02fd6 	mov	r2, #856	; 0x358
40000690:	e3a03000 	mov	r3, #0
40000694:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000698:	e1a00a03 	lsl	r0, r3, #20
4000069c:	e2833008 	add	r3, r3, #8
400006a0:	e3530070 	cmp	r3, #112	; 0x70
400006a4:	e1a08000 	mov	r8, r0
400006a8:	e1a07000 	mov	r7, r0
400006ac:	e1a06000 	mov	r6, r0
400006b0:	e1a05000 	mov	r5, r0
400006b4:	e1a04000 	mov	r4, r0
400006b8:	e1a0e000 	mov	lr, r0
400006bc:	e1a0c000 	mov	ip, r0
400006c0:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
400006c4:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400006c8:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400006cc:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400006d0:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400006d4:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400006d8:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400006dc:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400006e0:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400006e4:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400006e8:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400006ec:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400006f0:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400006f4:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400006f8:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400006fc:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000700:	e3800002 	orr	r0, r0, #2
40000704:	e1a01002 	mov	r1, r2
40000708:	e3888002 	orr	r8, r8, #2
4000070c:	e3877002 	orr	r7, r7, #2
40000710:	e3866002 	orr	r6, r6, #2
40000714:	e3855002 	orr	r5, r5, #2
40000718:	e3844002 	orr	r4, r4, #2
4000071c:	e38ee002 	orr	lr, lr, #2
40000720:	e38cc002 	orr	ip, ip, #2
40000724:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000728:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000072c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000730:	e2630072 	rsb	r0, r3, #114	; 0x72
40000734:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000738:	e2822020 	add	r2, r2, #32
4000073c:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40000740:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000744:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000748:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
4000074c:	e501c004 	str	ip, [r1, #-4]
40000750:	1affffd0 	bne	40000698 <CoTTSet_L1L2+0x100>
40000754:	e2800070 	add	r0, r0, #112	; 0x70
40000758:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000075c:	e2833001 	add	r3, r3, #1
40000760:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000764:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000768:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000076c:	e3822002 	orr	r2, r2, #2
40000770:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000774:	1afffff7 	bne	40000758 <CoTTSet_L1L2+0x1c0>
40000778:	e3a02e52 	mov	r2, #1312	; 0x520
4000077c:	e3a03000 	mov	r3, #0
40000780:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000784:	e1a04a03 	lsl	r4, r3, #20
40000788:	e2830001 	add	r0, r3, #1
4000078c:	e2838002 	add	r8, r3, #2
40000790:	e1a00a00 	lsl	r0, r0, #20
40000794:	e2837003 	add	r7, r3, #3
40000798:	e1a08a08 	lsl	r8, r8, #20
4000079c:	e2836005 	add	r6, r3, #5
400007a0:	e1a07a07 	lsl	r7, r7, #20
400007a4:	e2835006 	add	r5, r3, #6
400007a8:	e1a06a06 	lsl	r6, r6, #20
400007ac:	e283c007 	add	ip, r3, #7
400007b0:	e1a05a05 	lsl	r5, r5, #20
400007b4:	e1a0ca0c 	lsl	ip, ip, #20
400007b8:	e1a0e004 	mov	lr, r4
400007bc:	e2833008 	add	r3, r3, #8
400007c0:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400007c4:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400007c8:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400007cc:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400007d0:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400007d4:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400007d8:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400007dc:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400007e0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400007e4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400007e8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400007ec:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400007f0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400007f4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400007f8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400007fc:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000800:	e3530fae 	cmp	r3, #696	; 0x2b8
40000804:	e3800002 	orr	r0, r0, #2
40000808:	e1a01002 	mov	r1, r2
4000080c:	e3888002 	orr	r8, r8, #2
40000810:	e3877002 	orr	r7, r7, #2
40000814:	e3866002 	orr	r6, r6, #2
40000818:	e3855002 	orr	r5, r5, #2
4000081c:	e38cc002 	orr	ip, ip, #2
40000820:	e3844002 	orr	r4, r4, #2
40000824:	e38ee002 	orr	lr, lr, #2
40000828:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
4000082c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000830:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40000834:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40000838:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
4000083c:	e2822020 	add	r2, r2, #32
40000840:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40000844:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40000848:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
4000084c:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40000850:	e501c004 	str	ip, [r1, #-4]
40000854:	1affffca 	bne	40000784 <CoTTSet_L1L2+0x1ec>
40000858:	e2800fae 	add	r0, r0, #696	; 0x2b8
4000085c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000860:	e2833001 	add	r3, r3, #1
40000864:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000868:	e2822305 	add	r2, r2, #335544320	; 0x14000000
4000086c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000870:	e3822002 	orr	r2, r2, #2
40000874:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000878:	1afffff7 	bne	4000085c <CoTTSet_L1L2+0x2c4>
4000087c:	e3a02a01 	mov	r2, #4096	; 0x1000
40000880:	e3a00c11 	mov	r0, #4352	; 0x1100
40000884:	e3442400 	movt	r2, #17408	; 0x4400
40000888:	e3440400 	movt	r0, #17408	; 0x4400
4000088c:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000890:	e1a03a01 	lsl	r3, r1, #20
40000894:	e2811001 	add	r1, r1, #1
40000898:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
4000089c:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400008a0:	e383300e 	orr	r3, r3, #14
400008a4:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400008a8:	e1520000 	cmp	r2, r0
400008ac:	1afffff7 	bne	40000890 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400008b0:	e3a03a01 	mov	r3, #4096	; 0x1000
400008b4:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400008b8:	e3443400 	movt	r3, #17408	; 0x4400
400008bc:	e3441400 	movt	r1, #17408	; 0x4400
400008c0:	e3012124 	movw	r2, #4388	; 0x1124
400008c4:	e5831100 	str	r1, [r3, #256]	; 0x100
400008c8:	e3442400 	movt	r2, #17408	; 0x4400
400008cc:	e3a03000 	mov	r3, #0
400008d0:	e1a00a03 	lsl	r0, r3, #20
400008d4:	e2833008 	add	r3, r3, #8
400008d8:	e3530068 	cmp	r3, #104	; 0x68
400008dc:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400008e0:	e1a01002 	mov	r1, r2
400008e4:	e1a08000 	mov	r8, r0
400008e8:	e1a07000 	mov	r7, r0
400008ec:	e1a06000 	mov	r6, r0
400008f0:	e1a05000 	mov	r5, r0
400008f4:	e1a04000 	mov	r4, r0
400008f8:	e1a0e000 	mov	lr, r0
400008fc:	e1a0c000 	mov	ip, r0
40000900:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000904:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000908:	e2877603 	add	r7, r7, #3145728	; 0x300000
4000090c:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000910:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000914:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000918:	e28ee607 	add	lr, lr, #7340032	; 0x700000
4000091c:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40000920:	e3800b07 	orr	r0, r0, #7168	; 0x1c00
40000924:	e3888b07 	orr	r8, r8, #7168	; 0x1c00
40000928:	e3877b07 	orr	r7, r7, #7168	; 0x1c00
4000092c:	e3866b07 	orr	r6, r6, #7168	; 0x1c00
40000930:	e3855b07 	orr	r5, r5, #7168	; 0x1c00
40000934:	e3844b07 	orr	r4, r4, #7168	; 0x1c00
40000938:	e38eeb07 	orr	lr, lr, #7168	; 0x1c00
4000093c:	e38ccb07 	orr	ip, ip, #7168	; 0x1c00
40000940:	e380000e 	orr	r0, r0, #14
40000944:	e388800e 	orr	r8, r8, #14
40000948:	e387700e 	orr	r7, r7, #14
4000094c:	e386600e 	orr	r6, r6, #14
40000950:	e385500e 	orr	r5, r5, #14
40000954:	e384400e 	orr	r4, r4, #14
40000958:	e38ee00e 	orr	lr, lr, #14
4000095c:	e38cc00e 	orr	ip, ip, #14
40000960:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000964:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000968:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000096c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000970:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000974:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000978:	e2822020 	add	r2, r2, #32
4000097c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000980:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000984:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000988:	e501c004 	str	ip, [r1, #-4]
4000098c:	1affffcf 	bne	400008d0 <CoTTSet_L1L2+0x338>
40000990:	e0810100 	add	r0, r1, r0, lsl #2
40000994:	e1a02a03 	lsl	r2, r3, #20
40000998:	e2833001 	add	r3, r3, #1
4000099c:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
400009a0:	e2822601 	add	r2, r2, #1048576	; 0x100000
400009a4:	e3822b07 	orr	r2, r2, #7168	; 0x1c00
400009a8:	e382200e 	orr	r2, r2, #14
400009ac:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400009b0:	e1510000 	cmp	r1, r0
400009b4:	1afffff6 	bne	40000994 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400009b8:	e3a03d4e 	mov	r3, #4992	; 0x1380
400009bc:	e300ac0a 	movw	sl, #3082	; 0xc0a
400009c0:	e3443400 	movt	r3, #17408	; 0x4400
400009c4:	e3a02a01 	mov	r2, #4096	; 0x1000
400009c8:	e3442400 	movt	r2, #17408	; 0x4400
400009cc:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
400009d0:	e1a0900a 	mov	r9, sl
400009d4:	e1a0800a 	mov	r8, sl
400009d8:	e1a0700a 	mov	r7, sl
400009dc:	e1a0600a 	mov	r6, sl
400009e0:	e1a0500a 	mov	r5, sl
400009e4:	e1a0400a 	mov	r4, sl
400009e8:	e1a0e00a 	mov	lr, sl
400009ec:	e1a0c00a 	mov	ip, sl
400009f0:	e1a0000a 	mov	r0, sl
400009f4:	e1a0100a 	mov	r1, sl
400009f8:	e1a0300a 	mov	r3, sl
400009fc:	e344ab00 	movt	sl, #19200	; 0x4b00
40000a00:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000a04:	e3445b50 	movt	r5, #19280	; 0x4b50
40000a08:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000a0c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000a10:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000a14:	e3449b10 	movt	r9, #19216	; 0x4b10
40000a18:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000a1c:	e3447b30 	movt	r7, #19248	; 0x4b30
40000a20:	e3444b60 	movt	r4, #19296	; 0x4b60
40000a24:	e344eb70 	movt	lr, #19312	; 0x4b70
40000a28:	e3440b90 	movt	r0, #19344	; 0x4b90
40000a2c:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000a30:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000a34:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000a38:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000a3c:	e3448b20 	movt	r8, #19232	; 0x4b20
40000a40:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000a44:	e3446b40 	movt	r6, #19264	; 0x4b40
40000a48:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000a4c:	e344cb80 	movt	ip, #19328	; 0x4b80
40000a50:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000a54:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000a58:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000a5c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000a60:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000a64:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000a68:	e1a04005 	mov	r4, r5
40000a6c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000a70:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000a74:	e1a0a003 	mov	sl, r3
40000a78:	e3443c70 	movt	r3, #19568	; 0x4c70
40000a7c:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000a80:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000a84:	e1a08009 	mov	r8, r9
40000a88:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000a8c:	e1a06007 	mov	r6, r7
40000a90:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000a94:	e3444c20 	movt	r4, #19488	; 0x4c20
40000a98:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000a9c:	e1a0c00e 	mov	ip, lr
40000aa0:	e1a01000 	mov	r1, r0
40000aa4:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000aa8:	e5824308 	str	r4, [r2, #776]	; 0x308
40000aac:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000ab0:	e3448be0 	movt	r8, #19424	; 0x4be0
40000ab4:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000ab8:	e3446c00 	movt	r6, #19456	; 0x4c00
40000abc:	e3445c10 	movt	r5, #19472	; 0x4c10
40000ac0:	e344ec30 	movt	lr, #19504	; 0x4c30
40000ac4:	e344cc40 	movt	ip, #19520	; 0x4c40
40000ac8:	e3440c50 	movt	r0, #19536	; 0x4c50
40000acc:	e3441c60 	movt	r1, #19552	; 0x4c60
40000ad0:	e1a04003 	mov	r4, r3
40000ad4:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000ad8:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000adc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000ae0:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000ae4:	e1a08009 	mov	r8, r9
40000ae8:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000aec:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000af0:	e5826300 	str	r6, [r2, #768]	; 0x300
40000af4:	e1a06007 	mov	r6, r7
40000af8:	e5825304 	str	r5, [r2, #772]	; 0x304
40000afc:	e344ac80 	movt	sl, #19584	; 0x4c80
40000b00:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000b04:	e3449c90 	movt	r9, #19600	; 0x4c90
40000b08:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000b0c:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000b10:	e582c310 	str	ip, [r2, #784]	; 0x310
40000b14:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000b18:	e5820314 	str	r0, [r2, #788]	; 0x314
40000b1c:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000b20:	e5821318 	str	r1, [r2, #792]	; 0x318
40000b24:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000b28:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000b2c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000b30:	e582a320 	str	sl, [r2, #800]	; 0x320
40000b34:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000b38:	e5829324 	str	r9, [r2, #804]	; 0x324
40000b3c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000b40:	e5828328 	str	r8, [r2, #808]	; 0x328
40000b44:	e1a0c00e 	mov	ip, lr
40000b48:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000b4c:	e1a01000 	mov	r1, r0
40000b50:	e5826330 	str	r6, [r2, #816]	; 0x330
40000b54:	e1a0a005 	mov	sl, r5
40000b58:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000b5c:	e1a08009 	mov	r8, r9
40000b60:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000b64:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000b68:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000b6c:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000b70:	e344cd00 	movt	ip, #19712	; 0x4d00
40000b74:	e3440d10 	movt	r0, #19728	; 0x4d10
40000b78:	e3441d20 	movt	r1, #19744	; 0x4d20
40000b7c:	e3445d30 	movt	r5, #19760	; 0x4d30
40000b80:	e344ad40 	movt	sl, #19776	; 0x4d40
40000b84:	e3449d50 	movt	r9, #19792	; 0x4d50
40000b88:	e3448d60 	movt	r8, #19808	; 0x4d60
40000b8c:	e3447d70 	movt	r7, #19824	; 0x4d70
40000b90:	e5823334 	str	r3, [r2, #820]	; 0x334
40000b94:	e3a06000 	mov	r6, #0
40000b98:	e5824338 	str	r4, [r2, #824]	; 0x338
40000b9c:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000ba0:	e582c340 	str	ip, [r2, #832]	; 0x340
40000ba4:	e5820344 	str	r0, [r2, #836]	; 0x344
40000ba8:	e5821348 	str	r1, [r2, #840]	; 0x348
40000bac:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000bb0:	e582a350 	str	sl, [r2, #848]	; 0x350
40000bb4:	e5829354 	str	r9, [r2, #852]	; 0x354
40000bb8:	e5828358 	str	r8, [r2, #856]	; 0x358
40000bbc:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000bc0:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000bc4:	e1a01a06 	lsl	r1, r6, #20
40000bc8:	e2866008 	add	r6, r6, #8
40000bcc:	e3560e32 	cmp	r6, #800	; 0x320
40000bd0:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000bd4:	e1a02003 	mov	r2, r3
40000bd8:	e1a08001 	mov	r8, r1
40000bdc:	e1a07001 	mov	r7, r1
40000be0:	e1a05001 	mov	r5, r1
40000be4:	e1a04001 	mov	r4, r1
40000be8:	e1a0e001 	mov	lr, r1
40000bec:	e1a0c001 	mov	ip, r1
40000bf0:	e1a00001 	mov	r0, r1
40000bf4:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000bf8:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000bfc:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000c00:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000c04:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000c08:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000c0c:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000c10:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000c14:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000c18:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000c1c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000c20:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000c24:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000c28:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000c2c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000c30:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000c34:	e3811002 	orr	r1, r1, #2
40000c38:	e3888002 	orr	r8, r8, #2
40000c3c:	e3877002 	orr	r7, r7, #2
40000c40:	e3855002 	orr	r5, r5, #2
40000c44:	e3844002 	orr	r4, r4, #2
40000c48:	e38ee002 	orr	lr, lr, #2
40000c4c:	e38cc002 	orr	ip, ip, #2
40000c50:	e3800002 	orr	r0, r0, #2
40000c54:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000c58:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000c5c:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000c60:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000c64:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000c68:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000c6c:	e2833020 	add	r3, r3, #32
40000c70:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000c74:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000c78:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000c7c:	e5020004 	str	r0, [r2, #-4]
40000c80:	1affffcf 	bne	40000bc4 <CoTTSet_L1L2+0x62c>
40000c84:	e0821101 	add	r1, r2, r1, lsl #2
40000c88:	e1a03a06 	lsl	r3, r6, #20
40000c8c:	e2866001 	add	r6, r6, #1
40000c90:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000c94:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000c98:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000c9c:	e3833002 	orr	r3, r3, #2
40000ca0:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ca4:	e1520001 	cmp	r2, r1
40000ca8:	1afffff6 	bne	40000c88 <CoTTSet_L1L2+0x6f0>
40000cac:	e3022020 	movw	r2, #8224	; 0x2020
40000cb0:	e3a03000 	mov	r3, #0
40000cb4:	e3442400 	movt	r2, #17408	; 0x4400
40000cb8:	e30097f8 	movw	r9, #2040	; 0x7f8
40000cbc:	e2838001 	add	r8, r3, #1
40000cc0:	e2830002 	add	r0, r3, #2
40000cc4:	e2837003 	add	r7, r3, #3
40000cc8:	e2836004 	add	r6, r3, #4
40000ccc:	e2835005 	add	r5, r3, #5
40000cd0:	e2834006 	add	r4, r3, #6
40000cd4:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000cd8:	e1a0ea03 	lsl	lr, r3, #20
40000cdc:	e1a08a08 	lsl	r8, r8, #20
40000ce0:	e1a00a00 	lsl	r0, r0, #20
40000ce4:	e1a07a07 	lsl	r7, r7, #20
40000ce8:	e1a06a06 	lsl	r6, r6, #20
40000cec:	e1a05a05 	lsl	r5, r5, #20
40000cf0:	e1a04a04 	lsl	r4, r4, #20
40000cf4:	e1a0ca0c 	lsl	ip, ip, #20
40000cf8:	e2833008 	add	r3, r3, #8
40000cfc:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000d00:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000d04:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000d08:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000d0c:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000d10:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000d14:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000d18:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000d1c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000d20:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000d24:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000d28:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000d2c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000d30:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000d34:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000d38:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000d3c:	e1530009 	cmp	r3, r9
40000d40:	e3800002 	orr	r0, r0, #2
40000d44:	e1a01002 	mov	r1, r2
40000d48:	e3888002 	orr	r8, r8, #2
40000d4c:	e3877002 	orr	r7, r7, #2
40000d50:	e3866002 	orr	r6, r6, #2
40000d54:	e3855002 	orr	r5, r5, #2
40000d58:	e3844002 	orr	r4, r4, #2
40000d5c:	e38cc002 	orr	ip, ip, #2
40000d60:	e38ee002 	orr	lr, lr, #2
40000d64:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000d68:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000d6c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000d70:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000d74:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000d78:	e2822020 	add	r2, r2, #32
40000d7c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000d80:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000d84:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000d88:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000d8c:	e501c004 	str	ip, [r1, #-4]
40000d90:	1affffc9 	bne	40000cbc <CoTTSet_L1L2+0x724>
40000d94:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000d98:	e2800008 	add	r0, r0, #8
40000d9c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000da0:	e2833001 	add	r3, r3, #1
40000da4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000da8:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000dac:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000db0:	e3822002 	orr	r2, r2, #2
40000db4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000db8:	1afffff7 	bne	40000d9c <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000dbc:	e3a00048 	mov	r0, #72	; 0x48
40000dc0:	e3440400 	movt	r0, #17408	; 0x4400
40000dc4:	eb001242 	bl	400056d4 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000dc8:	e3050551 	movw	r0, #21841	; 0x5551
40000dcc:	e3450555 	movt	r0, #21845	; 0x5555
}
40000dd0:	e24bd028 	sub	sp, fp, #40	; 0x28
40000dd4:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000dd8:	ea001244 	b	400056f0 <CoSetDomain>

40000ddc <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000ddc:	e1a0c00d 	mov	ip, sp
40000de0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000de4:	e24cb004 	sub	fp, ip, #4
40000de8:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000dec:	e3510003 	cmp	r1, #3
40000df0:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000df4:	ea000016 	b	40000e54 <CoGetPAfromVA+0x78>
40000df8:	40000e44 	andmi	r0, r0, r4, asr #28
40000dfc:	40000e4c 	andmi	r0, r0, ip, asr #28
40000e00:	40000e24 	andmi	r0, r0, r4, lsr #28
40000e04:	40000e08 	andmi	r0, r0, r8, lsl #28
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000e08:	eb0011b4 	bl	400054e0 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000e0c:	e3100001 	tst	r0, #1
40000e10:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000e14:	03c0000f 	biceq	r0, r0, #15
40000e18:	0a000006 	beq	40000e38 <CoGetPAfromVA+0x5c>
40000e1c:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000e20:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000e24:	eb0011a9 	bl	400054d0 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000e28:	e3100001 	tst	r0, #1
40000e2c:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000e30:	03c0000f 	biceq	r0, r0, #15
40000e34:	1afffff8 	bne	40000e1c <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000e38:	e7eb4054 	ubfx	r4, r4, #0, #12
40000e3c:	e1800004 	orr	r0, r0, r4
40000e40:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000e44:	eb001199 	bl	400054b0 <CoGetOSReadPA>
40000e48:	eaffffef 	b	40000e0c <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000e4c:	eb00119b 	bl	400054c0 <CoGetOSWritePA>
40000e50:	eaffffed 	b	40000e0c <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000e54:	e3a00000 	mov	r0, #0
40000e58:	eafffff6 	b	40000e38 <CoGetPAfromVA+0x5c>

40000e5c <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000e5c:	e1a0c00d 	mov	ip, sp
40000e60:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000e64:	e24cb004 	sub	fp, ip, #4
40000e68:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000e6c:	e3510003 	cmp	r1, #3
40000e70:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000e74:	ea000018 	b	40000edc <L2C_Invalidate_VA+0x80>
40000e78:	40000ed4 	ldrdmi	r0, [r0], -r4
40000e7c:	40000ecc 	andmi	r0, r0, ip, asr #29
40000e80:	40000ec4 	andmi	r0, r0, r4, asr #29
40000e84:	40000e88 	andmi	r0, r0, r8, lsl #29
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000e88:	eb001194 	bl	400054e0 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000e8c:	e3100001 	tst	r0, #1
40000e90:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000e94:	03c0000f 	biceq	r0, r0, #15
40000e98:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000e9c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000ea0:	e1904004 	orrs	r4, r0, r4
40000ea4:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000ea8:	e3a03a02 	mov	r3, #8192	; 0x2000
40000eac:	e3c4401f 	bic	r4, r4, #31
40000eb0:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000eb4:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000eb8:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000ebc:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000ec0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000ec4:	eb001181 	bl	400054d0 <CoGetUserReadPA>
40000ec8:	eaffffef 	b	40000e8c <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000ecc:	eb00117b 	bl	400054c0 <CoGetOSWritePA>
40000ed0:	eaffffed 	b	40000e8c <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000ed4:	eb001175 	bl	400054b0 <CoGetOSReadPA>
40000ed8:	eaffffeb 	b	40000e8c <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000edc:	e3a00000 	mov	r0, #0
40000ee0:	eaffffed 	b	40000e9c <L2C_Invalidate_VA+0x40>

40000ee4 <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40000ee4:	e1a0c00d 	mov	ip, sp
40000ee8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000eec:	e24cb004 	sub	fp, ip, #4
40000ef0:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ef4:	e3510003 	cmp	r1, #3
40000ef8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000efc:	ea000018 	b	40000f64 <L2C_Clean_VA+0x80>
40000f00:	40000f5c 	andmi	r0, r0, ip, asr pc
40000f04:	40000f54 	andmi	r0, r0, r4, asr pc
40000f08:	40000f4c 	andmi	r0, r0, ip, asr #30
40000f0c:	40000f10 	andmi	r0, r0, r0, lsl pc
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f10:	eb001172 	bl	400054e0 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f14:	e3100001 	tst	r0, #1
40000f18:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f1c:	03c0000f 	biceq	r0, r0, #15
40000f20:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000f24:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000f28:	e1904004 	orrs	r4, r0, r4
40000f2c:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40000f30:	e3a03a02 	mov	r3, #8192	; 0x2000
40000f34:	e3c4401f 	bic	r4, r4, #31
40000f38:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000f3c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40000f40:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000f44:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000f48:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000f4c:	eb00115f 	bl	400054d0 <CoGetUserReadPA>
40000f50:	eaffffef 	b	40000f14 <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000f54:	eb001159 	bl	400054c0 <CoGetOSWritePA>
40000f58:	eaffffed 	b	40000f14 <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000f5c:	eb001153 	bl	400054b0 <CoGetOSReadPA>
40000f60:	eaffffeb 	b	40000f14 <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f64:	e3a00000 	mov	r0, #0
40000f68:	eaffffed 	b	40000f24 <L2C_Clean_VA+0x40>

40000f6c <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
40000f6c:	e1a0c00d 	mov	ip, sp
40000f70:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f74:	e24cb004 	sub	fp, ip, #4
40000f78:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f7c:	e3510003 	cmp	r1, #3
40000f80:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f84:	ea000018 	b	40000fec <L2C_CleanAndInvalidate_VA+0x80>
40000f88:	40000fe4 	andmi	r0, r0, r4, ror #31
40000f8c:	40000fdc 	ldrdmi	r0, [r0], -ip
40000f90:	40000fd4 	ldrdmi	r0, [r0], -r4
40000f94:	40000f98 	mulmi	r0, r8, pc	; <UNPREDICTABLE>
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f98:	eb001150 	bl	400054e0 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f9c:	e3100001 	tst	r0, #1
40000fa0:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fa4:	03c0000f 	biceq	r0, r0, #15
40000fa8:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000fac:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000fb0:	e1904004 	orrs	r4, r0, r4
40000fb4:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40000fb8:	e3a03a02 	mov	r3, #8192	; 0x2000
40000fbc:	e3c4401f 	bic	r4, r4, #31
40000fc0:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000fc4:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40000fc8:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000fcc:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000fd0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000fd4:	eb00113d 	bl	400054d0 <CoGetUserReadPA>
40000fd8:	eaffffef 	b	40000f9c <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000fdc:	eb001137 	bl	400054c0 <CoGetOSWritePA>
40000fe0:	eaffffed 	b	40000f9c <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000fe4:	eb001131 	bl	400054b0 <CoGetOSReadPA>
40000fe8:	eaffffeb 	b	40000f9c <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000fec:	e3a00000 	mov	r0, #0
40000ff0:	eaffffed 	b	40000fac <L2C_CleanAndInvalidate_VA+0x40>

40000ff4 <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40000ff4:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40000ff8:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40000ffc:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001000:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001004:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001008:	e3443100 	movt	r3, #16640	; 0x4100
4000100c:	e3a01e11 	mov	r1, #272	; 0x110
40001010:	e3a02e12 	mov	r2, #288	; 0x120
40001014:	eb001121 	bl	400054a0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001018:	e3a01000 	mov	r1, #0
4000101c:	e3a02001 	mov	r2, #1
40001020:	e1a03001 	mov	r3, r1
40001024:	e3472e47 	movt	r2, #32327	; 0x7e47
40001028:	e3e00016 	mvn	r0, #22
4000102c:	eb00111b 	bl	400054a0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001030:	e3a02000 	mov	r2, #0
40001034:	e3e00014 	mvn	r0, #20
40001038:	e1a03002 	mov	r3, r2
4000103c:	e3a01001 	mov	r1, #1
40001040:	eb001116 	bl	400054a0 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
40001044:	e24bd00c 	sub	sp, fp, #12
40001048:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
4000104c:	ea001127 	b	400054f0 <CoEnableL2PrefetchHint>

40001050 <L2C_Disable>:
}

void L2C_Disable(void)
{
40001050:	e1a0c00d 	mov	ip, sp
40001054:	e92dd800 	push	{fp, ip, lr, pc}
40001058:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
4000105c:	eb001127 	bl	40005500 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001060:	e3a01000 	mov	r1, #0
40001064:	e3e00014 	mvn	r0, #20
40001068:	e1a02001 	mov	r2, r1
4000106c:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
40001070:	e24bd00c 	sub	sp, fp, #12
40001074:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001078:	ea001108 	b	400054a0 <exynos_smc>

4000107c <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000107c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001080:	e30f2fff 	movw	r2, #65535	; 0xffff
40001084:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001088:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000108c:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001090:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001094:	e3a03a02 	mov	r3, #8192	; 0x2000
40001098:	e3413050 	movt	r3, #4176	; 0x1050
4000109c:	e3520000 	cmp	r2, #0
400010a0:	1afffffa 	bne	40001090 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010a4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010a8:	e12fff1e 	bx	lr

400010ac <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
400010ac:	e3a03a02 	mov	r3, #8192	; 0x2000
400010b0:	e3c0001f 	bic	r0, r0, #31
400010b4:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010b8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
400010bc:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010c0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010c4:	e12fff1e 	bx	lr

400010c8 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
400010c8:	e3a03a02 	mov	r3, #8192	; 0x2000
400010cc:	e3a02001 	mov	r2, #1
400010d0:	e3413050 	movt	r3, #4176	; 0x1050
400010d4:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400010d8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
400010dc:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400010e0:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
400010e4:	e3a03a02 	mov	r3, #8192	; 0x2000
400010e8:	e3413050 	movt	r3, #4176	; 0x1050
400010ec:	e3520000 	cmp	r2, #0
400010f0:	1afffffa 	bne	400010e0 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010f4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010f8:	e12fff1e 	bx	lr

400010fc <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400010fc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001100:	e30f2fff 	movw	r2, #65535	; 0xffff
40001104:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001108:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
4000110c:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001110:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001114:	e3a03a02 	mov	r3, #8192	; 0x2000
40001118:	e3413050 	movt	r3, #4176	; 0x1050
4000111c:	e3520000 	cmp	r2, #0
40001120:	1afffffa 	bne	40001110 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001124:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001128:	e12fff1e 	bx	lr

4000112c <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
4000112c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001130:	e3c0001f 	bic	r0, r0, #31
40001134:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001138:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
4000113c:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001140:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001144:	e12fff1e 	bx	lr

40001148 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001148:	e1a00280 	lsl	r0, r0, #5
4000114c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001150:	e3413050 	movt	r3, #4176	; 0x1050
40001154:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001158:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
4000115c:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001160:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001164:	e12fff1e 	bx	lr

40001168 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001168:	e3a03a02 	mov	r3, #8192	; 0x2000
4000116c:	e3a02001 	mov	r2, #1
40001170:	e3413050 	movt	r3, #4176	; 0x1050
40001174:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001178:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
4000117c:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001180:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001184:	e3a03a02 	mov	r3, #8192	; 0x2000
40001188:	e3413050 	movt	r3, #4176	; 0x1050
4000118c:	e3520000 	cmp	r2, #0
40001190:	1afffffa 	bne	40001180 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001194:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001198:	e12fff1e 	bx	lr

4000119c <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000119c:	e3a03a02 	mov	r3, #8192	; 0x2000
400011a0:	e30f2fff 	movw	r2, #65535	; 0xffff
400011a4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400011a8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400011ac:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400011b0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400011b4:	e3a03a02 	mov	r3, #8192	; 0x2000
400011b8:	e3413050 	movt	r3, #4176	; 0x1050
400011bc:	e3520000 	cmp	r2, #0
400011c0:	1afffffa 	bne	400011b0 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011c4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011c8:	e12fff1e 	bx	lr

400011cc <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
400011cc:	e3a03a02 	mov	r3, #8192	; 0x2000
400011d0:	e3c0001f 	bic	r0, r0, #31
400011d4:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011d8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
400011dc:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011e0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011e4:	e12fff1e 	bx	lr

400011e8 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
400011e8:	e1a00280 	lsl	r0, r0, #5
400011ec:	e3a03a02 	mov	r3, #8192	; 0x2000
400011f0:	e3413050 	movt	r3, #4176	; 0x1050
400011f4:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011f8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
400011fc:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001200:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001204:	e12fff1e 	bx	lr

40001208 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001208:	e3a03a02 	mov	r3, #8192	; 0x2000
4000120c:	e3a02001 	mov	r2, #1
40001210:	e3413050 	movt	r3, #4176	; 0x1050
40001214:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001218:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
4000121c:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001220:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001224:	e3a03a02 	mov	r3, #8192	; 0x2000
40001228:	e3413050 	movt	r3, #4176	; 0x1050
4000122c:	e3520000 	cmp	r2, #0
40001230:	1afffffa 	bne	40001220 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001234:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001238:	e12fff1e 	bx	lr

4000123c <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
4000123c:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001240:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001244:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001248:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
4000124c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001250:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001254:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001258:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000125c:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001260:	e0840a02 	add	r0, r4, r2, lsl #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001264:	e2822001 	add	r2, r2, #1
40001268:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000126c:	e1800003 	orr	r0, r0, r3
40001270:	e4810004 	str	r0, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001274:	2afffff9 	bcs	40001260 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001278:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000127c:	e12fff1e 	bx	lr

40001280 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001280:	e1a0c00d 	mov	ip, sp
40001284:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001288:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
4000128c:	eb0010a6 	bl	4000552c <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001290:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001294:	eb0010af 	bl	40005558 <CoDisableDCache>
40001298:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
4000129c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400012a0:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400012a4:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400012a8:	eb001134 	bl	40005780 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400012ac:	e3540c01 	cmp	r4, #256	; 0x100
400012b0:	1afffffa 	bne	400012a0 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400012b4:	e2866001 	add	r6, r6, #1
400012b8:	e3560004 	cmp	r6, #4
400012bc:	1afffff5 	bne	40001298 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400012c0:	eb00110f 	bl	40005704 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400012c4:	eb00108d 	bl	40005500 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400012c8:	e3a01000 	mov	r1, #0
400012cc:	e3e00014 	mvn	r0, #20
400012d0:	e1a02001 	mov	r2, r1
400012d4:	e1a03001 	mov	r3, r1
400012d8:	eb001070 	bl	400054a0 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400012dc:	e3a03a02 	mov	r3, #8192	; 0x2000
400012e0:	e30f2fff 	movw	r2, #65535	; 0xffff
400012e4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012e8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400012ec:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012f0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400012f4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012f8:	e3413050 	movt	r3, #4176	; 0x1050
400012fc:	e3520000 	cmp	r2, #0
40001300:	1afffffa 	bne	400012f0 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001304:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001308:	eb0010d5 	bl	40005664 <CoDisableMmu>
	CoInvalidateMainTlb();
4000130c:	eb00112c 	bl	400057c4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001310:	eb0010e3 	bl	400056a4 <CoDisableBranchPrediction>

	CoEnableMmu();
40001314:	eb0010ce 	bl	40005654 <CoEnableMmu>
	CoEnableICache();
40001318:	eb00107c 	bl	40005510 <CoEnableICache>
	CoEnableBranchPrediction();
}
4000131c:	e24bd01c 	sub	sp, fp, #28
40001320:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
40001324:	ea0010da 	b	40005694 <CoEnableBranchPrediction>

40001328 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
40001328:	e1a0c00d 	mov	ip, sp
4000132c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001330:	e24cb004 	sub	fp, ip, #4
40001334:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001338:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
4000133c:	eb00107a 	bl	4000552c <CoDisableICache>
	CoDisableDCache();
40001340:	eb001084 	bl	40005558 <CoDisableDCache>
40001344:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001348:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000134c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001350:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001354:	eb001109 	bl	40005780 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001358:	e3540c01 	cmp	r4, #256	; 0x100
4000135c:	1afffffa 	bne	4000134c <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001360:	e2866001 	add	r6, r6, #1
40001364:	e3560004 	cmp	r6, #4
40001368:	1afffff5 	bne	40001344 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
4000136c:	eb0010e4 	bl	40005704 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001370:	eb001062 	bl	40005500 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001374:	e3a01000 	mov	r1, #0
40001378:	e3e00014 	mvn	r0, #20
4000137c:	e1a02001 	mov	r2, r1
40001380:	e1a03001 	mov	r3, r1
40001384:	eb001045 	bl	400054a0 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001388:	e3a03a02 	mov	r3, #8192	; 0x2000
4000138c:	e30f1fff 	movw	r1, #65535	; 0xffff
40001390:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001394:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001398:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000139c:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
400013a0:	e3a03a02 	mov	r3, #8192	; 0x2000
400013a4:	e3413050 	movt	r3, #4176	; 0x1050
400013a8:	e3540000 	cmp	r4, #0
400013ac:	1afffffa 	bne	4000139c <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013b0:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400013b4:	eb0010aa 	bl	40005664 <CoDisableMmu>
	CoInvalidateMainTlb();
400013b8:	eb001101 	bl	400057c4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400013bc:	eb0010b8 	bl	400056a4 <CoDisableBranchPrediction>
400013c0:	e3a02020 	mov	r2, #32
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400013c4:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
400013c8:	e3442400 	movt	r2, #17408	; 0x4400
400013cc:	e2838001 	add	r8, r3, #1
400013d0:	e2830002 	add	r0, r3, #2
400013d4:	e2837003 	add	r7, r3, #3
400013d8:	e2836004 	add	r6, r3, #4
400013dc:	e2835005 	add	r5, r3, #5
400013e0:	e2834006 	add	r4, r3, #6
400013e4:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400013e8:	e1a0ea03 	lsl	lr, r3, #20
400013ec:	e1a08a08 	lsl	r8, r8, #20
400013f0:	e1a00a00 	lsl	r0, r0, #20
400013f4:	e1a07a07 	lsl	r7, r7, #20
400013f8:	e1a06a06 	lsl	r6, r6, #20
400013fc:	e1a05a05 	lsl	r5, r5, #20
40001400:	e1a04a04 	lsl	r4, r4, #20
40001404:	e1a0ca0c 	lsl	ip, ip, #20
40001408:	e2833008 	add	r3, r3, #8
4000140c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001410:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001414:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001418:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
4000141c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001420:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001424:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001428:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
4000142c:	e35300c8 	cmp	r3, #200	; 0xc8
40001430:	e3800002 	orr	r0, r0, #2
40001434:	e1a01002 	mov	r1, r2
40001438:	e3888002 	orr	r8, r8, #2
4000143c:	e3877002 	orr	r7, r7, #2
40001440:	e3866002 	orr	r6, r6, #2
40001444:	e3855002 	orr	r5, r5, #2
40001448:	e3844002 	orr	r4, r4, #2
4000144c:	e38cc002 	orr	ip, ip, #2
40001450:	e38ee002 	orr	lr, lr, #2
40001454:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001458:	f5d2f044 	pld	[r2, #68]	; 0x44
4000145c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001460:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001464:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001468:	e2822020 	add	r2, r2, #32
4000146c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001470:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001474:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001478:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
4000147c:	e501c004 	str	ip, [r1, #-4]
40001480:	1affffd1 	bne	400013cc <CoStartMmuAndDCache+0xa4>
40001484:	e28000c8 	add	r0, r0, #200	; 0xc8
40001488:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000148c:	e2833001 	add	r3, r3, #1
40001490:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001494:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001498:	e3822002 	orr	r2, r2, #2
4000149c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400014a0:	1afffff8 	bne	40001488 <CoStartMmuAndDCache+0x160>
400014a4:	e3a02fd6 	mov	r2, #856	; 0x358
400014a8:	e3a03000 	mov	r3, #0
400014ac:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400014b0:	e1a00a03 	lsl	r0, r3, #20
400014b4:	e2833008 	add	r3, r3, #8
400014b8:	e3530070 	cmp	r3, #112	; 0x70
400014bc:	e1a08000 	mov	r8, r0
400014c0:	e1a07000 	mov	r7, r0
400014c4:	e1a06000 	mov	r6, r0
400014c8:	e1a05000 	mov	r5, r0
400014cc:	e1a04000 	mov	r4, r0
400014d0:	e1a0e000 	mov	lr, r0
400014d4:	e1a0c000 	mov	ip, r0
400014d8:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
400014dc:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400014e0:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400014e4:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400014e8:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400014ec:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400014f0:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400014f4:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400014f8:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400014fc:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001500:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001504:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001508:	e3855b03 	orr	r5, r5, #3072	; 0xc00
4000150c:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001510:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001514:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001518:	e3800002 	orr	r0, r0, #2
4000151c:	e1a01002 	mov	r1, r2
40001520:	e3888002 	orr	r8, r8, #2
40001524:	e3877002 	orr	r7, r7, #2
40001528:	e3866002 	orr	r6, r6, #2
4000152c:	e3855002 	orr	r5, r5, #2
40001530:	e3844002 	orr	r4, r4, #2
40001534:	e38ee002 	orr	lr, lr, #2
40001538:	e38cc002 	orr	ip, ip, #2
4000153c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001540:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001544:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001548:	e2630072 	rsb	r0, r3, #114	; 0x72
4000154c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001550:	e2822020 	add	r2, r2, #32
40001554:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001558:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
4000155c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001560:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001564:	e501c004 	str	ip, [r1, #-4]
40001568:	1affffd0 	bne	400014b0 <CoStartMmuAndDCache+0x188>
4000156c:	e2800070 	add	r0, r0, #112	; 0x70
40001570:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001574:	e2833001 	add	r3, r3, #1
40001578:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000157c:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001580:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001584:	e3822002 	orr	r2, r2, #2
40001588:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000158c:	1afffff7 	bne	40001570 <CoStartMmuAndDCache+0x248>
40001590:	e3a02e52 	mov	r2, #1312	; 0x520
40001594:	e3a03000 	mov	r3, #0
40001598:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000159c:	e1a04a03 	lsl	r4, r3, #20
400015a0:	e2830001 	add	r0, r3, #1
400015a4:	e2838002 	add	r8, r3, #2
400015a8:	e1a00a00 	lsl	r0, r0, #20
400015ac:	e2837003 	add	r7, r3, #3
400015b0:	e1a08a08 	lsl	r8, r8, #20
400015b4:	e2836005 	add	r6, r3, #5
400015b8:	e1a07a07 	lsl	r7, r7, #20
400015bc:	e2835006 	add	r5, r3, #6
400015c0:	e1a06a06 	lsl	r6, r6, #20
400015c4:	e283c007 	add	ip, r3, #7
400015c8:	e1a05a05 	lsl	r5, r5, #20
400015cc:	e1a0ca0c 	lsl	ip, ip, #20
400015d0:	e1a0e004 	mov	lr, r4
400015d4:	e2833008 	add	r3, r3, #8
400015d8:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400015dc:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400015e0:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400015e4:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400015e8:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400015ec:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400015f0:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400015f4:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400015f8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400015fc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001600:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001604:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001608:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000160c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001610:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001614:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001618:	e3530fae 	cmp	r3, #696	; 0x2b8
4000161c:	e3800002 	orr	r0, r0, #2
40001620:	e1a01002 	mov	r1, r2
40001624:	e3888002 	orr	r8, r8, #2
40001628:	e3877002 	orr	r7, r7, #2
4000162c:	e3866002 	orr	r6, r6, #2
40001630:	e3855002 	orr	r5, r5, #2
40001634:	e38cc002 	orr	ip, ip, #2
40001638:	e3844002 	orr	r4, r4, #2
4000163c:	e38ee002 	orr	lr, lr, #2
40001640:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001644:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001648:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
4000164c:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001650:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001654:	e2822020 	add	r2, r2, #32
40001658:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
4000165c:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001660:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001664:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001668:	e501c004 	str	ip, [r1, #-4]
4000166c:	1affffca 	bne	4000159c <CoStartMmuAndDCache+0x274>
40001670:	e2800fae 	add	r0, r0, #696	; 0x2b8
40001674:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001678:	e2833001 	add	r3, r3, #1
4000167c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001680:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40001684:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001688:	e3822002 	orr	r2, r2, #2
4000168c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001690:	1afffff7 	bne	40001674 <CoStartMmuAndDCache+0x34c>
40001694:	e3a02a01 	mov	r2, #4096	; 0x1000
40001698:	e3a00c11 	mov	r0, #4352	; 0x1100
4000169c:	e3442400 	movt	r2, #17408	; 0x4400
400016a0:	e3440400 	movt	r0, #17408	; 0x4400
400016a4:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016a8:	e1a03a01 	lsl	r3, r1, #20
400016ac:	e2811001 	add	r1, r1, #1
400016b0:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
400016b4:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400016b8:	e383300e 	orr	r3, r3, #14
400016bc:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400016c0:	e1520000 	cmp	r2, r0
400016c4:	1afffff7 	bne	400016a8 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016c8:	e3a03a01 	mov	r3, #4096	; 0x1000
400016cc:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400016d0:	e3443400 	movt	r3, #17408	; 0x4400
400016d4:	e3441400 	movt	r1, #17408	; 0x4400
400016d8:	e3012124 	movw	r2, #4388	; 0x1124
400016dc:	e5831100 	str	r1, [r3, #256]	; 0x100
400016e0:	e3442400 	movt	r2, #17408	; 0x4400
400016e4:	e3a03000 	mov	r3, #0
400016e8:	e1a00a03 	lsl	r0, r3, #20
400016ec:	e2833008 	add	r3, r3, #8
400016f0:	e3530068 	cmp	r3, #104	; 0x68
400016f4:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400016f8:	e1a01002 	mov	r1, r2
400016fc:	e1a08000 	mov	r8, r0
40001700:	e1a07000 	mov	r7, r0
40001704:	e1a06000 	mov	r6, r0
40001708:	e1a05000 	mov	r5, r0
4000170c:	e1a04000 	mov	r4, r0
40001710:	e1a0e000 	mov	lr, r0
40001714:	e1a0c000 	mov	ip, r0
40001718:	e2888602 	add	r8, r8, #2097152	; 0x200000
4000171c:	e2800601 	add	r0, r0, #1048576	; 0x100000
40001720:	e2877603 	add	r7, r7, #3145728	; 0x300000
40001724:	e2866501 	add	r6, r6, #4194304	; 0x400000
40001728:	e2855605 	add	r5, r5, #5242880	; 0x500000
4000172c:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001730:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40001734:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40001738:	e3800b07 	orr	r0, r0, #7168	; 0x1c00
4000173c:	e3888b07 	orr	r8, r8, #7168	; 0x1c00
40001740:	e3877b07 	orr	r7, r7, #7168	; 0x1c00
40001744:	e3866b07 	orr	r6, r6, #7168	; 0x1c00
40001748:	e3855b07 	orr	r5, r5, #7168	; 0x1c00
4000174c:	e3844b07 	orr	r4, r4, #7168	; 0x1c00
40001750:	e38eeb07 	orr	lr, lr, #7168	; 0x1c00
40001754:	e38ccb07 	orr	ip, ip, #7168	; 0x1c00
40001758:	e380000e 	orr	r0, r0, #14
4000175c:	e388800e 	orr	r8, r8, #14
40001760:	e387700e 	orr	r7, r7, #14
40001764:	e386600e 	orr	r6, r6, #14
40001768:	e385500e 	orr	r5, r5, #14
4000176c:	e384400e 	orr	r4, r4, #14
40001770:	e38ee00e 	orr	lr, lr, #14
40001774:	e38cc00e 	orr	ip, ip, #14
40001778:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
4000177c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001780:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001784:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001788:	e263006f 	rsb	r0, r3, #111	; 0x6f
4000178c:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001790:	e2822020 	add	r2, r2, #32
40001794:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001798:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
4000179c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400017a0:	e501c004 	str	ip, [r1, #-4]
400017a4:	1affffcf 	bne	400016e8 <CoStartMmuAndDCache+0x3c0>
400017a8:	e0810100 	add	r0, r1, r0, lsl #2
400017ac:	e1a02a03 	lsl	r2, r3, #20
400017b0:	e2833001 	add	r3, r3, #1
400017b4:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
400017b8:	e2822601 	add	r2, r2, #1048576	; 0x100000
400017bc:	e3822b07 	orr	r2, r2, #7168	; 0x1c00
400017c0:	e382200e 	orr	r2, r2, #14
400017c4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400017c8:	e1510000 	cmp	r1, r0
400017cc:	1afffff6 	bne	400017ac <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400017d0:	e3a03d4e 	mov	r3, #4992	; 0x1380
400017d4:	e300ac0a 	movw	sl, #3082	; 0xc0a
400017d8:	e3443400 	movt	r3, #17408	; 0x4400
400017dc:	e3a02a01 	mov	r2, #4096	; 0x1000
400017e0:	e3442400 	movt	r2, #17408	; 0x4400
400017e4:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
400017e8:	e1a0900a 	mov	r9, sl
400017ec:	e1a0800a 	mov	r8, sl
400017f0:	e1a0700a 	mov	r7, sl
400017f4:	e1a0600a 	mov	r6, sl
400017f8:	e1a0500a 	mov	r5, sl
400017fc:	e1a0400a 	mov	r4, sl
40001800:	e1a0e00a 	mov	lr, sl
40001804:	e1a0c00a 	mov	ip, sl
40001808:	e1a0000a 	mov	r0, sl
4000180c:	e1a0100a 	mov	r1, sl
40001810:	e1a0300a 	mov	r3, sl
40001814:	e344ab00 	movt	sl, #19200	; 0x4b00
40001818:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
4000181c:	e3445b50 	movt	r5, #19280	; 0x4b50
40001820:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40001824:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001828:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
4000182c:	e3444b60 	movt	r4, #19296	; 0x4b60
40001830:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40001834:	e344abc0 	movt	sl, #19392	; 0x4bc0
40001838:	e3005c0a 	movw	r5, #3082	; 0xc0a
4000183c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001840:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40001844:	e3449b10 	movt	r9, #19216	; 0x4b10
40001848:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
4000184c:	e3448b20 	movt	r8, #19232	; 0x4b20
40001850:	e3447b30 	movt	r7, #19248	; 0x4b30
40001854:	e3446b40 	movt	r6, #19264	; 0x4b40
40001858:	e344eb70 	movt	lr, #19312	; 0x4b70
4000185c:	e344cb80 	movt	ip, #19328	; 0x4b80
40001860:	e3440b90 	movt	r0, #19344	; 0x4b90
40001864:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40001868:	e1a04005 	mov	r4, r5
4000186c:	e1a0a003 	mov	sl, r3
40001870:	e3445c10 	movt	r5, #19472	; 0x4c10
40001874:	e3443c70 	movt	r3, #19568	; 0x4c70
40001878:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
4000187c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001880:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40001884:	e1a08009 	mov	r8, r9
40001888:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
4000188c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001890:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40001894:	e1a06007 	mov	r6, r7
40001898:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
4000189c:	e300ec0a 	movw	lr, #3082	; 0xc0a
400018a0:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
400018a4:	e1a0c00e 	mov	ip, lr
400018a8:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
400018ac:	e3000c0a 	movw	r0, #3082	; 0xc0a
400018b0:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
400018b4:	e1a01000 	mov	r1, r0
400018b8:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
400018bc:	e3449bd0 	movt	r9, #19408	; 0x4bd0
400018c0:	e5825304 	str	r5, [r2, #772]	; 0x304
400018c4:	e3005c0a 	movw	r5, #3082	; 0xc0a
400018c8:	e1a03005 	mov	r3, r5
400018cc:	e3448be0 	movt	r8, #19424	; 0x4be0
400018d0:	e3447bf0 	movt	r7, #19440	; 0x4bf0
400018d4:	e3446c00 	movt	r6, #19456	; 0x4c00
400018d8:	e3444c20 	movt	r4, #19488	; 0x4c20
400018dc:	e344ec30 	movt	lr, #19504	; 0x4c30
400018e0:	e344cc40 	movt	ip, #19520	; 0x4c40
400018e4:	e3440c50 	movt	r0, #19536	; 0x4c50
400018e8:	e3441c60 	movt	r1, #19552	; 0x4c60
400018ec:	e3443ce0 	movt	r3, #19680	; 0x4ce0
400018f0:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
400018f4:	e3009c0a 	movw	r9, #3082	; 0xc0a
400018f8:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
400018fc:	e1a08009 	mov	r8, r9
40001900:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40001904:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001908:	e5826300 	str	r6, [r2, #768]	; 0x300
4000190c:	e1a06007 	mov	r6, r7
40001910:	e5824308 	str	r4, [r2, #776]	; 0x308
40001914:	e344ac80 	movt	sl, #19584	; 0x4c80
40001918:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
4000191c:	e3449c90 	movt	r9, #19600	; 0x4c90
40001920:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40001924:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40001928:	e582c310 	str	ip, [r2, #784]	; 0x310
4000192c:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40001930:	e5820314 	str	r0, [r2, #788]	; 0x314
40001934:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40001938:	e5821318 	str	r1, [r2, #792]	; 0x318
4000193c:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001940:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001944:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001948:	e3000c0a 	movw	r0, #3082	; 0xc0a
4000194c:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001950:	e582a320 	str	sl, [r2, #800]	; 0x320
40001954:	e1a0c00e 	mov	ip, lr
40001958:	e582331c 	str	r3, [r2, #796]	; 0x31c
4000195c:	e1a01000 	mov	r1, r0
40001960:	e5829324 	str	r9, [r2, #804]	; 0x324
40001964:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001968:	e5828328 	str	r8, [r2, #808]	; 0x328
4000196c:	e1a0a004 	mov	sl, r4
40001970:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001974:	e1a08009 	mov	r8, r9
40001978:	e5826330 	str	r6, [r2, #816]	; 0x330
4000197c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001980:	e5825334 	str	r5, [r2, #820]	; 0x334
40001984:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001988:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
4000198c:	e344cd00 	movt	ip, #19712	; 0x4d00
40001990:	e3440d10 	movt	r0, #19728	; 0x4d10
40001994:	e3441d20 	movt	r1, #19744	; 0x4d20
40001998:	e3444d30 	movt	r4, #19760	; 0x4d30
4000199c:	e344ad40 	movt	sl, #19776	; 0x4d40
400019a0:	e3449d50 	movt	r9, #19792	; 0x4d50
400019a4:	e3448d60 	movt	r8, #19808	; 0x4d60
400019a8:	e3447d70 	movt	r7, #19824	; 0x4d70
400019ac:	e5823338 	str	r3, [r2, #824]	; 0x338
400019b0:	e582e33c 	str	lr, [r2, #828]	; 0x33c
400019b4:	e3a06000 	mov	r6, #0
400019b8:	e582c340 	str	ip, [r2, #832]	; 0x340
400019bc:	e5820344 	str	r0, [r2, #836]	; 0x344
400019c0:	e5821348 	str	r1, [r2, #840]	; 0x348
400019c4:	e582434c 	str	r4, [r2, #844]	; 0x34c
400019c8:	e582a350 	str	sl, [r2, #848]	; 0x350
400019cc:	e5829354 	str	r9, [r2, #852]	; 0x354
400019d0:	e5828358 	str	r8, [r2, #856]	; 0x358
400019d4:	e582735c 	str	r7, [r2, #860]	; 0x35c
400019d8:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
400019dc:	e1a01a06 	lsl	r1, r6, #20
400019e0:	e2866008 	add	r6, r6, #8
400019e4:	e3560e32 	cmp	r6, #800	; 0x320
400019e8:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
400019ec:	e1a02003 	mov	r2, r3
400019f0:	e1a08001 	mov	r8, r1
400019f4:	e1a07001 	mov	r7, r1
400019f8:	e1a05001 	mov	r5, r1
400019fc:	e1a04001 	mov	r4, r1
40001a00:	e1a0e001 	mov	lr, r1
40001a04:	e1a0c001 	mov	ip, r1
40001a08:	e1a00001 	mov	r0, r1
40001a0c:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001a10:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001a14:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001a18:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001a1c:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001a20:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001a24:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001a28:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001a2c:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001a30:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001a34:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001a38:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001a3c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001a40:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001a44:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001a48:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001a4c:	e3811002 	orr	r1, r1, #2
40001a50:	e3888002 	orr	r8, r8, #2
40001a54:	e3877002 	orr	r7, r7, #2
40001a58:	e3855002 	orr	r5, r5, #2
40001a5c:	e3844002 	orr	r4, r4, #2
40001a60:	e38ee002 	orr	lr, lr, #2
40001a64:	e38cc002 	orr	ip, ip, #2
40001a68:	e3800002 	orr	r0, r0, #2
40001a6c:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001a70:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001a74:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001a78:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001a7c:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001a80:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001a84:	e2833020 	add	r3, r3, #32
40001a88:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001a8c:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001a90:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001a94:	e5020004 	str	r0, [r2, #-4]
40001a98:	1affffcf 	bne	400019dc <CoStartMmuAndDCache+0x6b4>
40001a9c:	e0821101 	add	r1, r2, r1, lsl #2
40001aa0:	e1a03a06 	lsl	r3, r6, #20
40001aa4:	e2866001 	add	r6, r6, #1
40001aa8:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001aac:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001ab0:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001ab4:	e3833002 	orr	r3, r3, #2
40001ab8:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001abc:	e1520001 	cmp	r2, r1
40001ac0:	1afffff6 	bne	40001aa0 <CoStartMmuAndDCache+0x778>
40001ac4:	e3022020 	movw	r2, #8224	; 0x2020
40001ac8:	e3a03000 	mov	r3, #0
40001acc:	e3442400 	movt	r2, #17408	; 0x4400
40001ad0:	e30097f8 	movw	r9, #2040	; 0x7f8
40001ad4:	e2838001 	add	r8, r3, #1
40001ad8:	e2830002 	add	r0, r3, #2
40001adc:	e2837003 	add	r7, r3, #3
40001ae0:	e2836004 	add	r6, r3, #4
40001ae4:	e2835005 	add	r5, r3, #5
40001ae8:	e2834006 	add	r4, r3, #6
40001aec:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001af0:	e1a0ea03 	lsl	lr, r3, #20
40001af4:	e1a08a08 	lsl	r8, r8, #20
40001af8:	e1a00a00 	lsl	r0, r0, #20
40001afc:	e1a07a07 	lsl	r7, r7, #20
40001b00:	e1a06a06 	lsl	r6, r6, #20
40001b04:	e1a05a05 	lsl	r5, r5, #20
40001b08:	e1a04a04 	lsl	r4, r4, #20
40001b0c:	e1a0ca0c 	lsl	ip, ip, #20
40001b10:	e2833008 	add	r3, r3, #8
40001b14:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001b18:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001b1c:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001b20:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001b24:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001b28:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001b2c:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001b30:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001b34:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001b38:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001b3c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001b40:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001b44:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001b48:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b4c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b50:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b54:	e1530009 	cmp	r3, r9
40001b58:	e3800002 	orr	r0, r0, #2
40001b5c:	e1a01002 	mov	r1, r2
40001b60:	e3888002 	orr	r8, r8, #2
40001b64:	e3877002 	orr	r7, r7, #2
40001b68:	e3866002 	orr	r6, r6, #2
40001b6c:	e3855002 	orr	r5, r5, #2
40001b70:	e3844002 	orr	r4, r4, #2
40001b74:	e38cc002 	orr	ip, ip, #2
40001b78:	e38ee002 	orr	lr, lr, #2
40001b7c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001b80:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001b84:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001b88:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40001b8c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001b90:	e2822020 	add	r2, r2, #32
40001b94:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001b98:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001b9c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001ba0:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001ba4:	e501c004 	str	ip, [r1, #-4]
40001ba8:	1affffc9 	bne	40001ad4 <CoStartMmuAndDCache+0x7ac>
40001bac:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40001bb0:	e2800008 	add	r0, r0, #8
40001bb4:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bb8:	e2833001 	add	r3, r3, #1
40001bbc:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bc0:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001bc4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001bc8:	e3822002 	orr	r2, r2, #2
40001bcc:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bd0:	1afffff7 	bne	40001bb4 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40001bd4:	e3a00048 	mov	r0, #72	; 0x48
40001bd8:	e3440400 	movt	r0, #17408	; 0x4400
40001bdc:	eb000ebc 	bl	400056d4 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001be0:	e3050551 	movw	r0, #21841	; 0x5551
40001be4:	e3450555 	movt	r0, #21845	; 0x5555
40001be8:	eb000ec0 	bl	400056f0 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40001bec:	eb000e98 	bl	40005654 <CoEnableMmu>
	CoEnableICache();
40001bf0:	eb000e46 	bl	40005510 <CoEnableICache>
	CoEnableDCache();
40001bf4:	eb000e53 	bl	40005548 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001bf8:	e24bd028 	sub	sp, fp, #40	; 0x28
40001bfc:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001c00:	ea000ea3 	b	40005694 <CoEnableBranchPrediction>

40001c04 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40001c04:	e1a0c00d 	mov	ip, sp
40001c08:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001c0c:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001c10:	eb000e45 	bl	4000552c <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001c14:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001c18:	eb000e4e 	bl	40005558 <CoDisableDCache>
	CoDisableMmu();
40001c1c:	eb000e90 	bl	40005664 <CoDisableMmu>
40001c20:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40001c24:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001c28:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001c2c:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001c30:	eb000ebe 	bl	40005730 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001c34:	e3540c01 	cmp	r4, #256	; 0x100
40001c38:	1afffffa 	bne	40001c28 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001c3c:	e2866001 	add	r6, r6, #1
40001c40:	e3560004 	cmp	r6, #4
40001c44:	1afffff5 	bne	40001c20 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001c48:	eb000ead 	bl	40005704 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001c4c:	eb000e2b 	bl	40005500 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001c50:	e3a01000 	mov	r1, #0
40001c54:	e3e00014 	mvn	r0, #20
40001c58:	e1a02001 	mov	r2, r1
40001c5c:	e1a03001 	mov	r3, r1
40001c60:	eb000e0e 	bl	400054a0 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40001c64:	e3a01000 	mov	r1, #0
40001c68:	e3e00017 	mvn	r0, #23
40001c6c:	e1a02001 	mov	r2, r1
40001c70:	e1a03001 	mov	r3, r1
40001c74:	eb000e09 	bl	400054a0 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40001c78:	eb000ed1 	bl	400057c4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001c7c:	eb000e88 	bl	400056a4 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001c80:	ebfffa44 	bl	40000598 <CoTTSet_L1L2>

	CoEnableMmu();
40001c84:	eb000e72 	bl	40005654 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001c88:	e3a03007 	mov	r3, #7
40001c8c:	e3e00015 	mvn	r0, #21
40001c90:	e3443100 	movt	r3, #16640	; 0x4100
40001c94:	e3a01e11 	mov	r1, #272	; 0x110
40001c98:	e3a02e12 	mov	r2, #288	; 0x120
40001c9c:	eb000dff 	bl	400054a0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001ca0:	e3a01000 	mov	r1, #0
40001ca4:	e3a02001 	mov	r2, #1
40001ca8:	e1a03001 	mov	r3, r1
40001cac:	e3472e47 	movt	r2, #32327	; 0x7e47
40001cb0:	e3e00016 	mvn	r0, #22
40001cb4:	eb000df9 	bl	400054a0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001cb8:	e3a02000 	mov	r2, #0
40001cbc:	e3e00014 	mvn	r0, #20
40001cc0:	e1a03002 	mov	r3, r2
40001cc4:	e3a01001 	mov	r1, #1
40001cc8:	eb000df4 	bl	400054a0 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001ccc:	eb000e07 	bl	400054f0 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001cd0:	eb000e0e 	bl	40005510 <CoEnableICache>
	CoEnableDCache();
40001cd4:	eb000e1b 	bl	40005548 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001cd8:	e24bd01c 	sub	sp, fp, #28
40001cdc:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001ce0:	ea000e6b 	b	40005694 <CoEnableBranchPrediction>

40001ce4 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40001ce4:	e1a0c00d 	mov	ip, sp
40001ce8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001cec:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40001cf0:	eb000e0d 	bl	4000552c <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001cf4:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40001cf8:	eb000e16 	bl	40005558 <CoDisableDCache>
40001cfc:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40001d00:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001d04:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001d08:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001d0c:	eb000e9b 	bl	40005780 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001d10:	e3540c01 	cmp	r4, #256	; 0x100
40001d14:	1afffffa 	bne	40001d04 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001d18:	e2866001 	add	r6, r6, #1
40001d1c:	e3560004 	cmp	r6, #4
40001d20:	1afffff5 	bne	40001cfc <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001d24:	eb000e76 	bl	40005704 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001d28:	eb000df4 	bl	40005500 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001d2c:	e3a01000 	mov	r1, #0
40001d30:	e3e00014 	mvn	r0, #20
40001d34:	e1a02001 	mov	r2, r1
40001d38:	e1a03001 	mov	r3, r1
40001d3c:	eb000dd7 	bl	400054a0 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001d40:	e3a03a02 	mov	r3, #8192	; 0x2000
40001d44:	e30f1fff 	movw	r1, #65535	; 0xffff
40001d48:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001d4c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001d50:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001d54:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001d58:	e3a03a02 	mov	r3, #8192	; 0x2000
40001d5c:	e3413050 	movt	r3, #4176	; 0x1050
40001d60:	e3540000 	cmp	r4, #0
40001d64:	1afffffa 	bne	40001d54 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001d68:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001d6c:	eb000e3c 	bl	40005664 <CoDisableMmu>
	CoInvalidateMainTlb();
40001d70:	eb000e93 	bl	400057c4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001d74:	eb000e4a 	bl	400056a4 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001d78:	ebfffa06 	bl	40000598 <CoTTSet_L1L2>

	CoEnableMmu();
40001d7c:	eb000e34 	bl	40005654 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001d80:	e3a03007 	mov	r3, #7
40001d84:	e3e00015 	mvn	r0, #21
40001d88:	e3443100 	movt	r3, #16640	; 0x4100
40001d8c:	e3a01e11 	mov	r1, #272	; 0x110
40001d90:	e3a02e12 	mov	r2, #288	; 0x120
40001d94:	eb000dc1 	bl	400054a0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001d98:	e3a02001 	mov	r2, #1
40001d9c:	e1a01004 	mov	r1, r4
40001da0:	e1a03004 	mov	r3, r4
40001da4:	e3e00016 	mvn	r0, #22
40001da8:	e3472e47 	movt	r2, #32327	; 0x7e47
40001dac:	eb000dbb 	bl	400054a0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001db0:	e1a02004 	mov	r2, r4
40001db4:	e3e00014 	mvn	r0, #20
40001db8:	e1a03004 	mov	r3, r4
40001dbc:	e3a01001 	mov	r1, #1
40001dc0:	eb000db6 	bl	400054a0 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001dc4:	eb000dc9 	bl	400054f0 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001dc8:	eb000dd0 	bl	40005510 <CoEnableICache>
	CoEnableDCache();
40001dcc:	eb000ddd 	bl	40005548 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001dd0:	e24bd01c 	sub	sp, fp, #28
40001dd4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001dd8:	ea000e2d 	b	40005694 <CoEnableBranchPrediction>

40001ddc <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40001ddc:	e3a03000 	mov	r3, #0
40001de0:	e0500003 	subs	r0, r0, r3
40001de4:	e3413049 	movt	r3, #4169	; 0x1049
40001de8:	13a00001 	movne	r0, #1
40001dec:	e5830000 	str	r0, [r3]
40001df0:	e12fff1e 	bx	lr

40001df4 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40001df4:	e3063d60 	movw	r3, #28000	; 0x6d60
40001df8:	e3443001 	movt	r3, #16385	; 0x4001
40001dfc:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40001e00:	e5831000 	str	r1, [r3]
40001e04:	e12fff1e 	bx	lr

40001e08 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40001e08:	e3063d60 	movw	r3, #28000	; 0x6d60
40001e0c:	e3443001 	movt	r3, #16385	; 0x4001
40001e10:	e0830100 	add	r0, r3, r0, lsl #2
40001e14:	e5903010 	ldr	r3, [r0, #16]
40001e18:	e5831000 	str	r1, [r3]
40001e1c:	e12fff1e 	bx	lr

40001e20 <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001e20:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40001e24:	e3063d60 	movw	r3, #28000	; 0x6d60
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001e28:	da000008 	ble	40001e50 <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40001e2c:	e1a022c1 	asr	r2, r1, #5
40001e30:	e3443001 	movt	r3, #16385	; 0x4001
40001e34:	e201101f 	and	r1, r1, #31
40001e38:	e0833102 	add	r3, r3, r2, lsl #2
40001e3c:	e3a02001 	mov	r2, #1
40001e40:	e1a01112 	lsl	r1, r2, r1
40001e44:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40001e48:	e5831000 	str	r1, [r3]
40001e4c:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40001e50:	e3443001 	movt	r3, #16385	; 0x4001
40001e54:	e3a02001 	mov	r2, #1
40001e58:	e0833100 	add	r3, r3, r0, lsl #2
40001e5c:	e1a01112 	lsl	r1, r2, r1
40001e60:	e5933020 	ldr	r3, [r3, #32]
40001e64:	e5831000 	str	r1, [r3]
40001e68:	e12fff1e 	bx	lr

40001e6c <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001e6c:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40001e70:	e3063d60 	movw	r3, #28000	; 0x6d60
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001e74:	da000008 	ble	40001e9c <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40001e78:	e1a022c1 	asr	r2, r1, #5
40001e7c:	e3443001 	movt	r3, #16385	; 0x4001
40001e80:	e201101f 	and	r1, r1, #31
40001e84:	e0833102 	add	r3, r3, r2, lsl #2
40001e88:	e3a02001 	mov	r2, #1
40001e8c:	e1a01112 	lsl	r1, r2, r1
40001e90:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40001e94:	e5831000 	str	r1, [r3]
40001e98:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40001e9c:	e3443001 	movt	r3, #16385	; 0x4001
40001ea0:	e3a02001 	mov	r2, #1
40001ea4:	e0833100 	add	r3, r3, r0, lsl #2
40001ea8:	e1a01112 	lsl	r1, r2, r1
40001eac:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40001eb0:	e5831000 	str	r1, [r3]
40001eb4:	e12fff1e 	bx	lr

40001eb8 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40001eb8:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40001ebc:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40001ec0:	e3063d60 	movw	r3, #28000	; 0x6d60
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40001ec4:	da00000b 	ble	40001ef8 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40001ec8:	e3443001 	movt	r3, #16385	; 0x4001
40001ecc:	e1a00141 	asr	r0, r1, #2
40001ed0:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40001ed4:	e2011003 	and	r1, r1, #3
40001ed8:	e1a01181 	lsl	r1, r1, #3
40001edc:	e3a040ff 	mov	r4, #255	; 0xff
40001ee0:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40001ee4:	e1ccc114 	bic	ip, ip, r4, lsl r1
40001ee8:	e18c2112 	orr	r2, ip, r2, lsl r1
40001eec:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40001ef0:	e8bd0030 	pop	{r4, r5}
40001ef4:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40001ef8:	e3443001 	movt	r3, #16385	; 0x4001
40001efc:	e1a04fc1 	asr	r4, r1, #31
40001f00:	e0833100 	add	r3, r3, r0, lsl #2
40001f04:	e1a0c141 	asr	ip, r1, #2
40001f08:	e1a04f24 	lsr	r4, r4, #30
40001f0c:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40001f10:	e3a050ff 	mov	r5, #255	; 0xff
40001f14:	e0811004 	add	r1, r1, r4
40001f18:	e2011003 	and	r1, r1, #3
40001f1c:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40001f20:	e0641001 	rsb	r1, r4, r1
40001f24:	e1a01181 	lsl	r1, r1, #3
40001f28:	e1c00115 	bic	r0, r0, r5, lsl r1
40001f2c:	e1802112 	orr	r2, r0, r2, lsl r1
40001f30:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40001f34:	e8bd0030 	pop	{r4, r5}
40001f38:	e12fff1e 	bx	lr

40001f3c <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40001f3c:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40001f40:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40001f44:	e3063d60 	movw	r3, #28000	; 0x6d60
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40001f48:	da00000c 	ble	40001f80 <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40001f4c:	e3443001 	movt	r3, #16385	; 0x4001
40001f50:	e1a00141 	asr	r0, r1, #2
40001f54:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40001f58:	e2011003 	and	r1, r1, #3
40001f5c:	e1a01181 	lsl	r1, r1, #3
40001f60:	e3a040ff 	mov	r4, #255	; 0xff
40001f64:	e202200f 	and	r2, r2, #15
40001f68:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40001f6c:	e1ccc114 	bic	ip, ip, r4, lsl r1
40001f70:	e18c1112 	orr	r1, ip, r2, lsl r1
40001f74:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40001f78:	e8bd0030 	pop	{r4, r5}
40001f7c:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40001f80:	e3443001 	movt	r3, #16385	; 0x4001
40001f84:	e1a04fc1 	asr	r4, r1, #31
40001f88:	e0833100 	add	r3, r3, r0, lsl #2
40001f8c:	e1a0c141 	asr	ip, r1, #2
40001f90:	e1a04f24 	lsr	r4, r4, #30
40001f94:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40001f98:	e3a050ff 	mov	r5, #255	; 0xff
40001f9c:	e0811004 	add	r1, r1, r4
40001fa0:	e202200f 	and	r2, r2, #15
40001fa4:	e2011003 	and	r1, r1, #3
40001fa8:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40001fac:	e0641001 	rsb	r1, r4, r1
40001fb0:	e1a01181 	lsl	r1, r1, #3
40001fb4:	e1c00115 	bic	r0, r0, r5, lsl r1
40001fb8:	e1801112 	orr	r1, r0, r2, lsl r1
40001fbc:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40001fc0:	e8bd0030 	pop	{r4, r5}
40001fc4:	e12fff1e 	bx	lr

40001fc8 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40001fc8:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40001fcc:	e3063d60 	movw	r3, #28000	; 0x6d60
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40001fd0:	da000007 	ble	40001ff4 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40001fd4:	e3443001 	movt	r3, #16385	; 0x4001
40001fd8:	e201201f 	and	r2, r1, #31
40001fdc:	e3a00001 	mov	r0, #1
40001fe0:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40001fe4:	e1a012c1 	asr	r1, r1, #5
40001fe8:	e1a02210 	lsl	r2, r0, r2
40001fec:	e7832101 	str	r2, [r3, r1, lsl #2]
40001ff0:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40001ff4:	e3443001 	movt	r3, #16385	; 0x4001
40001ff8:	e3a02001 	mov	r2, #1
40001ffc:	e0833100 	add	r3, r3, r0, lsl #2
40002000:	e1a01112 	lsl	r1, r2, r1
40002004:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002008:	e5831000 	str	r1, [r3]
4000200c:	e12fff1e 	bx	lr

40002010 <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
40002010:	e3063d60 	movw	r3, #28000	; 0x6d60
40002014:	e3443001 	movt	r3, #16385	; 0x4001
40002018:	e0830100 	add	r0, r3, r0, lsl #2
4000201c:	e5903090 	ldr	r3, [r0, #144]	; 0x90
40002020:	e5930000 	ldr	r0, [r3]
}
40002024:	e7ec0050 	ubfx	r0, r0, #0, #13
40002028:	e12fff1e 	bx	lr

4000202c <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
4000202c:	e3063d60 	movw	r3, #28000	; 0x6d60
40002030:	e3443001 	movt	r3, #16385	; 0x4001
40002034:	e0830100 	add	r0, r3, r0, lsl #2
40002038:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
4000203c:	e5831000 	str	r1, [r3]
40002040:	e12fff1e 	bx	lr

40002044 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40002044:	e1822801 	orr	r2, r2, r1, lsl #16
40002048:	e3a03000 	mov	r3, #0
4000204c:	e3413049 	movt	r3, #4169	; 0x1049
40002050:	e1820c00 	orr	r0, r2, r0, lsl #24
40002054:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40002058:	e12fff1e 	bx	lr

4000205c <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
4000205c:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002060:	e3061ab4 	movw	r1, #27316	; 0x6ab4
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002064:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002068:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
4000206c:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002070:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002074:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002078:	e30253d8 	movw	r5, #9176	; 0x23d8
4000207c:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002080:	e1a00004 	mov	r0, r4
40002084:	e3441001 	movt	r1, #16385	; 0x4001
40002088:	e1a02003 	mov	r2, r3
4000208c:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002090:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002094:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
40002098:	eb000f05 	bl	40005cb4 <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000209c:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
400020a0:	e3075718 	movw	r5, #30488	; 0x7718
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400020a4:	e30e73e8 	movw	r7, #58344	; 0xe3e8
400020a8:	e3445001 	movt	r5, #16385	; 0x4001
400020ac:	e3447000 	movt	r7, #16384	; 0x4000
400020b0:	e306c3c8 	movw	ip, #25544	; 0x63c8
400020b4:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400020b8:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
400020bc:	e1a0a005 	mov	sl, r5
400020c0:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400020c4:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
400020c8:	e2844007 	add	r4, r4, #7
400020cc:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400020d0:	e3a07000 	mov	r7, #0
400020d4:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
400020d8:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
400020dc:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
400020e0:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400020e4:	e5d15000 	ldrb	r5, [r1]
400020e8:	e3550000 	cmp	r5, #0
400020ec:	0a00011b 	beq	40002560 <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
400020f0:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400020f4:	e2818001 	add	r8, r1, #1
400020f8:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
400020fc:	9a000119 	bls	40002568 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002100:	e5d12001 	ldrb	r2, [r1, #1]
40002104:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002108:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
4000210c:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002110:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40002114:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002118:	e59c0000 	ldr	r0, [ip]
4000211c:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002120:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
40002124:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002128:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
4000212c:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
40002130:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002134:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002138:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
4000213c:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002140:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002144:	e0842082 	add	r2, r4, r2, lsl #1
40002148:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
4000214c:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002150:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002154:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002158:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
4000215c:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002160:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002164:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002168:	e0852003 	add	r2, r5, r3
4000216c:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002170:	e0851001 	add	r1, r5, r1
40002174:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002178:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
4000217c:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002180:	1a000175 	bne	4000275c <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002184:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002188:	e3530001 	cmp	r3, #1
4000218c:	13530018 	cmpne	r3, #24
40002190:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002194:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002198:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000219c:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400021a0:	e0802282 	add	r2, r0, r2, lsl #5
400021a4:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400021a8:	e0811101 	add	r1, r1, r1, lsl #2
400021ac:	e1a0c005 	mov	ip, r5
400021b0:	e0882002 	add	r2, r8, r2
400021b4:	e0874381 	add	r4, r7, r1, lsl #7
400021b8:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
400021bc:	e0844283 	add	r4, r4, r3, lsl #5
400021c0:	f4624a0f 	vld1.8	{d20-d21}, [r2]
400021c4:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
400021c8:	e5941004 	ldr	r1, [r4, #4]
400021cc:	e5942008 	ldr	r2, [r4, #8]
400021d0:	e594300c 	ldr	r3, [r4, #12]
400021d4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400021d8:	e5940010 	ldr	r0, [r4, #16]
400021dc:	e5941014 	ldr	r1, [r4, #20]
400021e0:	e5942018 	ldr	r2, [r4, #24]
400021e4:	e594301c 	ldr	r3, [r4, #28]
400021e8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400021ec:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400021f0:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
400021f4:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
400021f8:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
400021fc:	f26221f6 	vorr	q9, q9, q11
40002200:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002204:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002208:	f26001f4 	vorr	q8, q8, q10
4000220c:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002210:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002214:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40002218:	e3a01002 	mov	r1, #2
4000221c:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002220:	e3a07001 	mov	r7, #1
40002224:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40002228:	e3a09000 	mov	r9, #0
4000222c:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002230:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40002234:	e2888018 	add	r8, r8, #24
40002238:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
4000223c:	e28cc019 	add	ip, ip, #25
40002240:	e280001a 	add	r0, r0, #26
40002244:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002248:	e0844007 	add	r4, r4, r7
4000224c:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002250:	e0855001 	add	r5, r5, r1
40002254:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002258:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
4000225c:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002260:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002264:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002268:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
4000226c:	e2422001 	sub	r2, r2, #1
40002270:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002274:	e5d00000 	ldrb	r0, [r0]
40002278:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
4000227c:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002280:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40002284:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002288:	e5d33001 	ldrb	r3, [r3, #1]
4000228c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002290:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40002294:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40002298:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
4000229c:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
400022a0:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400022a4:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400022a8:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
400022ac:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
400022b0:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400022b4:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400022b8:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
400022bc:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400022c0:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400022c4:	03a02000 	moveq	r2, #0
400022c8:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400022cc:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400022d0:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400022d4:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400022d8:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400022dc:	03a03000 	moveq	r3, #0
400022e0:	13e03000 	mvnne	r3, #0
400022e4:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400022e8:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
400022ec:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400022f0:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
400022f4:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400022f8:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
400022fc:	e0258995 	mla	r5, r5, r9, r8
40002300:	e59a8000 	ldr	r8, [sl]
40002304:	e1a05085 	lsl	r5, r5, #1
40002308:	e18820b5 	strh	r2, [r8, r5]
4000230c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002310:	e08a8285 	add	r8, sl, r5, lsl #5
40002314:	e59a5000 	ldr	r5, [sl]
40002318:	e5988014 	ldr	r8, [r8, #20]
4000231c:	e0280998 	mla	r8, r8, r9, r0
40002320:	e1a08088 	lsl	r8, r8, #1
40002324:	e18520b8 	strh	r2, [r5, r8]
40002328:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000232c:	e08a8285 	add	r8, sl, r5, lsl #5
40002330:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002334:	e5988014 	ldr	r8, [r8, #20]
40002338:	e0285998 	mla	r8, r8, r9, r5
4000233c:	e59a5000 	ldr	r5, [sl]
40002340:	e1a08088 	lsl	r8, r8, #1
40002344:	e18520b8 	strh	r2, [r5, r8]
40002348:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000234c:	e08a8285 	add	r8, sl, r5, lsl #5
40002350:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002354:	e5988014 	ldr	r8, [r8, #20]
40002358:	e0285798 	mla	r8, r8, r7, r5
4000235c:	e59a5000 	ldr	r5, [sl]
40002360:	e1a08088 	lsl	r8, r8, #1
40002364:	e18520b8 	strh	r2, [r5, r8]
40002368:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000236c:	e08a8285 	add	r8, sl, r5, lsl #5
40002370:	e59a5000 	ldr	r5, [sl]
40002374:	e5988014 	ldr	r8, [r8, #20]
40002378:	e0280798 	mla	r8, r8, r7, r0
4000237c:	e1a08088 	lsl	r8, r8, #1
40002380:	e18520b8 	strh	r2, [r5, r8]
40002384:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002388:	e08a8285 	add	r8, sl, r5, lsl #5
4000238c:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002390:	e5988014 	ldr	r8, [r8, #20]
40002394:	e0285798 	mla	r8, r8, r7, r5
40002398:	e59a5000 	ldr	r5, [sl]
4000239c:	e1a08088 	lsl	r8, r8, #1
400023a0:	e18520b8 	strh	r2, [r5, r8]
400023a4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400023a8:	e08a8285 	add	r8, sl, r5, lsl #5
400023ac:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400023b0:	e5988014 	ldr	r8, [r8, #20]
400023b4:	e0285198 	mla	r8, r8, r1, r5
400023b8:	e2855003 	add	r5, r5, #3
400023bc:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
400023c0:	e59a5000 	ldr	r5, [sl]
400023c4:	e1a08088 	lsl	r8, r8, #1
400023c8:	e18520b8 	strh	r2, [r5, r8]
400023cc:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400023d0:	e08a8285 	add	r8, sl, r5, lsl #5
400023d4:	e59a5000 	ldr	r5, [sl]
400023d8:	e5988014 	ldr	r8, [r8, #20]
400023dc:	e0280198 	mla	r8, r8, r1, r0
400023e0:	e2800003 	add	r0, r0, #3
400023e4:	e1a08088 	lsl	r8, r8, #1
400023e8:	e18520b8 	strh	r2, [r5, r8]
400023ec:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400023f0:	e08a8285 	add	r8, sl, r5, lsl #5
400023f4:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400023f8:	e5988014 	ldr	r8, [r8, #20]
400023fc:	e0285198 	mla	r8, r8, r1, r5
40002400:	e2855003 	add	r5, r5, #3
40002404:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
40002408:	e59a5000 	ldr	r5, [sl]
4000240c:	e1a08088 	lsl	r8, r8, #1
40002410:	e18520b8 	strh	r2, [r5, r8]
40002414:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002418:	e59a8000 	ldr	r8, [sl]
4000241c:	e08a2282 	add	r2, sl, r2, lsl #5
40002420:	e5922014 	ldr	r2, [r2, #20]
40002424:	e0226992 	mla	r2, r2, r9, r6
40002428:	e1a02082 	lsl	r2, r2, #1
4000242c:	e18830b2 	strh	r3, [r8, r2]
40002430:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002434:	e59a8000 	ldr	r8, [sl]
40002438:	e08a2282 	add	r2, sl, r2, lsl #5
4000243c:	e5922014 	ldr	r2, [r2, #20]
40002440:	e0224992 	mla	r2, r2, r9, r4
40002444:	e1a02082 	lsl	r2, r2, #1
40002448:	e18830b2 	strh	r3, [r8, r2]
4000244c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002450:	e59a8000 	ldr	r8, [sl]
40002454:	e08a2282 	add	r2, sl, r2, lsl #5
40002458:	e5922014 	ldr	r2, [r2, #20]
4000245c:	e022c992 	mla	r2, r2, r9, ip
40002460:	e1a02082 	lsl	r2, r2, #1
40002464:	e18830b2 	strh	r3, [r8, r2]
40002468:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000246c:	e59a8000 	ldr	r8, [sl]
40002470:	e08a2282 	add	r2, sl, r2, lsl #5
40002474:	e5922014 	ldr	r2, [r2, #20]
40002478:	e0226792 	mla	r2, r2, r7, r6
4000247c:	e1a02082 	lsl	r2, r2, #1
40002480:	e18830b2 	strh	r3, [r8, r2]
40002484:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002488:	e59a8000 	ldr	r8, [sl]
4000248c:	e08a2282 	add	r2, sl, r2, lsl #5
40002490:	e5922014 	ldr	r2, [r2, #20]
40002494:	e0224792 	mla	r2, r2, r7, r4
40002498:	e1a02082 	lsl	r2, r2, #1
4000249c:	e18830b2 	strh	r3, [r8, r2]
400024a0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400024a4:	e59a8000 	ldr	r8, [sl]
400024a8:	e08a2282 	add	r2, sl, r2, lsl #5
400024ac:	e5922014 	ldr	r2, [r2, #20]
400024b0:	e022c792 	mla	r2, r2, r7, ip
400024b4:	e1a02082 	lsl	r2, r2, #1
400024b8:	e18830b2 	strh	r3, [r8, r2]
400024bc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400024c0:	e59a8000 	ldr	r8, [sl]
400024c4:	e08a2282 	add	r2, sl, r2, lsl #5
400024c8:	e5922014 	ldr	r2, [r2, #20]
400024cc:	e0226192 	mla	r2, r2, r1, r6
400024d0:	e2866003 	add	r6, r6, #3
400024d4:	e1a02082 	lsl	r2, r2, #1
400024d8:	e18830b2 	strh	r3, [r8, r2]
400024dc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400024e0:	e59a8000 	ldr	r8, [sl]
400024e4:	e08a2282 	add	r2, sl, r2, lsl #5
400024e8:	e5922014 	ldr	r2, [r2, #20]
400024ec:	e0224192 	mla	r2, r2, r1, r4
400024f0:	e2844003 	add	r4, r4, #3
400024f4:	e1a02082 	lsl	r2, r2, #1
400024f8:	e18830b2 	strh	r3, [r8, r2]
400024fc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002500:	e59a8000 	ldr	r8, [sl]
40002504:	e08a2282 	add	r2, sl, r2, lsl #5
40002508:	e5922014 	ldr	r2, [r2, #20]
4000250c:	e022c192 	mla	r2, r2, r1, ip
40002510:	e28cc003 	add	ip, ip, #3
40002514:	e1a02082 	lsl	r2, r2, #1
40002518:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000251c:	1affff60 	bne	400022a4 <Lcd_Printf.constprop.0+0x248>
40002520:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
40002524:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40002528:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
4000252c:	e2877003 	add	r7, r7, #3
40002530:	e2811003 	add	r1, r1, #3
40002534:	e2888002 	add	r8, r8, #2
40002538:	e158000c 	cmp	r8, ip
4000253c:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
40002540:	1affff46 	bne	40002260 <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002544:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002548:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
4000254c:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002550:	e28cc030 	add	ip, ip, #48	; 0x30
40002554:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002558:	e3550000 	cmp	r5, #0
4000255c:	1afffee3 	bne	400020f0 <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40002560:	e24bd028 	sub	sp, fp, #40	; 0x28
40002564:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002568:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
4000256c:	e24b3f55 	sub	r3, fp, #340	; 0x154
40002570:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
40002574:	e3a0c001 	mov	ip, #1
40002578:	e5940000 	ldr	r0, [r4]
4000257c:	e5941004 	ldr	r1, [r4, #4]
40002580:	e24b4f53 	sub	r4, fp, #332	; 0x14c
40002584:	e0875205 	add	r5, r7, r5, lsl #4
40002588:	e284900f 	add	r9, r4, #15
4000258c:	e2448001 	sub	r8, r4, #1
40002590:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
40002594:	e8a30003 	stmia	r3!, {r0, r1}
40002598:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000259c:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
400025a0:	e2877002 	add	r7, r7, #2
400025a4:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
400025a8:	e5951004 	ldr	r1, [r5, #4]
400025ac:	e5952008 	ldr	r2, [r5, #8]
400025b0:	e595300c 	ldr	r3, [r5, #12]
400025b4:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
400025b8:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
400025bc:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400025c0:	e5950010 	ldr	r0, [r5, #16]
400025c4:	e5951014 	ldr	r1, [r5, #20]
400025c8:	e5952018 	ldr	r2, [r5, #24]
400025cc:	e595301c 	ldr	r3, [r5, #28]
400025d0:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
400025d4:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400025d8:	e085500c 	add	r5, r5, ip
400025dc:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
400025e0:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
400025e4:	e24b0f55 	sub	r0, fp, #340	; 0x154
400025e8:	e2406001 	sub	r6, r0, #1
400025ec:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
400025f0:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
400025f4:	e24c5001 	sub	r5, ip, #1
400025f8:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
400025fc:	e28c4001 	add	r4, ip, #1
40002600:	e5f78001 	ldrb	r8, [r7, #1]!
40002604:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
40002608:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000260c:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002610:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002614:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002618:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000261c:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002620:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002624:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002628:	03a03000 	moveq	r3, #0
4000262c:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002630:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002634:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002638:	e0270597 	mla	r7, r7, r5, r0
4000263c:	e1a07087 	lsl	r7, r7, #1
40002640:	e18830b7 	strh	r3, [r8, r7]
40002644:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002648:	e59a8000 	ldr	r8, [sl]
4000264c:	e08a7287 	add	r7, sl, r7, lsl #5
40002650:	e5977014 	ldr	r7, [r7, #20]
40002654:	e0271597 	mla	r7, r7, r5, r1
40002658:	e1a07087 	lsl	r7, r7, #1
4000265c:	e18830b7 	strh	r3, [r8, r7]
40002660:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002664:	e59a8000 	ldr	r8, [sl]
40002668:	e08a7287 	add	r7, sl, r7, lsl #5
4000266c:	e5977014 	ldr	r7, [r7, #20]
40002670:	e0272597 	mla	r7, r7, r5, r2
40002674:	e1a07087 	lsl	r7, r7, #1
40002678:	e18830b7 	strh	r3, [r8, r7]
4000267c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002680:	e59a8000 	ldr	r8, [sl]
40002684:	e08a7287 	add	r7, sl, r7, lsl #5
40002688:	e5977014 	ldr	r7, [r7, #20]
4000268c:	e0270c97 	mla	r7, r7, ip, r0
40002690:	e1a07087 	lsl	r7, r7, #1
40002694:	e18830b7 	strh	r3, [r8, r7]
40002698:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000269c:	e59a8000 	ldr	r8, [sl]
400026a0:	e08a7287 	add	r7, sl, r7, lsl #5
400026a4:	e5977014 	ldr	r7, [r7, #20]
400026a8:	e0271c97 	mla	r7, r7, ip, r1
400026ac:	e1a07087 	lsl	r7, r7, #1
400026b0:	e18830b7 	strh	r3, [r8, r7]
400026b4:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400026b8:	e59a8000 	ldr	r8, [sl]
400026bc:	e08a7287 	add	r7, sl, r7, lsl #5
400026c0:	e5977014 	ldr	r7, [r7, #20]
400026c4:	e0272c97 	mla	r7, r7, ip, r2
400026c8:	e1a07087 	lsl	r7, r7, #1
400026cc:	e18830b7 	strh	r3, [r8, r7]
400026d0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400026d4:	e59a8000 	ldr	r8, [sl]
400026d8:	e08a7287 	add	r7, sl, r7, lsl #5
400026dc:	e5977014 	ldr	r7, [r7, #20]
400026e0:	e0270497 	mla	r7, r7, r4, r0
400026e4:	e2800003 	add	r0, r0, #3
400026e8:	e1a07087 	lsl	r7, r7, #1
400026ec:	e18830b7 	strh	r3, [r8, r7]
400026f0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400026f4:	e59a8000 	ldr	r8, [sl]
400026f8:	e08a7287 	add	r7, sl, r7, lsl #5
400026fc:	e5977014 	ldr	r7, [r7, #20]
40002700:	e0271497 	mla	r7, r7, r4, r1
40002704:	e2811003 	add	r1, r1, #3
40002708:	e1a07087 	lsl	r7, r7, #1
4000270c:	e18830b7 	strh	r3, [r8, r7]
40002710:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002714:	e59a8000 	ldr	r8, [sl]
40002718:	e08a7287 	add	r7, sl, r7, lsl #5
4000271c:	e5977014 	ldr	r7, [r7, #20]
40002720:	e0272497 	mla	r7, r7, r4, r2
40002724:	e2822003 	add	r2, r2, #3
40002728:	e1a07087 	lsl	r7, r7, #1
4000272c:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002730:	1affffb5 	bne	4000260c <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40002734:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
40002738:	e28cc003 	add	ip, ip, #3
4000273c:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40002740:	e1540005 	cmp	r4, r5
40002744:	1affffa5 	bne	400025e0 <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40002748:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
4000274c:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40002750:	e2844018 	add	r4, r4, #24
40002754:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
40002758:	eafffe61 	b	400020e4 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
4000275c:	e3530001 	cmp	r3, #1
40002760:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40002764:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40002768:	13a04d71 	movne	r4, #7232	; 0x1c40
4000276c:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40002770:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
40002774:	e0842282 	add	r2, r4, r2, lsl #5
40002778:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000277c:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002780:	e1a06286 	lsl	r6, r6, #5
40002784:	e0800100 	add	r0, r0, r0, lsl #2
40002788:	e24b5f53 	sub	r5, fp, #332	; 0x14c
4000278c:	e0611181 	rsb	r1, r1, r1, lsl #3
40002790:	e1a0c005 	mov	ip, r5
40002794:	e0840380 	add	r0, r4, r0, lsl #7
40002798:	e0882002 	add	r2, r8, r2
4000279c:	e0861381 	add	r1, r6, r1, lsl #7
400027a0:	e0804283 	add	r4, r0, r3, lsl #5
400027a4:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
400027a8:	e0887001 	add	r7, r8, r1
400027ac:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400027b0:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400027b4:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400027b8:	e1a07006 	mov	r7, r6
400027bc:	e2866010 	add	r6, r6, #16
400027c0:	e5941004 	ldr	r1, [r4, #4]
400027c4:	e5942008 	ldr	r2, [r4, #8]
400027c8:	e594300c 	ldr	r3, [r4, #12]
400027cc:	f4676a0f 	vld1.8	{d22-d23}, [r7]
400027d0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400027d4:	e5940010 	ldr	r0, [r4, #16]
400027d8:	e5941014 	ldr	r1, [r4, #20]
400027dc:	e5942018 	ldr	r2, [r4, #24]
400027e0:	e594301c 	ldr	r3, [r4, #28]
400027e4:	f4664a0f 	vld1.8	{d20-d21}, [r6]
400027e8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400027ec:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400027f0:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
400027f4:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
400027f8:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
400027fc:	f26221fa 	vorr	q9, q9, q13
40002800:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002804:	f26221f6 	vorr	q9, q9, q11
40002808:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
4000280c:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002810:	f26001f4 	vorr	q8, q8, q10
40002814:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002818:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
4000281c:	eafffe7c 	b	40002214 <Lcd_Printf.constprop.0+0x1b8>

40002820 <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
40002820:	e12fff1e 	bx	lr

40002824 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002824:	e3a03903 	mov	r3, #49152	; 0xc000
40002828:	e3413003 	movt	r3, #4099	; 0x1003
4000282c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002830:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002834:	e3c22001 	bic	r2, r2, #1
40002838:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
4000283c:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40002840:	e3c2200f 	bic	r2, r2, #15
40002844:	e3822006 	orr	r2, r2, #6
40002848:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
4000284c:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40002850:	e3822001 	orr	r2, r2, #1
40002854:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40002858:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
4000285c:	e3c2200f 	bic	r2, r2, #15
40002860:	e3822004 	orr	r2, r2, #4
40002864:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002868:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
4000286c:	e3a03903 	mov	r3, #49152	; 0xc000
40002870:	e3413003 	movt	r3, #4099	; 0x1003
40002874:	e3120001 	tst	r2, #1
40002878:	1afffffa 	bne	40002868 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000287c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40002880:	e3822001 	orr	r2, r2, #1
40002884:	e5832934 	str	r2, [r3, #2356]	; 0x934
40002888:	e12fff1e 	bx	lr

4000288c <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000288c:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
40002890:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002894:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002898:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000289c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400028a0:	e3c22001 	bic	r2, r2, #1
400028a4:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400028a8:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400028ac:	e3c2200f 	bic	r2, r2, #15
400028b0:	e3822006 	orr	r2, r2, #6
400028b4:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400028b8:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400028bc:	e3822001 	orr	r2, r2, #1
400028c0:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400028c4:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400028c8:	e3c2200f 	bic	r2, r2, #15
400028cc:	e3822004 	orr	r2, r2, #4
400028d0:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400028d4:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
400028d8:	e3a02903 	mov	r2, #49152	; 0xc000
400028dc:	e3412003 	movt	r2, #4099	; 0x1003
400028e0:	e2133001 	ands	r3, r3, #1
400028e4:	1afffffa 	bne	400028d4 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400028e8:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400028ec:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400028f0:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400028f4:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400028f8:	e3a01545 	mov	r1, #289406976	; 0x11400000
400028fc:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002900:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002904:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002908:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000290c:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002910:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002914:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002918:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
4000291c:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002920:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002924:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002928:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
4000292c:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002930:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002934:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002938:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
4000293c:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002940:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002944:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002948:	e3a02547 	mov	r2, #297795584	; 0x11c00000
4000294c:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002950:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002954:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002958:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
4000295c:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002960:	e1a04824 	lsr	r4, r4, #16
40002964:	e1a04804 	lsl	r4, r4, #16
40002968:	e3844c22 	orr	r4, r4, #8704	; 0x2200
4000296c:	e3844022 	orr	r4, r4, #34	; 0x22
40002970:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40002974:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40002978:	e1a04824 	lsr	r4, r4, #16
4000297c:	e1a04804 	lsl	r4, r4, #16
40002980:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40002984:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40002988:	e1a04824 	lsr	r4, r4, #16
4000298c:	e1a04804 	lsl	r4, r4, #16
40002990:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40002994:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40002998:	e1a04824 	lsr	r4, r4, #16
4000299c:	e1a04804 	lsl	r4, r4, #16
400029a0:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
400029a4:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
400029a8:	e3c440ff 	bic	r4, r4, #255	; 0xff
400029ac:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
400029b0:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
400029b4:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
400029b8:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
400029bc:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
400029c0:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
400029c4:	e3844080 	orr	r4, r4, #128	; 0x80
400029c8:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
400029cc:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
400029d0:	e3c4400f 	bic	r4, r4, #15
400029d4:	e3844002 	orr	r4, r4, #2
400029d8:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400029dc:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
400029e0:	e3844002 	orr	r4, r4, #2
400029e4:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400029e8:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
400029ec:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
400029f0:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
400029f4:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400029f8:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400029fc:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002a00:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40002a04:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002a08:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40002a0c:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40002a10:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40002a14:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002a18:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40002a1c:	e3833080 	orr	r3, r3, #128	; 0x80
40002a20:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002a24:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40002a28:	e3c3300f 	bic	r3, r3, #15
40002a2c:	e3833002 	orr	r3, r3, #2
40002a30:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40002a34:	e5923000 	ldr	r3, [r2]
40002a38:	e3833003 	orr	r3, r3, #3
40002a3c:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
40002a40:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40002a44:	e383301f 	orr	r3, r3, #31
40002a48:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40002a4c:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40002a50:	e12fff1e 	bx	lr

40002a54 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
40002a54:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002a58:	e3072718 	movw	r2, #30488	; 0x7718
40002a5c:	e1a04280 	lsl	r4, r0, #5
40002a60:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002a64:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002a68:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002a6c:	e2877004 	add	r7, r7, #4
40002a70:	e593a004 	ldr	sl, [r3, #4]
40002a74:	e1a07207 	lsl	r7, r7, #4
40002a78:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40002a7c:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002a80:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002a84:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002a88:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002a8c:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002a90:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002a94:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002a98:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002a9c:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40002aa0:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002aa4:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002aa8:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002aac:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002ab0:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002ab4:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002ab8:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002abc:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40002ac0:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002ac4:	e5936004 	ldr	r6, [r3, #4]
40002ac8:	e086700a 	add	r7, r6, sl
40002acc:	e5936010 	ldr	r6, [r3, #16]
40002ad0:	e2477001 	sub	r7, r7, #1
40002ad4:	e58d7000 	str	r7, [sp]
40002ad8:	e5937008 	ldr	r7, [r3, #8]
40002adc:	e59d5000 	ldr	r5, [sp]
40002ae0:	e087a006 	add	sl, r7, r6
40002ae4:	e24aa001 	sub	sl, sl, #1
40002ae8:	e7ea7055 	ubfx	r7, r5, #0, #11
40002aec:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002af0:	e18a7587 	orr	r7, sl, r7, lsl #11
40002af4:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40002af8:	1a000026 	bne	40002b98 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40002afc:	e5923010 	ldr	r3, [r2, #16]
40002b00:	e592500c 	ldr	r5, [r2, #12]
40002b04:	e0030395 	mul	r3, r5, r3
40002b08:	e1a030a3 	lsr	r3, r3, #1
40002b0c:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002b10:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002b14:	e1a08080 	lsl	r8, r0, #1
40002b18:	e3063e10 	movw	r3, #28176	; 0x6e10
40002b1c:	e3443001 	movt	r3, #16385	; 0x4001
40002b20:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002b24:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002b28:	e2877014 	add	r7, r7, #20
40002b2c:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40002b30:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002b34:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40002b38:	e7ecc05c 	ubfx	ip, ip, #0, #13
40002b3c:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002b40:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002b44:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002b48:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40002b4c:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002b50:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002b54:	e089c005 	add	ip, r9, r5
40002b58:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002b5c:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
40002b60:	9a000013 	bls	40002bb4 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002b64:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40002b68:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002b6c:	e5923020 	ldr	r3, [r2, #32]
40002b70:	e1a03103 	lsl	r3, r3, #2
40002b74:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40002b78:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40002b7c:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40002b80:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40002b84:	03c33001 	biceq	r3, r3, #1
40002b88:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40002b8c:	e28dd00c 	add	sp, sp, #12
40002b90:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002b94:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40002b98:	e2405001 	sub	r5, r0, #1
40002b9c:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40002ba0:	95935010 	ldrls	r5, [r3, #16]
40002ba4:	9593300c 	ldrls	r3, [r3, #12]
40002ba8:	90030593 	mulls	r3, r3, r5
40002bac:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40002bb0:	eaffffd6 	b	40002b10 <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40002bb4:	e288c001 	add	ip, r8, #1
40002bb8:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40002bbc:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40002bc0:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40002bc4:	e0899003 	add	r9, r9, r3
40002bc8:	e5879034 	str	r9, [r7, #52]	; 0x34
40002bcc:	eaffffe4 	b	40002b64 <Lcd_Win_Init+0x110>

40002bd0 <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002bd0:	e3073718 	movw	r3, #30488	; 0x7718
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40002bd4:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002bd8:	e3443001 	movt	r3, #16385	; 0x4001
40002bdc:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40002be0:	e593c000 	ldr	ip, [r3]
40002be4:	e0833284 	add	r3, r3, r4, lsl #5
40002be8:	e5933014 	ldr	r3, [r3, #20]
40002bec:	e0210193 	mla	r1, r3, r1, r0
40002bf0:	e1a03081 	lsl	r3, r1, #1
40002bf4:	e18c20b3 	strh	r2, [ip, r3]
}
40002bf8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40002bfc:	e12fff1e 	bx	lr

40002c00 <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002c00:	e3073718 	movw	r3, #30488	; 0x7718
40002c04:	e3443001 	movt	r3, #16385	; 0x4001
40002c08:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002c0c:	e5932000 	ldr	r2, [r3]
40002c10:	e083328c 	add	r3, r3, ip, lsl #5
40002c14:	e5933014 	ldr	r3, [r3, #20]
40002c18:	e0210193 	mla	r1, r3, r1, r0
40002c1c:	e1a03081 	lsl	r3, r1, #1
40002c20:	e19200b3 	ldrh	r0, [r2, r3]
}
40002c24:	e12fff1e 	bx	lr

40002c28 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002c28:	e3073718 	movw	r3, #30488	; 0x7718
40002c2c:	e3443001 	movt	r3, #16385	; 0x4001
40002c30:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002c34:	e5932000 	ldr	r2, [r3]
40002c38:	e083328c 	add	r3, r3, ip, lsl #5
40002c3c:	e5933014 	ldr	r3, [r3, #20]
40002c40:	e0200193 	mla	r0, r3, r1, r0
}
40002c44:	e0820080 	add	r0, r2, r0, lsl #1
40002c48:	e12fff1e 	bx	lr

40002c4c <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002c4c:	e3071718 	movw	r1, #30488	; 0x7718
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
40002c50:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002c54:	e3441001 	movt	r1, #16385	; 0x4001
40002c58:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002c5c:	e0812282 	add	r2, r1, r2, lsl #5
40002c60:	e5923018 	ldr	r3, [r2, #24]
40002c64:	e3530000 	cmp	r3, #0
40002c68:	0a000017 	beq	40002ccc <Lcd_Clr_Screen+0x80>
40002c6c:	e5922014 	ldr	r2, [r2, #20]
40002c70:	e3a04000 	mov	r4, #0
40002c74:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002c78:	e1a05004 	mov	r5, r4
40002c7c:	e3520000 	cmp	r2, #0
40002c80:	0a00000d 	beq	40002cbc <Lcd_Clr_Screen+0x70>
40002c84:	e3a00000 	mov	r0, #0
40002c88:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c8c:	e0220294 	mla	r2, r4, r2, r0
40002c90:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002c94:	e2833001 	add	r3, r3, #1
40002c98:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c9c:	e1a02082 	lsl	r2, r2, #1
40002ca0:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002ca4:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002ca8:	e081c28c 	add	ip, r1, ip, lsl #5
40002cac:	e59c2014 	ldr	r2, [ip, #20]
40002cb0:	e1530002 	cmp	r3, r2
40002cb4:	3afffff4 	bcc	40002c8c <Lcd_Clr_Screen+0x40>
40002cb8:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002cbc:	e2866001 	add	r6, r6, #1
40002cc0:	e1560003 	cmp	r6, r3
40002cc4:	e1a04006 	mov	r4, r6
40002cc8:	3affffeb 	bcc	40002c7c <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40002ccc:	e8bd0070 	pop	{r4, r5, r6}
40002cd0:	e12fff1e 	bx	lr

40002cd4 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002cd4:	e3071718 	movw	r1, #30488	; 0x7718
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40002cd8:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002cdc:	e3441001 	movt	r1, #16385	; 0x4001
40002ce0:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002ce4:	e0812282 	add	r2, r1, r2, lsl #5
40002ce8:	e5923018 	ldr	r3, [r2, #24]
40002cec:	e3530000 	cmp	r3, #0
40002cf0:	0a000017 	beq	40002d54 <Lcd_Draw_Back_Color+0x80>
40002cf4:	e5922014 	ldr	r2, [r2, #20]
40002cf8:	e3a04000 	mov	r4, #0
40002cfc:	e6ff5070 	uxth	r5, r0
40002d00:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002d04:	e3520000 	cmp	r2, #0
40002d08:	0a00000d 	beq	40002d44 <Lcd_Draw_Back_Color+0x70>
40002d0c:	e3a00000 	mov	r0, #0
40002d10:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d14:	e0220294 	mla	r2, r4, r2, r0
40002d18:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002d1c:	e2833001 	add	r3, r3, #1
40002d20:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d24:	e1a02082 	lsl	r2, r2, #1
40002d28:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002d2c:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002d30:	e081c28c 	add	ip, r1, ip, lsl #5
40002d34:	e59c2014 	ldr	r2, [ip, #20]
40002d38:	e1530002 	cmp	r3, r2
40002d3c:	3afffff4 	bcc	40002d14 <Lcd_Draw_Back_Color+0x40>
40002d40:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002d44:	e2866001 	add	r6, r6, #1
40002d48:	e1560003 	cmp	r6, r3
40002d4c:	e1a04006 	mov	r4, r6
40002d50:	3affffeb 	bcc	40002d04 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40002d54:	e8bd0070 	pop	{r4, r5, r6}
40002d58:	e12fff1e 	bx	lr

40002d5c <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40002d5c:	e1d230b0 	ldrh	r3, [r2]
40002d60:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40002d64:	e1d230b2 	ldrh	r3, [r2, #2]
40002d68:	e5813000 	str	r3, [r1]
40002d6c:	e12fff1e 	bx	lr

40002d70 <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002d70:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002d74:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40002d78:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002d7c:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002d80:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40002d84:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002d88:	0a00001e 	beq	40002e08 <Lcd_Draw_BMP+0x98>
40002d8c:	e307c718 	movw	ip, #30488	; 0x7718
40002d90:	e1a03087 	lsl	r3, r7, #1
40002d94:	e344c001 	movt	ip, #16385	; 0x4001
40002d98:	e3a09000 	mov	r9, #0
40002d9c:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40002da0:	e3570000 	cmp	r7, #0
40002da4:	0a000012 	beq	40002df4 <Lcd_Draw_BMP+0x84>
40002da8:	e59d400c 	ldr	r4, [sp, #12]
40002dac:	e1a01002 	mov	r1, r2
40002db0:	e3a03000 	mov	r3, #0
40002db4:	e58d2004 	str	r2, [sp, #4]
40002db8:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002dbc:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40002dc0:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40002dc4:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002dc8:	e2833001 	add	r3, r3, #1
40002dcc:	e1570003 	cmp	r7, r3
40002dd0:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002dd4:	e08c6282 	add	r6, ip, r2, lsl #5
40002dd8:	e5966014 	ldr	r6, [r6, #20]
40002ddc:	e0255896 	mla	r5, r6, r8, r5
40002de0:	e59c6000 	ldr	r6, [ip]
40002de4:	e1a05085 	lsl	r5, r5, #1
40002de8:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002dec:	cafffff2 	bgt	40002dbc <Lcd_Draw_BMP+0x4c>
40002df0:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002df4:	e2899001 	add	r9, r9, #1
40002df8:	e59d3008 	ldr	r3, [sp, #8]
40002dfc:	e15a0009 	cmp	sl, r9
40002e00:	e0822003 	add	r2, r2, r3
40002e04:	caffffe5 	bgt	40002da0 <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40002e08:	e28dd014 	add	sp, sp, #20
40002e0c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002e10:	e12fff1e 	bx	lr

40002e14 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40002e14:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002e18:	e24dd00c 	sub	sp, sp, #12
40002e1c:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002e20:	e35a0000 	cmp	sl, #0
40002e24:	da00001a 	ble	40002e94 <Lcd_Draw_Image+0x80>
40002e28:	e307c718 	movw	ip, #30488	; 0x7718
40002e2c:	e1a09083 	lsl	r9, r3, #1
40002e30:	e08aa001 	add	sl, sl, r1
40002e34:	e2428002 	sub	r8, r2, #2
40002e38:	e344c001 	movt	ip, #16385	; 0x4001
40002e3c:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40002e40:	e3530000 	cmp	r3, #0
40002e44:	da00000e 	ble	40002e84 <Lcd_Draw_Image+0x70>
40002e48:	e1a02000 	mov	r2, r0
40002e4c:	e1a04008 	mov	r4, r8
40002e50:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e54:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40002e58:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e5c:	e08c5283 	add	r5, ip, r3, lsl #5
40002e60:	e59c3000 	ldr	r3, [ip]
40002e64:	e5955014 	ldr	r5, [r5, #20]
40002e68:	e0252195 	mla	r5, r5, r1, r2
40002e6c:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002e70:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e74:	e1a05085 	lsl	r5, r5, #1
40002e78:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002e7c:	1afffff4 	bne	40002e54 <Lcd_Draw_Image+0x40>
40002e80:	e59d3004 	ldr	r3, [sp, #4]
40002e84:	e2811001 	add	r1, r1, #1
40002e88:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002e8c:	e151000a 	cmp	r1, sl
40002e90:	1affffea 	bne	40002e40 <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40002e94:	e28dd00c 	add	sp, sp, #12
40002e98:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002e9c:	e12fff1e 	bx	lr

40002ea0 <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002ea0:	e0812080 	add	r2, r1, r0, lsl #1
40002ea4:	e3063e10 	movw	r3, #28176	; 0x6e10
40002ea8:	e3443001 	movt	r3, #16385	; 0x4001
40002eac:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40002eb0:	e3073718 	movw	r3, #30488	; 0x7718
40002eb4:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40002eb8:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002ebc:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40002ec0:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40002ec4:	e12fff1e 	bx	lr

40002ec8 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40002ec8:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40002ecc:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40002ed0:	e2833008 	add	r3, r3, #8
40002ed4:	e1a03103 	lsl	r3, r3, #2
40002ed8:	e5932000 	ldr	r2, [r3]
40002edc:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40002ee0:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40002ee4:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40002ee8:	e3073718 	movw	r3, #30488	; 0x7718
40002eec:	e3443001 	movt	r3, #16385	; 0x4001
40002ef0:	e0833100 	add	r3, r3, r0, lsl #2
40002ef4:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40002ef8:	e12fff1e 	bx	lr

40002efc <absf>:
}

__inline double absf(double data)
{
40002efc:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40002f00:	eef50bc0 	vcmpe.f64	d16, #0.0
40002f04:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40002f08:	bef11b60 	vneglt.f64	d17, d16
40002f0c:	bc510b31 	vmovlt	r0, r1, d17
40002f10:	ac510b30 	vmovge	r0, r1, d16
}
40002f14:	e12fff1e 	bx	lr

40002f18 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40002f18:	e3a03545 	mov	r3, #289406976	; 0x11400000
40002f1c:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40002f20:	e3c2200f 	bic	r2, r2, #15
40002f24:	e3822001 	orr	r2, r2, #1
40002f28:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40002f2c:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40002f30:	e3822001 	orr	r2, r2, #1
40002f34:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40002f38:	e12fff1e 	bx	lr

40002f3c <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40002f3c:	e1a0c00d 	mov	ip, sp
40002f40:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002f44:	e24cb004 	sub	fp, ip, #4
40002f48:	e24dd01c 	sub	sp, sp, #28
40002f4c:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40002f50:	e3060ac4 	movw	r0, #27332	; 0x6ac4

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f54:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40002f58:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f5c:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40002f60:	e5d2600b 	ldrb	r6, [r2, #11]
40002f64:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f68:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f6c:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f70:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f74:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40002f78:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40002f7c:	e0855406 	add	r5, r5, r6, lsl #8
40002f80:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f84:	e0877804 	add	r7, r7, r4, lsl #16
40002f88:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f8c:	e5d2e018 	ldrb	lr, [r2, #24]
40002f90:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40002f94:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002f98:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40002f9c:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002fa0:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40002fa4:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002fa8:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40002fac:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40002fb0:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40002fb4:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40002fb8:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40002fbc:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
40002fc0:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40002fc4:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40002fc8:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40002fcc:	e1a02009 	mov	r2, r9
40002fd0:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40002fd4:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40002fd8:	eb0007e8 	bl	40004f80 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
40002fdc:	e25aa001 	subs	sl, sl, #1
40002fe0:	4a000024 	bmi	40003078 <Lcd_Draw_BMP_File_24bpp+0x13c>
40002fe4:	e3074718 	movw	r4, #30488	; 0x7718
40002fe8:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40002fec:	e3570000 	cmp	r7, #0
40002ff0:	0a00001c 	beq	40003068 <Lcd_Draw_BMP_File_24bpp+0x12c>
40002ff4:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40002ff8:	e1a03009 	mov	r3, r9
40002ffc:	e3a02000 	mov	r2, #0
40003000:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40003004:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003008:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
4000300c:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003010:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003014:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003018:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
4000301c:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003020:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40003024:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003028:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000302c:	e20110fc 	and	r1, r1, #252	; 0xfc
40003030:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003034:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003038:	e08111a0 	add	r1, r1, r0, lsr #3
4000303c:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003040:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003044:	e20000f8 	and	r0, r0, #248	; 0xf8
40003048:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000304c:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
40003050:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003054:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003058:	1affffea 	bne	40003008 <Lcd_Draw_BMP_File_24bpp+0xcc>
4000305c:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
40003060:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003064:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003068:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
4000306c:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003070:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003074:	5affffdc 	bpl	40002fec <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003078:	e24bd028 	sub	sp, fp, #40	; 0x28
4000307c:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003080 <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003080:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003084:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003088:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000308c:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003090:	e30e43e8 	movw	r4, #58344	; 0xe3e8

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003094:	e1a09001 	mov	r9, r1
40003098:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000309c:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
400030a0:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400030a4:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
400030a8:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400030ac:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400030b0:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400030b4:	e30273d8 	movw	r7, #9176	; 0x23d8
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400030b8:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400030bc:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400030c0:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400030c4:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400030c8:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400030cc:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
400030d0:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400030d4:	e28d5030 	add	r5, sp, #48	; 0x30
400030d8:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
400030dc:	e0844082 	add	r4, r4, r2, lsl #1
400030e0:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
400030e4:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
400030e8:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400030ec:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400030f0:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400030f4:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
400030f8:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
400030fc:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003100:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003104:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003108:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
4000310c:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003110:	e3580000 	cmp	r8, #0
40003114:	1a000097 	bne	40003378 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40003118:	e30623c8 	movw	r2, #25544	; 0x63c8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
4000311c:	e3530001 	cmp	r3, #1
40003120:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003124:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003128:	13a04d5b 	movne	r4, #5824	; 0x16c0
4000312c:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003130:	e0820001 	add	r0, r2, r1
40003134:	e0841281 	add	r1, r4, r1, lsl #5
40003138:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
4000313c:	e2872e57 	add	r2, r7, #1392	; 0x570
40003140:	e2822008 	add	r2, r2, #8
40003144:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003148:	e0822001 	add	r2, r2, r1
4000314c:	e1a0400a 	mov	r4, sl
40003150:	e0800100 	add	r0, r0, r0, lsl #2
40003154:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003158:	e0875380 	add	r5, r7, r0, lsl #7
4000315c:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003160:	e0855283 	add	r5, r5, r3, lsl #5
40003164:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003168:	e5951004 	ldr	r1, [r5, #4]
4000316c:	e5952008 	ldr	r2, [r5, #8]
40003170:	e595300c 	ldr	r3, [r5, #12]
40003174:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003178:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
4000317c:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003180:	e5950010 	ldr	r0, [r5, #16]
40003184:	e5951014 	ldr	r1, [r5, #20]
40003188:	e5952018 	ldr	r2, [r5, #24]
4000318c:	e595301c 	ldr	r3, [r5, #28]
40003190:	f26221f6 	vorr	q9, q9, q11
40003194:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003198:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
4000319c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400031a0:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400031a4:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400031a8:	f26001f4 	vorr	q8, q8, q10
400031ac:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
400031b0:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
400031b4:	e28d4037 	add	r4, sp, #55	; 0x37
400031b8:	e3073718 	movw	r3, #30488	; 0x7718
400031bc:	e1a0218c 	lsl	r2, ip, #3
400031c0:	e58d4000 	str	r4, [sp]
400031c4:	e3443001 	movt	r3, #16385	; 0x4001
400031c8:	e58da028 	str	sl, [sp, #40]	; 0x28
400031cc:	e1a0400a 	mov	r4, sl
400031d0:	e28d1058 	add	r1, sp, #88	; 0x58
400031d4:	e58d9010 	str	r9, [sp, #16]
400031d8:	e58d1004 	str	r1, [sp, #4]
400031dc:	e58d201c 	str	r2, [sp, #28]
400031e0:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
400031e4:	e28d102f 	add	r1, sp, #47	; 0x2f
400031e8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400031ec:	e5d44000 	ldrb	r4, [r4]
400031f0:	e5d22001 	ldrb	r2, [r2, #1]
400031f4:	e58d100c 	str	r1, [sp, #12]
400031f8:	e58d4020 	str	r4, [sp, #32]
400031fc:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003200:	e5f1a001 	ldrb	sl, [r1, #1]!
40003204:	e59d2020 	ldr	r2, [sp, #32]
40003208:	e59d8018 	ldr	r8, [sp, #24]
4000320c:	e59d4014 	ldr	r4, [sp, #20]
40003210:	e11a0002 	tst	sl, r2
40003214:	e58d100c 	str	r1, [sp, #12]
40003218:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
4000321c:	e3560000 	cmp	r6, #0
40003220:	da00001d 	ble	4000329c <Lcd_Han_Putch+0x21c>
40003224:	e58da008 	str	sl, [sp, #8]
40003228:	e3a07000 	mov	r7, #0
4000322c:	e59da010 	ldr	sl, [sp, #16]
40003230:	e6ff8078 	uxth	r8, r8
40003234:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40003238:	e35c0000 	cmp	ip, #0
4000323c:	da00000f 	ble	40003280 <Lcd_Han_Putch+0x200>
40003240:	e3a01000 	mov	r1, #0
40003244:	e087700a 	add	r7, r7, sl
40003248:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000324c:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003250:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003254:	e2822001 	add	r2, r2, #1
40003258:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000325c:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003260:	e152000c 	cmp	r2, ip
40003264:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003268:	e5944014 	ldr	r4, [r4, #20]
4000326c:	e0200794 	mla	r0, r4, r7, r0
40003270:	e5934000 	ldr	r4, [r3]
40003274:	e1a00080 	lsl	r0, r0, #1
40003278:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000327c:	bafffff2 	blt	4000324c <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003280:	e2899001 	add	r9, r9, #1
40003284:	e6ef9079 	uxtb	r9, r9
40003288:	e1590006 	cmp	r9, r6
4000328c:	e1a07009 	mov	r7, r9
40003290:	baffffe8 	blt	40003238 <Lcd_Han_Putch+0x1b8>
40003294:	e59da008 	ldr	sl, [sp, #8]
40003298:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000329c:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
400032a0:	e59d9018 	ldr	r9, [sp, #24]
400032a4:	e11a0001 	tst	sl, r1
400032a8:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
400032ac:	e3560000 	cmp	r6, #0
400032b0:	da00001f 	ble	40003334 <Lcd_Han_Putch+0x2b4>
400032b4:	e59d101c 	ldr	r1, [sp, #28]
400032b8:	e3a07000 	mov	r7, #0
400032bc:	e1a0a007 	mov	sl, r7
400032c0:	e58d5008 	str	r5, [sp, #8]
400032c4:	e6ff9079 	uxth	r9, r9
400032c8:	e0858001 	add	r8, r5, r1
400032cc:	e1a05007 	mov	r5, r7
400032d0:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
400032d4:	e35c0000 	cmp	ip, #0
400032d8:	da00000f 	ble	4000331c <Lcd_Han_Putch+0x29c>
400032dc:	e3a01000 	mov	r1, #0
400032e0:	e0855007 	add	r5, r5, r7
400032e4:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400032e8:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
400032ec:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400032f0:	e2822001 	add	r2, r2, #1
400032f4:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400032f8:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400032fc:	e15c0002 	cmp	ip, r2
40003300:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003304:	e5944014 	ldr	r4, [r4, #20]
40003308:	e0200594 	mla	r0, r4, r5, r0
4000330c:	e5934000 	ldr	r4, [r3]
40003310:	e1a00080 	lsl	r0, r0, #1
40003314:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003318:	cafffff2 	bgt	400032e8 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
4000331c:	e28aa001 	add	sl, sl, #1
40003320:	e6efa07a 	uxtb	sl, sl
40003324:	e156000a 	cmp	r6, sl
40003328:	e1a0500a 	mov	r5, sl
4000332c:	caffffe8 	bgt	400032d4 <Lcd_Han_Putch+0x254>
40003330:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003334:	e59d100c 	ldr	r1, [sp, #12]
40003338:	e085500c 	add	r5, r5, ip
4000333c:	e59d2000 	ldr	r2, [sp]
40003340:	e1510002 	cmp	r1, r2
40003344:	1affffad 	bne	40003200 <Lcd_Han_Putch+0x180>
40003348:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
4000334c:	e59d2004 	ldr	r2, [sp, #4]
40003350:	e59d1010 	ldr	r1, [sp, #16]
40003354:	e2844002 	add	r4, r4, #2
40003358:	e1540002 	cmp	r4, r2
4000335c:	e58d4028 	str	r4, [sp, #40]	; 0x28
40003360:	e0811006 	add	r1, r1, r6
40003364:	e58d1010 	str	r1, [sp, #16]
40003368:	1affff9c 	bne	400031e0 <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
4000336c:	e28dd05c 	add	sp, sp, #92	; 0x5c
40003370:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003374:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003378:	e30603c8 	movw	r0, #25544	; 0x63c8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
4000337c:	e3530001 	cmp	r3, #1
40003380:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003384:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003388:	13a04d71 	movne	r4, #7232	; 0x1c40
4000338c:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003390:	e0800001 	add	r0, r0, r1
40003394:	e1a08288 	lsl	r8, r8, #5
40003398:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
4000339c:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400033a0:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
400033a4:	e0841281 	add	r1, r4, r1, lsl #5
400033a8:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400033ac:	e0821001 	add	r1, r2, r1
400033b0:	e28da038 	add	sl, sp, #56	; 0x38
400033b4:	e0855105 	add	r5, r5, r5, lsl #2
400033b8:	e1a0400a 	mov	r4, sl
400033bc:	e0600180 	rsb	r0, r0, r0, lsl #3
400033c0:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
400033c4:	e0875385 	add	r5, r7, r5, lsl #7
400033c8:	e0880380 	add	r0, r8, r0, lsl #7
400033cc:	f4618a0f 	vld1.8	{d24-d25}, [r1]
400033d0:	e0855283 	add	r5, r5, r3, lsl #5
400033d4:	e0822000 	add	r2, r2, r0
400033d8:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400033dc:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
400033e0:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
400033e4:	e2877010 	add	r7, r7, #16
400033e8:	e5951004 	ldr	r1, [r5, #4]
400033ec:	e5952008 	ldr	r2, [r5, #8]
400033f0:	e595300c 	ldr	r3, [r5, #12]
400033f4:	f4674a0f 	vld1.8	{d20-d21}, [r7]
400033f8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400033fc:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003400:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003404:	e5950010 	ldr	r0, [r5, #16]
40003408:	e5951014 	ldr	r1, [r5, #20]
4000340c:	e5952018 	ldr	r2, [r5, #24]
40003410:	e595301c 	ldr	r3, [r5, #28]
40003414:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003418:	f4686a0f 	vld1.8	{d22-d23}, [r8]
4000341c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003420:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003424:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003428:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000342c:	f26221f6 	vorr	q9, q9, q11
40003430:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003434:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003438:	f26001f4 	vorr	q8, q8, q10
4000343c:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003440:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003444:	eaffff5a 	b	400031b4 <Lcd_Han_Putch+0x134>

40003448 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003448:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
4000344c:	e24dd04c 	sub	sp, sp, #76	; 0x4c
40003450:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003454:	e30e43e8 	movw	r4, #58344	; 0xe3e8
40003458:	e3444000 	movt	r4, #16384	; 0x4000
4000345c:	e30653c8 	movw	r5, #25544	; 0x63c8
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003460:	e1a0c001 	mov	ip, r1
40003464:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003468:	e5941004 	ldr	r1, [r4, #4]
4000346c:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003470:	e58d001c 	str	r0, [sp, #28]
40003474:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003478:	e5940000 	ldr	r0, [r4]
4000347c:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003480:	e58d2010 	str	r2, [sp, #16]
40003484:	e1a0900c 	mov	r9, ip
40003488:	e58d3014 	str	r3, [sp, #20]
4000348c:	e307c718 	movw	ip, #30488	; 0x7718
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003490:	e8a50003 	stmia	r5!, {r0, r1}
40003494:	e28d5028 	add	r5, sp, #40	; 0x28
40003498:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
4000349c:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400034a0:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
400034a4:	e59da070 	ldr	sl, [sp, #112]	; 0x70
400034a8:	e5961004 	ldr	r1, [r6, #4]
400034ac:	e5962008 	ldr	r2, [r6, #8]
400034b0:	e596300c 	ldr	r3, [r6, #12]
400034b4:	e58d7000 	str	r7, [sp]
400034b8:	e58d7018 	str	r7, [sp, #24]
400034bc:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400034c0:	e5960010 	ldr	r0, [r6, #16]
400034c4:	e5961014 	ldr	r1, [r6, #20]
400034c8:	e5962018 	ldr	r2, [r6, #24]
400034cc:	e596301c 	ldr	r3, [r6, #28]
400034d0:	e28d6037 	add	r6, sp, #55	; 0x37
400034d4:	e58d6004 	str	r6, [sp, #4]
400034d8:	e1a06007 	mov	r6, r7
400034dc:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400034e0:	e28d701f 	add	r7, sp, #31
400034e4:	e5f60001 	ldrb	r0, [r6, #1]!
400034e8:	e58d7008 	str	r7, [sp, #8]
400034ec:	e58d6018 	str	r6, [sp, #24]
400034f0:	e59d601c 	ldr	r6, [sp, #28]
400034f4:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400034f8:	e59d7008 	ldr	r7, [sp, #8]
400034fc:	e59d000c 	ldr	r0, [sp, #12]
40003500:	e59d2010 	ldr	r2, [sp, #16]
40003504:	e5f73001 	ldrb	r3, [r7, #1]!
40003508:	e58d7008 	str	r7, [sp, #8]
4000350c:	e1100003 	tst	r0, r3
40003510:	e59d7014 	ldr	r7, [sp, #20]
40003514:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
40003518:	e35a0000 	cmp	sl, #0
4000351c:	da000019 	ble	40003588 <Lcd_Eng_Putch+0x140>
40003520:	e3a05000 	mov	r5, #0
40003524:	e6ff7077 	uxth	r7, r7
40003528:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
4000352c:	e3540000 	cmp	r4, #0
40003530:	da00000f 	ble	40003574 <Lcd_Eng_Putch+0x12c>
40003534:	e3a02000 	mov	r2, #0
40003538:	e0855009 	add	r5, r5, r9
4000353c:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003540:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003544:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003548:	e2833001 	add	r3, r3, #1
4000354c:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003550:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003554:	e1530004 	cmp	r3, r4
40003558:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000355c:	e5900014 	ldr	r0, [r0, #20]
40003560:	e0211590 	mla	r1, r0, r5, r1
40003564:	e59c0000 	ldr	r0, [ip]
40003568:	e1a01081 	lsl	r1, r1, #1
4000356c:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003570:	bafffff2 	blt	40003540 <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003574:	e2888001 	add	r8, r8, #1
40003578:	e6ef8078 	uxtb	r8, r8
4000357c:	e158000a 	cmp	r8, sl
40003580:	e1a05008 	mov	r5, r8
40003584:	baffffe8 	blt	4000352c <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003588:	e59d2008 	ldr	r2, [sp, #8]
4000358c:	e0866004 	add	r6, r6, r4
40003590:	e59d7000 	ldr	r7, [sp]
40003594:	e1520007 	cmp	r2, r7
40003598:	1affffd6 	bne	400034f8 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
4000359c:	e59d6018 	ldr	r6, [sp, #24]
400035a0:	e089900a 	add	r9, r9, sl
400035a4:	e59d7004 	ldr	r7, [sp, #4]
400035a8:	e1560007 	cmp	r6, r7
400035ac:	1affffcb 	bne	400034e0 <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400035b0:	e28dd04c 	add	sp, sp, #76	; 0x4c
400035b4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400035b8:	e12fff1e 	bx	lr

400035bc <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400035bc:	e1a0c00d 	mov	ip, sp
400035c0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400035c4:	e24cb004 	sub	fp, ip, #4
400035c8:	e24dd074 	sub	sp, sp, #116	; 0x74
400035cc:	e3074718 	movw	r4, #30488	; 0x7718
400035d0:	e3444001 	movt	r4, #16385	; 0x4001
400035d4:	e59ba008 	ldr	sl, [fp, #8]
400035d8:	e59b600c 	ldr	r6, [fp, #12]
400035dc:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
400035e0:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400035e4:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400035e8:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400035ec:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400035f0:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
400035f4:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400035f8:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400035fc:	e30ec3e8 	movw	ip, #58344	; 0xe3e8
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003600:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003604:	e344c000 	movt	ip, #16384	; 0x4000
40003608:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
4000360c:	e306c3c8 	movw	ip, #25544	; 0x63c8
40003610:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003614:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
40003618:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
4000361c:	e5d53000 	ldrb	r3, [r5]
40003620:	e3530000 	cmp	r3, #0
40003624:	0a000015 	beq	40003680 <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
40003628:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
4000362c:	e285c001 	add	ip, r5, #1
40003630:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40003634:	9a000013 	bls	40003688 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
40003638:	e5d5c001 	ldrb	ip, [r5, #1]
4000363c:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003640:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40003644:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003648:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
4000364c:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003650:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003654:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003658:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
4000365c:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003660:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003664:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
40003668:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
4000366c:	e58dc000 	str	ip, [sp]
40003670:	ebfffe82 	bl	40003080 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003674:	e5d53000 	ldrb	r3, [r5]
40003678:	e3530000 	cmp	r3, #0
4000367c:	1affffe9 	bne	40003628 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
40003680:	e24bd028 	sub	sp, fp, #40	; 0x28
40003684:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
40003688:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
4000368c:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003690:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
40003694:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
40003698:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
4000369c:	e5950000 	ldr	r0, [r5]
400036a0:	e08c5203 	add	r5, ip, r3, lsl #4
400036a4:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
400036a8:	e24b3054 	sub	r3, fp, #84	; 0x54
400036ac:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
400036b0:	e59c1004 	ldr	r1, [ip, #4]
400036b4:	e24bc04c 	sub	ip, fp, #76	; 0x4c
400036b8:	e8a30003 	stmia	r3!, {r0, r1}
400036bc:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400036c0:	e5951004 	ldr	r1, [r5, #4]
400036c4:	e5952008 	ldr	r2, [r5, #8]
400036c8:	e595300c 	ldr	r3, [r5, #12]
400036cc:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400036d0:	e5950010 	ldr	r0, [r5, #16]
400036d4:	e5951014 	ldr	r1, [r5, #20]
400036d8:	e5952018 	ldr	r2, [r5, #24]
400036dc:	e595301c 	ldr	r3, [r5, #28]
400036e0:	e24b503d 	sub	r5, fp, #61	; 0x3d
400036e4:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
400036e8:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400036ec:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400036f0:	e24bc055 	sub	ip, fp, #85	; 0x55
400036f4:	e5f50001 	ldrb	r0, [r5, #1]!
400036f8:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
400036fc:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
40003700:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40003704:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003708:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
4000370c:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
40003710:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40003714:	e5fc3001 	ldrb	r3, [ip, #1]!
40003718:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
4000371c:	e1100003 	tst	r0, r3
40003720:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
40003724:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003728:	e3590000 	cmp	r9, #0
4000372c:	da000019 	ble	40003798 <Lcd_Puts+0x1dc>
40003730:	e3a07000 	mov	r7, #0
40003734:	e6ff6076 	uxth	r6, r6
40003738:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
4000373c:	e35a0000 	cmp	sl, #0
40003740:	da00000f 	ble	40003784 <Lcd_Puts+0x1c8>
40003744:	e3a03000 	mov	r3, #0
40003748:	e08cc008 	add	ip, ip, r8
4000374c:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003750:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003754:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003758:	e2833001 	add	r3, r3, #1
4000375c:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003760:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003764:	e15a0003 	cmp	sl, r3
40003768:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000376c:	e5900014 	ldr	r0, [r0, #20]
40003770:	e0211c90 	mla	r1, r0, ip, r1
40003774:	e5940000 	ldr	r0, [r4]
40003778:	e1a01081 	lsl	r1, r1, #1
4000377c:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003780:	cafffff2 	bgt	40003750 <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003784:	e2877001 	add	r7, r7, #1
40003788:	e6ef7077 	uxtb	r7, r7
4000378c:	e1590007 	cmp	r9, r7
40003790:	e1a0c007 	mov	ip, r7
40003794:	caffffe8 	bgt	4000373c <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003798:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
4000379c:	e085500a 	add	r5, r5, sl
400037a0:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
400037a4:	e152000c 	cmp	r2, ip
400037a8:	1affffd6 	bne	40003708 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400037ac:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400037b0:	e0888009 	add	r8, r8, r9
400037b4:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
400037b8:	e155000c 	cmp	r5, ip
400037bc:	1affffcb 	bne	400036f0 <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400037c0:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
400037c4:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
400037c8:	e085500c 	add	r5, r5, ip
400037cc:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400037d0:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
400037d4:	eaffff90 	b	4000361c <Lcd_Puts+0x60>

400037d8 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
400037d8:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400037dc:	e92d01f0 	push	{r4, r5, r6, r7, r8}
400037e0:	a1a0c000 	movge	ip, r0
400037e4:	a1a00002 	movge	r0, r2
400037e8:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400037ec:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400037f0:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400037f4:	a1a0c001 	movge	ip, r1
400037f8:	a1a01003 	movge	r1, r3
400037fc:	a1a0300c 	movge	r3, ip
40003800:	e3074718 	movw	r4, #30488	; 0x7718
40003804:	e6ff8078 	uxth	r8, r8
40003808:	e3444001 	movt	r4, #16385	; 0x4001
4000380c:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003810:	e1500002 	cmp	r0, r2
40003814:	ca00000a 	bgt	40003844 <Lcd_Draw_Bar+0x6c>
40003818:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000381c:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003820:	e5946000 	ldr	r6, [r4]
40003824:	e0845285 	add	r5, r4, r5, lsl #5
40003828:	e5955014 	ldr	r5, [r5, #20]
4000382c:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003830:	e28cc001 	add	ip, ip, #1
40003834:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003838:	e1a05085 	lsl	r5, r5, #1
4000383c:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003840:	1afffff5 	bne	4000381c <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
40003844:	e2811001 	add	r1, r1, #1
40003848:	e1510003 	cmp	r1, r3
4000384c:	daffffef 	ble	40003810 <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
40003850:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
40003854:	e12fff1e 	bx	lr

40003858 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003858:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
4000385c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003860:	ee07ca90 	vmov	s15, ip
40003864:	e060c002 	rsb	ip, r0, r2
40003868:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
4000386c:	ee071a90 	vmov	s15, r1
40003870:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
40003874:	ee07ca90 	vmov	s15, ip
40003878:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000387c:	eef54bc0 	vcmpe.f64	d20, #0.0
40003880:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003884:	bef12b64 	vneglt.f64	d18, d20
40003888:	eef55bc0 	vcmpe.f64	d21, #0.0
4000388c:	aef02b64 	vmovge.f64	d18, d20
40003890:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40003894:	ee070a90 	vmov	s15, r0
40003898:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000389c:	ba000004 	blt	400038b4 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400038a0:	eef45be2 	vcmpe.f64	d21, d18
400038a4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400038a8:	da000005 	ble	400038c4 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400038ac:	eef06b65 	vmov.f64	d22, d21
400038b0:	ea000032 	b	40003980 <Lcd_Draw_Line+0x128>
400038b4:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400038b8:	eef42be3 	vcmpe.f64	d18, d19
400038bc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400038c0:	4a00002a 	bmi	40003970 <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
400038c4:	eef54bc0 	vcmpe.f64	d20, #0.0
400038c8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400038cc:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
400038d0:	da00004a 	ble	40003a00 <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
400038d4:	ee073a90 	vmov	s15, r3
400038d8:	e3073718 	movw	r3, #30488	; 0x7718
400038dc:	eef82be7 	vcvt.f64.s32	d18, s15
400038e0:	e3443001 	movt	r3, #16385	; 0x4001
400038e4:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
400038e8:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
400038ec:	eef40b62 	vcmp.f64	d16, d18
400038f0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400038f4:	e6ff4072 	uxth	r4, r2
400038f8:	0a00000f 	beq	4000393c <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400038fc:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003900:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003904:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003908:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
4000390c:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003910:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003914:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003918:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000391c:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003920:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003924:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
40003928:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000392c:	e0222c90 	mla	r2, r0, ip, r2
40003930:	e1a02082 	lsl	r2, r2, #1
40003934:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003938:	1affffef 	bne	400038fc <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000393c:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003940:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003944:	e5932000 	ldr	r2, [r3]
40003948:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
4000394c:	ee17ca90 	vmov	ip, s15
40003950:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003954:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003958:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000395c:	e0230c91 	mla	r3, r1, ip, r0
40003960:	e1a03083 	lsl	r3, r3, #1
40003964:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40003968:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000396c:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003970:	eef55bc0 	vcmpe.f64	d21, #0.0
40003974:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003978:	bef06b63 	vmovlt.f64	d22, d19
4000397c:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003980:	ee072a90 	vmov	s15, r2
40003984:	e3073718 	movw	r3, #30488	; 0x7718
40003988:	eef82be7 	vcvt.f64.s32	d18, s15
4000398c:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003990:	eef55bc0 	vcmpe.f64	d21, #0.0
40003994:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003998:	e59d2004 	ldr	r2, [sp, #4]
4000399c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039a0:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
400039a4:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
400039a8:	cef03b65 	vmovgt.f64	d19, d21
400039ac:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
400039b0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
400039b4:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400039b8:	0affffdf 	beq	4000393c <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039bc:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039c0:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
400039c4:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
400039c8:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039cc:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039d0:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039d4:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
400039d8:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039dc:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039e0:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400039e4:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039e8:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400039ec:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039f0:	e1a02082 	lsl	r2, r2, #1
400039f4:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400039f8:	1affffef 	bne	400039bc <Lcd_Draw_Line+0x164>
400039fc:	eaffffce 	b	4000393c <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003a00:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003a04:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003a08:	eaffffb1 	b	400038d4 <Lcd_Draw_Line+0x7c>

40003a0c <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003a0c:	e1a0c00d 	mov	ip, sp
40003a10:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003a14:	e24cb004 	sub	fp, ip, #4
40003a18:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003a1c:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003a20:	e30663c8 	movw	r6, #25544	; 0x63c8
40003a24:	e59ba004 	ldr	sl, [fp, #4]
40003a28:	e3074718 	movw	r4, #30488	; 0x7718
40003a2c:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003a30:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003a34:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a38:	e30ec3e8 	movw	ip, #58344	; 0xe3e8
40003a3c:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003a40:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40003a44:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003a48:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40003a4c:	e59b100c 	ldr	r1, [fp, #12]
40003a50:	e3444001 	movt	r4, #16385	; 0x4001
40003a54:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003a58:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a5c:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003a60:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40003a64:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003a68:	eb000891 	bl	40005cb4 <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003a6c:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003a70:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003a74:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40003a78:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40003a7c:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003a80:	e344c001 	movt	ip, #16385	; 0x4001
40003a84:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003a88:	e5d65000 	ldrb	r5, [r6]
40003a8c:	e3550000 	cmp	r5, #0
40003a90:	0a000014 	beq	40003ae8 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40003a94:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003a98:	e286c001 	add	ip, r6, #1
40003a9c:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40003aa0:	9a000012 	bls	40003af0 <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40003aa4:	e5d63001 	ldrb	r3, [r6, #1]
40003aa8:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003aac:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40003ab0:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003ab4:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003ab8:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003abc:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003ac0:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003ac4:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40003ac8:	e58d5000 	str	r5, [sp]
40003acc:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40003ad0:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40003ad4:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003ad8:	ebfffd68 	bl	40003080 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003adc:	e5d65000 	ldrb	r5, [r6]
40003ae0:	e3550000 	cmp	r5, #0
40003ae4:	1affffea 	bne	40003a94 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40003ae8:	e24bd028 	sub	sp, fp, #40	; 0x28
40003aec:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003af0:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40003af4:	e24b3f55 	sub	r3, fp, #340	; 0x154
40003af8:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003afc:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40003b00:	e5960000 	ldr	r0, [r6]
40003b04:	e5961004 	ldr	r1, [r6, #4]
40003b08:	e24b6f55 	sub	r6, fp, #340	; 0x154
40003b0c:	e08c5205 	add	r5, ip, r5, lsl #4
40003b10:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40003b14:	e2866007 	add	r6, r6, #7
40003b18:	e8a30003 	stmia	r3!, {r0, r1}
40003b1c:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003b20:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40003b24:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003b28:	e2866010 	add	r6, r6, #16
40003b2c:	e5951004 	ldr	r1, [r5, #4]
40003b30:	e5952008 	ldr	r2, [r5, #8]
40003b34:	e595300c 	ldr	r3, [r5, #12]
40003b38:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40003b3c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003b40:	e5950010 	ldr	r0, [r5, #16]
40003b44:	e5951014 	ldr	r1, [r5, #20]
40003b48:	e5952018 	ldr	r2, [r5, #24]
40003b4c:	e595301c 	ldr	r3, [r5, #28]
40003b50:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003b54:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40003b58:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40003b5c:	e5f6c001 	ldrb	ip, [r6, #1]!
40003b60:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40003b64:	e24bcf55 	sub	ip, fp, #340	; 0x154
40003b68:	e24cc001 	sub	ip, ip, #1
40003b6c:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003b70:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003b74:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003b78:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40003b7c:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
40003b80:	e5fc3001 	ldrb	r3, [ip, #1]!
40003b84:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40003b88:	e1100003 	tst	r0, r3
40003b8c:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
40003b90:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003b94:	e3590000 	cmp	r9, #0
40003b98:	da000019 	ble	40003c04 <Lcd_Printf+0x1f8>
40003b9c:	e3a07000 	mov	r7, #0
40003ba0:	e6ff6076 	uxth	r6, r6
40003ba4:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003ba8:	e35a0000 	cmp	sl, #0
40003bac:	da00000f 	ble	40003bf0 <Lcd_Printf+0x1e4>
40003bb0:	e3a03000 	mov	r3, #0
40003bb4:	e08cc008 	add	ip, ip, r8
40003bb8:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bbc:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003bc0:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003bc4:	e2833001 	add	r3, r3, #1
40003bc8:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bcc:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003bd0:	e15a0003 	cmp	sl, r3
40003bd4:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bd8:	e5900014 	ldr	r0, [r0, #20]
40003bdc:	e0211c90 	mla	r1, r0, ip, r1
40003be0:	e5940000 	ldr	r0, [r4]
40003be4:	e1a01081 	lsl	r1, r1, #1
40003be8:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003bec:	cafffff2 	bgt	40003bbc <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003bf0:	e2877001 	add	r7, r7, #1
40003bf4:	e6ef7077 	uxtb	r7, r7
40003bf8:	e1590007 	cmp	r9, r7
40003bfc:	e1a0c007 	mov	ip, r7
40003c00:	caffffe8 	bgt	40003ba8 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003c04:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40003c08:	e085500a 	add	r5, r5, sl
40003c0c:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40003c10:	e1520006 	cmp	r2, r6
40003c14:	1affffd6 	bne	40003b74 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003c18:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40003c1c:	e0888009 	add	r8, r8, r9
40003c20:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40003c24:	e15c0006 	cmp	ip, r6
40003c28:	1affffc9 	bne	40003b54 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003c2c:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40003c30:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40003c34:	e086600c 	add	r6, r6, ip
40003c38:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003c3c:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
40003c40:	eaffff90 	b	40003a88 <Lcd_Printf+0x7c>

40003c44 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003c44:	e1a0c00d 	mov	ip, sp
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003c48:	e3063ab4 	movw	r3, #27316	; 0x6ab4
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003c4c:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003c50:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003c54:	e24dd010 	sub	sp, sp, #16
40003c58:	e24cb004 	sub	fp, ip, #4
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003c5c:	e3a02003 	mov	r2, #3
40003c60:	e3a0c001 	mov	ip, #1
40003c64:	e3443001 	movt	r3, #16385	; 0x4001
40003c68:	e1a01000 	mov	r1, r0
40003c6c:	e58d3008 	str	r3, [sp, #8]
40003c70:	e58d2000 	str	r2, [sp]
40003c74:	e1a03000 	mov	r3, r0
40003c78:	e58d2004 	str	r2, [sp, #4]
40003c7c:	e30f2fff 	movw	r2, #65535	; 0xffff
40003c80:	e58dc00c 	str	ip, [sp, #12]
40003c84:	ebfff8f4 	bl	4000205c <Lcd_Printf.constprop.0>
}
40003c88:	e24bd00c 	sub	sp, fp, #12
40003c8c:	e89da800 	ldm	sp, {fp, sp, pc}

40003c90 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40003c90:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003c94:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003c98:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003c9c:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40003ca0:	e12fff1e 	bx	lr

40003ca4 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40003ca4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003ca8:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003cac:	e1e00000 	mvn	r0, r0
}
40003cb0:	e7e101d0 	ubfx	r0, r0, #3, #2
40003cb4:	e12fff1e 	bx	lr

40003cb8 <dw>:

void dw(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40003cb8:	e3a02411 	mov	r2, #285212672	; 0x11000000
40003cbc:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40003cc0:	e1e03003 	mvn	r3, r3
40003cc4:	e3130018 	tst	r3, #24
40003cc8:	1afffffb 	bne	40003cbc <dw+0x4>
}
40003ccc:	e12fff1e 	bx	lr

40003cd0 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40003cd0:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003cd4:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003cd8:	e1e00000 	mvn	r0, r0
40003cdc:	e7e101d0 	ubfx	r0, r0, #3, #2
40003ce0:	e3500000 	cmp	r0, #0
40003ce4:	0afffffa 	beq	40003cd4 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40003ce8:	e12fff1e 	bx	lr

40003cec <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40003cec:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003cf0:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003cf4:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40003cf8:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40003cfc:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40003d00:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40003d04:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40003d08:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40003d0c:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003d10:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40003d14:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40003d18:	e12fff1e 	bx	lr

40003d1c <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40003d1c:	e1a0c00d 	mov	ip, sp
40003d20:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40003d24:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40003d28:	e24cb004 	sub	fp, ip, #4
	if(en)
40003d2c:	1a000006 	bne	40003d4c <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40003d30:	e3a01033 	mov	r1, #51	; 0x33
40003d34:	ebfff84c 	bl	40001e6c <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40003d38:	e1a00004 	mov	r0, r4
40003d3c:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40003d40:	e24bd014 	sub	sp, fp, #20
40003d44:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40003d48:	eafff847 	b	40001e6c <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40003d4c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003d50:	e3a02018 	mov	r2, #24
40003d54:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40003d58:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003d5c:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003d60:	e1a02000 	mov	r2, r0
40003d64:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003d68:	e3ccc018 	bic	ip, ip, #24
40003d6c:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003d70:	ebfff850 	bl	40001eb8 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40003d74:	e3a00000 	mov	r0, #0
40003d78:	e3a01033 	mov	r1, #51	; 0x33
40003d7c:	ebfff827 	bl	40001e20 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40003d80:	e3a00000 	mov	r0, #0
40003d84:	e3a01033 	mov	r1, #51	; 0x33
40003d88:	e3a02001 	mov	r2, #1
40003d8c:	ebfff86a 	bl	40001f3c <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40003d90:	e3a00000 	mov	r0, #0
40003d94:	e3a01034 	mov	r1, #52	; 0x34
40003d98:	e1a02000 	mov	r2, r0
40003d9c:	ebfff845 	bl	40001eb8 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40003da0:	e3a00000 	mov	r0, #0
40003da4:	e3a01034 	mov	r1, #52	; 0x34
40003da8:	ebfff81c 	bl	40001e20 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40003dac:	e3a00000 	mov	r0, #0
40003db0:	e3a01034 	mov	r1, #52	; 0x34
40003db4:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40003db8:	e24bd014 	sub	sp, fp, #20
40003dbc:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40003dc0:	eafff85d 	b	40001f3c <GIC_Set_Processor_Target>

40003dc4 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40003dc4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003dc8:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40003dcc:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40003dd0:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40003dd4:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40003dd8:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003ddc:	e3c22030 	bic	r2, r2, #48	; 0x30
40003de0:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40003de4:	e12fff1e 	bx	lr

40003de8 <LED_Display>:
40003de8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003dec:	e2000003 	and	r0, r0, #3
40003df0:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003df4:	e3c22030 	bic	r2, r2, #48	; 0x30
40003df8:	e1820200 	orr	r0, r2, r0, lsl #4
40003dfc:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40003e00:	e12fff1e 	bx	lr

40003e04 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e04:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003e08:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e0c:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003e10:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e14:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003e18:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e1c:	e1a04000 	mov	r4, r0
40003e20:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003e24:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e28:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40003e2c:	e3a01001 	mov	r1, #1
40003e30:	e1a00004 	mov	r0, r4
40003e34:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e38:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40003e3c:	eb00030f 	bl	40004a80 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e40:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40003e44:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003e48:	8afffff7 	bhi	40003e2c <App_Read+0x28>
40003e4c:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40003e50 <Main>:
		addr += SECTOR_SIZE;
	}
}

int Main(void)
{
40003e50:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40003e54:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

int Main(void)
{
40003e58:	e92dd800 	push	{fp, ip, lr, pc}
40003e5c:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40003e60:	ebfff767 	bl	40001c04 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200); // UART init
40003e64:	e3a00cc2 	mov	r0, #49664	; 0xc200
40003e68:	e3400001 	movt	r0, #1
40003e6c:	eb0003df 	bl	40004df0 <Uart1_Init>
	LED_Init();
40003e70:	ebffffd3 	bl	40003dc4 <LED_Init>
	Key_Poll_Init(); // polling 하는 코드인가?
40003e74:	ebffff85 	bl	40003c90 <Key_Poll_Init>

	Uart_Printf("\nLoader & Executor\n");
40003e78:	e3060ae4 	movw	r0, #27364	; 0x6ae4
40003e7c:	e3440001 	movt	r0, #16385	; 0x4001
40003e80:	eb00043e 	bl	40004f80 <Uart1_Printf>

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003e84:	e307371c 	movw	r3, #30492	; 0x771c
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40003e88:	e3a02f96 	mov	r2, #600	; 0x258
	Key_Poll_Init(); // polling 하는 코드인가?

	Uart_Printf("\nLoader & Executor\n");

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003e8c:	e3443001 	movt	r3, #16385	; 0x4001
40003e90:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40003e94:	e3a01b01 	mov	r1, #1024	; 0x400

	Uart_Printf("\nLoader & Executor\n");

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40003e98:	e3a00002 	mov	r0, #2
40003e9c:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40003ea0:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40003ea4:	e5831010 	str	r1, [r3, #16]
	Key_Poll_Init(); // polling 하는 코드인가?

	Uart_Printf("\nLoader & Executor\n");

	// 색칠 설정
	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003ea8:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40003eac:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
40003eb0:	e5832014 	str	r2, [r3, #20]
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40003eb4:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40003eb8:	e5834004 	str	r4, [r3, #4]

	// LCD init
	Lcd_Init();
40003ebc:	ebfffa72 	bl	4000288c <Lcd_Init>
	Lcd_Win_Init(0, 1);
40003ec0:	e3a01001 	mov	r1, #1
40003ec4:	e1a00004 	mov	r0, r4
40003ec8:	ebfffae1 	bl	40002a54 <Lcd_Win_Init>
	Lcd_Brightness_Control(1);
40003ecc:	e3a00001 	mov	r0, #1
40003ed0:	ebfffc10 	bl	40002f18 <Lcd_Brightness_Control>

	// draw (color)
	Lcd_Select_Display_Frame_Buffer(0, 0);
40003ed4:	e1a00004 	mov	r0, r4
40003ed8:	e1a01004 	mov	r1, r4
40003edc:	ebfffbf9 	bl	40002ec8 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40003ee0:	e1a01004 	mov	r1, r4
40003ee4:	e1a00004 	mov	r0, r4
40003ee8:	ebfffbec 	bl	40002ea0 <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(BLUE);
40003eec:	e3a0001f 	mov	r0, #31
40003ef0:	ebfffb77 	bl	40002cd4 <Lcd_Draw_Back_Color>

	// GIC = Generic Interrupt Controller
	GIC_CPU_Interface_Enable(0,1);
40003ef4:	e1a00004 	mov	r0, r4
40003ef8:	e3a01001 	mov	r1, #1
40003efc:	ebfff7bc 	bl	40001df4 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
40003f00:	e1a00004 	mov	r0, r4
40003f04:	e3a010ff 	mov	r1, #255	; 0xff
40003f08:	ebfff7be 	bl	40001e08 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40003f0c:	e3a00001 	mov	r0, #1
40003f10:	ebfff7b1 	bl	40001ddc <GIC_Distributor_Enable>
	}
#endif

	for(;;)
	{
		Uart_Printf("\nAPP0 RUN\n");
40003f14:	e3060af8 	movw	r0, #27384	; 0x6af8
40003f18:	e3440001 	movt	r0, #16385	; 0x4001
40003f1c:	eb000417 	bl	40004f80 <Uart1_Printf>
		Run_App(RAM_APP0, STACK_BASE_APP0);
40003f20:	e3a00000 	mov	r0, #0
40003f24:	e1a01000 	mov	r1, r0
40003f28:	e3440410 	movt	r0, #17424	; 0x4410
40003f2c:	e34414a0 	movt	r1, #17568	; 0x44a0
40003f30:	eb00053a 	bl	40005420 <Run_App>
		Delay(1000);
40003f34:	e3a00ffa 	mov	r0, #1000	; 0x3e8
40003f38:	eb00001f 	bl	40003fbc <Delay>
40003f3c:	eafffff4 	b	40003f14 <Main+0xc4>

40003f40 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40003f40:	e30737d0 	movw	r3, #30672	; 0x77d0

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40003f44:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40003f48:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40003f4c:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40003f50:	e5932000 	ldr	r2, [r3]
40003f54:	e3520000 	cmp	r2, #0
40003f58:	059f0028 	ldreq	r0, [pc, #40]	; 40003f88 <_sbrk+0x48>
40003f5c:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40003f60:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40003f64:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40003f68:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40003f6c:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40003f70:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40003f74:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40003f78:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40003f7c:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40003f80:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40003f84:	e12fff1e 	bx	lr
40003f88:	4001781f 	andmi	r7, r1, pc, lsl r8

40003f8c <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
40003f8c:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40003f90:	e12fff1e 	bx	lr

40003f94 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
40003f94:	e3a00000 	mov	r0, #0
40003f98:	e3440380 	movt	r0, #17280	; 0x4380
40003f9c:	e12fff1e 	bx	lr

40003fa0 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
40003fa0:	e59f0004 	ldr	r0, [pc, #4]	; 40003fac <Get_Heap_Base+0xc>
}
40003fa4:	e3c00007 	bic	r0, r0, #7
40003fa8:	e12fff1e 	bx	lr
40003fac:	4001781f 	andmi	r7, r1, pc, lsl r8

40003fb0 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
40003fb0:	e30f0ff8 	movw	r0, #65528	; 0xfff8
40003fb4:	e344037f 	movt	r0, #17279	; 0x437f
40003fb8:	e12fff1e 	bx	lr

40003fbc <Delay>:

void Delay(unsigned int v)
{
40003fbc:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
40003fc0:	e3a03000 	mov	r3, #0
40003fc4:	e58d3004 	str	r3, [sp, #4]
40003fc8:	e59d3004 	ldr	r3, [sp, #4]
40003fcc:	e1500003 	cmp	r0, r3
40003fd0:	9a000005 	bls	40003fec <Delay+0x30>
40003fd4:	e59d3004 	ldr	r3, [sp, #4]
40003fd8:	e2833001 	add	r3, r3, #1
40003fdc:	e58d3004 	str	r3, [sp, #4]
40003fe0:	e59d3004 	ldr	r3, [sp, #4]
40003fe4:	e1530000 	cmp	r3, r0
40003fe8:	3afffff9 	bcc	40003fd4 <Delay+0x18>
}
40003fec:	e28dd008 	add	sp, sp, #8
40003ff0:	e12fff1e 	bx	lr

40003ff4 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40003ff4:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
40003ff8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40003ffc:	e5924080 	ldr	r4, [r2, #128]	; 0x80
40004000:	e3020222 	movw	r0, #8738	; 0x2222
40004004:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004008:	e3a03903 	mov	r3, #49152	; 0xc000
4000400c:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004010:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004014:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004018:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
4000401c:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004020:	e307c700 	movw	ip, #30464	; 0x7700
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004024:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004028:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
4000402c:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
40004030:	e1e00720 	mvn	r0, r0, lsr #14
40004034:	e1e00700 	mvn	r0, r0, lsl #14
40004038:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
4000403c:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40004040:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004044:	e3c0003f 	bic	r0, r0, #63	; 0x3f
40004048:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
4000404c:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004050:	e3c2200f 	bic	r2, r2, #15
40004054:	e3822007 	orr	r2, r2, #7
40004058:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
4000405c:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004060:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004064:	e3822c01 	orr	r2, r2, #256	; 0x100
40004068:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
4000406c:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40004070:	e3822080 	orr	r2, r2, #128	; 0x80
40004074:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004078:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
4000407c:	e1e03523 	mvn	r3, r3, lsr #10
40004080:	e1e03503 	mvn	r3, r3, lsl #10
40004084:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004088:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
4000408c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004090:	e7e03853 	ubfx	r3, r3, #16, #1
40004094:	e58c3000 	str	r3, [ip]
}
40004098:	e12fff1e 	bx	lr

4000409c <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
4000409c:	e3a03000 	mov	r3, #0
400040a0:	e3a0200e 	mov	r2, #14
400040a4:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
400040a8:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400040ac:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400040b0:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400040b4:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400040b8:	e3822001 	orr	r2, r2, #1
400040bc:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400040c0:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400040c4:	e3a03000 	mov	r3, #0
400040c8:	e3413253 	movt	r3, #4691	; 0x1253
400040cc:	e3120002 	tst	r2, #2
400040d0:	0afffffa 	beq	400040c0 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
400040d4:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400040d8:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400040dc:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400040e0:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400040e4:	e38cc004 	orr	ip, ip, #4
400040e8:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
400040ec:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
400040f0:	e38cc001 	orr	ip, ip, #1
400040f4:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
400040f8:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
400040fc:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004100:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004104:	e3a02000 	mov	r2, #0
40004108:	e3412253 	movt	r2, #4691	; 0x1253
4000410c:	e2131001 	ands	r1, r3, #1
40004110:	1afffffa 	bne	40004100 <SDHC_Card_Init+0x64>
40004114:	e3073710 	movw	r3, #30480	; 0x7710
	rARGUMENT2 = 0x0;
40004118:	e5821008 	str	r1, [r2, #8]
4000411c:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004120:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004124:	e5932000 	ldr	r2, [r3]
40004128:	e307c710 	movw	ip, #30480	; 0x7710
4000412c:	e344c001 	movt	ip, #16385	; 0x4001
40004130:	e3520000 	cmp	r2, #0
40004134:	0afffffa 	beq	40004124 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004138:	e3a01000 	mov	r1, #0
4000413c:	e30757d4 	movw	r5, #30676	; 0x77d4

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004140:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004144:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004148:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
4000414c:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004150:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004154:	e1a02001 	mov	r2, r1
40004158:	e1a00001 	mov	r0, r1
4000415c:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004160:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004164:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004168:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000416c:	e6ff9079 	uxth	r9, r9
40004170:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004174:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004178:	e3110001 	tst	r1, #1
4000417c:	1afffffc 	bne	40004174 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40004180:	e1d510b0 	ldrh	r1, [r5]
40004184:	e1a01801 	lsl	r1, r1, #16
40004188:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000418c:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40004190:	e5931000 	ldr	r1, [r3]
40004194:	e3510000 	cmp	r1, #0
40004198:	0afffffc 	beq	40004190 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
4000419c:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400041a0:	e5921024 	ldr	r1, [r2, #36]	; 0x24
400041a4:	e3110001 	tst	r1, #1
400041a8:	1afffffc 	bne	400041a0 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
400041ac:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400041b0:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
400041b4:	e5931000 	ldr	r1, [r3]
400041b8:	e3510000 	cmp	r1, #0
400041bc:	0afffffc 	beq	400041b4 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
400041c0:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400041c4:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
400041c8:	e3510000 	cmp	r1, #0
400041cc:	aaffffe8 	bge	40004174 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400041d0:	e3a00000 	mov	r0, #0
400041d4:	e3410253 	movt	r0, #4691	; 0x1253
400041d8:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400041dc:	e3a01000 	mov	r1, #0
400041e0:	e3411253 	movt	r1, #4691	; 0x1253
400041e4:	e2122001 	ands	r2, r2, #1
400041e8:	1afffffa 	bne	400041d8 <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400041ec:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400041f0:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
400041f4:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400041f8:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400041fc:	e5931000 	ldr	r1, [r3]
40004200:	e3072710 	movw	r2, #30480	; 0x7710
40004204:	e3442001 	movt	r2, #16385	; 0x4001
40004208:	e3510000 	cmp	r1, #0
4000420c:	0afffffa 	beq	400041fc <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004210:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004214:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004218:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000421c:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004220:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004224:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004228:	e6ff2072 	uxth	r2, r2
4000422c:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004230:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004234:	e3a01000 	mov	r1, #0
40004238:	e3411253 	movt	r1, #4691	; 0x1253
4000423c:	e2122001 	ands	r2, r2, #1
40004240:	1afffffa 	bne	40004230 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004244:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40004248:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
4000424c:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004250:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004254:	e5931000 	ldr	r1, [r3]
40004258:	e3072710 	movw	r2, #30480	; 0x7710
4000425c:	e3442001 	movt	r2, #16385	; 0x4001
40004260:	e3510000 	cmp	r1, #0
40004264:	0afffffa 	beq	40004254 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004268:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000426c:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004270:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004274:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004278:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000427c:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004280:	e6ff2072 	uxth	r2, r2
40004284:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
40004288:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
4000428c:	e1a02822 	lsr	r2, r2, #16
40004290:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004294:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004298:	e3a01000 	mov	r1, #0
4000429c:	e3411253 	movt	r1, #4691	; 0x1253
400042a0:	e2122003 	ands	r2, r2, #3
400042a4:	1afffffa 	bne	40004294 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
400042a8:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400042ac:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400042b0:	e1d500b0 	ldrh	r0, [r5]
400042b4:	e1a00800 	lsl	r0, r0, #16
400042b8:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400042bc:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
400042c0:	e5931000 	ldr	r1, [r3]
400042c4:	e3072710 	movw	r2, #30480	; 0x7710
400042c8:	e3442001 	movt	r2, #16385	; 0x4001
400042cc:	e3510000 	cmp	r1, #0
400042d0:	0afffffa 	beq	400042c0 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400042d4:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400042d8:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400042dc:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400042e0:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400042e4:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400042e8:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400042ec:	e6ff2072 	uxth	r2, r2
400042f0:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400042f4:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400042f8:	e3a02000 	mov	r2, #0
400042fc:	e3412253 	movt	r2, #4691	; 0x1253
40004300:	e3110001 	tst	r1, #1
40004304:	1afffffa 	bne	400042f4 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
40004308:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000430c:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004310:	e1a00800 	lsl	r0, r0, #16
40004314:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004318:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
4000431c:	e5931000 	ldr	r1, [r3]
40004320:	e3072710 	movw	r2, #30480	; 0x7710
40004324:	e3442001 	movt	r2, #16385	; 0x4001
40004328:	e3510000 	cmp	r1, #0
4000432c:	0afffffa 	beq	4000431c <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004330:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004334:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004338:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000433c:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004340:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004344:	e3a01000 	mov	r1, #0
40004348:	e3411253 	movt	r1, #4691	; 0x1253
4000434c:	e2122001 	ands	r2, r2, #1
40004350:	1afffffa 	bne	40004340 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004354:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004358:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
4000435c:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40004360:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004364:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004368:	e5931000 	ldr	r1, [r3]
4000436c:	e3072710 	movw	r2, #30480	; 0x7710
40004370:	e3442001 	movt	r2, #16385	; 0x4001
40004374:	e3510000 	cmp	r1, #0
40004378:	0afffffa 	beq	40004368 <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000437c:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004380:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004384:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004388:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000438c:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40004390:	e6ff2072 	uxth	r2, r2
40004394:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004398:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
4000439c:	e3822002 	orr	r2, r2, #2
400043a0:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
400043a4:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400043a8:	e12fff1e 	bx	lr

400043ac <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400043ac:	e3a03411 	mov	r3, #285212672	; 0x11000000
400043b0:	e3022222 	movw	r2, #8738	; 0x2222
400043b4:	e5931080 	ldr	r1, [r3, #128]	; 0x80
400043b8:	e3402222 	movt	r2, #546	; 0x222
400043bc:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
400043c0:	e1812002 	orr	r2, r1, r2
400043c4:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400043c8:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
400043cc:	e1e02722 	mvn	r2, r2, lsr #14
400043d0:	e1e02702 	mvn	r2, r2, lsl #14
400043d4:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400043d8:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400043dc:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400043e0:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400043e4:	e5832088 	str	r2, [r3, #136]	; 0x88
400043e8:	e12fff1e 	bx	lr

400043ec <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400043ec:	e3a03000 	mov	r3, #0
400043f0:	e3a0200e 	mov	r2, #14
400043f4:	e3413253 	movt	r3, #4691	; 0x1253
400043f8:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400043fc:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004400:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004404:	e3822001 	orr	r2, r2, #1
40004408:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
4000440c:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004410:	e3a03000 	mov	r3, #0
40004414:	e3413253 	movt	r3, #4691	; 0x1253
40004418:	e3120002 	tst	r2, #2
4000441c:	0afffffa 	beq	4000440c <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40004420:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004424:	e3822004 	orr	r2, r2, #4
40004428:	e583202c 	str	r2, [r3, #44]	; 0x2c
4000442c:	e12fff1e 	bx	lr

40004430 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40004430:	e3a03000 	mov	r3, #0
40004434:	e3413253 	movt	r3, #4691	; 0x1253
40004438:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
4000443c:	e3c22001 	bic	r2, r2, #1
40004440:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004444:	e12fff1e 	bx	lr

40004448 <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004448:	e3a01000 	mov	r1, #0
4000444c:	e3411253 	movt	r1, #4691	; 0x1253
40004450:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004454:	e3a02000 	mov	r2, #0
40004458:	e3412253 	movt	r2, #4691	; 0x1253
4000445c:	e2133001 	ands	r3, r3, #1
40004460:	1afffffa 	bne	40004450 <SDHC_CMD0+0x8>
40004464:	e3071710 	movw	r1, #30480	; 0x7710
	rARGUMENT2 = 0x0;
40004468:	e5823008 	str	r3, [r2, #8]
4000446c:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004470:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40004474:	e5912000 	ldr	r2, [r1]
40004478:	e3073710 	movw	r3, #30480	; 0x7710
4000447c:	e3443001 	movt	r3, #16385	; 0x4001
40004480:	e3520000 	cmp	r2, #0
40004484:	0afffffa 	beq	40004474 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004488:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000448c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004490:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004494:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004498:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000449c:	e6ff3073 	uxth	r3, r3
400044a0:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400044a4:	e12fff1e 	bx	lr

400044a8 <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400044a8:	e3a01000 	mov	r1, #0
400044ac:	e3411253 	movt	r1, #4691	; 0x1253
400044b0:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400044b4:	e3a02000 	mov	r2, #0
400044b8:	e3412253 	movt	r2, #4691	; 0x1253
400044bc:	e2133001 	ands	r3, r3, #1
400044c0:	1afffffa 	bne	400044b0 <SDHC_CMD8+0x8>
400044c4:	e3071710 	movw	r1, #30480	; 0x7710

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400044c8:	e3a00b02 	mov	r0, #2048	; 0x800
400044cc:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
400044d0:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400044d4:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400044d8:	e5912000 	ldr	r2, [r1]
400044dc:	e3073710 	movw	r3, #30480	; 0x7710
400044e0:	e3443001 	movt	r3, #16385	; 0x4001
400044e4:	e3520000 	cmp	r2, #0
400044e8:	0afffffa 	beq	400044d8 <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400044ec:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400044f0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400044f4:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400044f8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400044fc:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004500:	e6ff3073 	uxth	r3, r3
40004504:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40004508:	e5920010 	ldr	r0, [r2, #16]
}
4000450c:	e12fff1e 	bx	lr

40004510 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004510:	e3a01000 	mov	r1, #0
40004514:	e3411253 	movt	r1, #4691	; 0x1253
40004518:	e5912024 	ldr	r2, [r1, #36]	; 0x24
4000451c:	e3a03000 	mov	r3, #0
40004520:	e3413253 	movt	r3, #4691	; 0x1253
40004524:	e3120001 	tst	r2, #1
40004528:	1afffffa 	bne	40004518 <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
4000452c:	e30727d4 	movw	r2, #30676	; 0x77d4
40004530:	e3071710 	movw	r1, #30480	; 0x7710
40004534:	e3442001 	movt	r2, #16385	; 0x4001
40004538:	e3441001 	movt	r1, #16385	; 0x4001
4000453c:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004540:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004544:	e1a00800 	lsl	r0, r0, #16
40004548:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000454c:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40004550:	e5912000 	ldr	r2, [r1]
40004554:	e3073710 	movw	r3, #30480	; 0x7710
40004558:	e3443001 	movt	r3, #16385	; 0x4001
4000455c:	e3520000 	cmp	r2, #0
40004560:	0afffffa 	beq	40004550 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40004564:	e3a02000 	mov	r2, #0
40004568:	e5832000 	str	r2, [r3]
4000456c:	e12fff1e 	bx	lr

40004570 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004570:	e3a01000 	mov	r1, #0
40004574:	e3411253 	movt	r1, #4691	; 0x1253
40004578:	e5912024 	ldr	r2, [r1, #36]	; 0x24
4000457c:	e3a03000 	mov	r3, #0
40004580:	e3413253 	movt	r3, #4691	; 0x1253
40004584:	e3120001 	tst	r2, #1
40004588:	1afffffa 	bne	40004578 <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
4000458c:	e30717d4 	movw	r1, #30676	; 0x77d4
40004590:	e3072710 	movw	r2, #30480	; 0x7710
40004594:	e3441001 	movt	r1, #16385	; 0x4001
40004598:	e3442001 	movt	r2, #16385	; 0x4001
4000459c:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400045a0:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400045a4:	e1a00800 	lsl	r0, r0, #16
400045a8:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400045ac:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400045b0:	e5921000 	ldr	r1, [r2]
400045b4:	e3073710 	movw	r3, #30480	; 0x7710
400045b8:	e3443001 	movt	r3, #16385	; 0x4001
400045bc:	e3510000 	cmp	r1, #0
400045c0:	0afffffa 	beq	400045b0 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045c4:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045c8:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045cc:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045d0:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045d4:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400045d8:	e3a03000 	mov	r3, #0
400045dc:	e3413253 	movt	r3, #4691	; 0x1253
400045e0:	e3110001 	tst	r1, #1
400045e4:	1afffffa 	bne	400045d4 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400045e8:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400045ec:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400045f0:	e34010ff 	movt	r1, #255	; 0xff
400045f4:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400045f8:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
400045fc:	e5921000 	ldr	r1, [r2]
40004600:	e3073710 	movw	r3, #30480	; 0x7710
40004604:	e3443001 	movt	r3, #16385	; 0x4001
40004608:	e3510000 	cmp	r1, #0
4000460c:	0afffffa 	beq	400045fc <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004610:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004614:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004618:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000461c:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004620:	e5920010 	ldr	r0, [r2, #16]
}
40004624:	e1a00fa0 	lsr	r0, r0, #31
40004628:	e12fff1e 	bx	lr

4000462c <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000462c:	e3a01000 	mov	r1, #0
40004630:	e3411253 	movt	r1, #4691	; 0x1253
40004634:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004638:	e3a02000 	mov	r2, #0
4000463c:	e3412253 	movt	r2, #4691	; 0x1253
40004640:	e2133001 	ands	r3, r3, #1
40004644:	1afffffa 	bne	40004634 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40004648:	e3071710 	movw	r1, #30480	; 0x7710
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000464c:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004650:	e3441001 	movt	r1, #16385	; 0x4001
40004654:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40004658:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000465c:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40004660:	e5912000 	ldr	r2, [r1]
40004664:	e3073710 	movw	r3, #30480	; 0x7710
40004668:	e3443001 	movt	r3, #16385	; 0x4001
4000466c:	e3520000 	cmp	r2, #0
40004670:	0afffffa 	beq	40004660 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004674:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004678:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000467c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004680:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004684:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004688:	e6ff3073 	uxth	r3, r3
4000468c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004690:	e12fff1e 	bx	lr

40004694 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004694:	e3a01000 	mov	r1, #0
40004698:	e3411253 	movt	r1, #4691	; 0x1253
4000469c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400046a0:	e3a02000 	mov	r2, #0
400046a4:	e3412253 	movt	r2, #4691	; 0x1253
400046a8:	e2133001 	ands	r3, r3, #1
400046ac:	1afffffa 	bne	4000469c <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
400046b0:	e3071710 	movw	r1, #30480	; 0x7710
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400046b4:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
400046b8:	e3441001 	movt	r1, #16385	; 0x4001
400046bc:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
400046c0:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400046c4:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400046c8:	e5912000 	ldr	r2, [r1]
400046cc:	e3073710 	movw	r3, #30480	; 0x7710
400046d0:	e3443001 	movt	r3, #16385	; 0x4001
400046d4:	e3520000 	cmp	r2, #0
400046d8:	0afffffa 	beq	400046c8 <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046dc:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046e0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046e4:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046e8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046ec:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400046f0:	e6ff3073 	uxth	r3, r3
400046f4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400046f8:	e5920010 	ldr	r0, [r2, #16]
}
400046fc:	e12fff1e 	bx	lr

40004700 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004700:	e3a01000 	mov	r1, #0
40004704:	e3411253 	movt	r1, #4691	; 0x1253
40004708:	e5913024 	ldr	r3, [r1, #36]	; 0x24
4000470c:	e3a02000 	mov	r2, #0
40004710:	e3412253 	movt	r2, #4691	; 0x1253
40004714:	e2133003 	ands	r3, r3, #3
40004718:	1afffffa 	bne	40004708 <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
4000471c:	e3071710 	movw	r1, #30480	; 0x7710

	if (en)
40004720:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004724:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004728:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
4000472c:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004730:	130737d4 	movwne	r3, #30676	; 0x77d4
40004734:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004738:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
4000473c:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40004740:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004744:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004748:	11a03803 	lslne	r3, r3, #16
4000474c:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004750:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004754:	e5912000 	ldr	r2, [r1]
40004758:	e3073710 	movw	r3, #30480	; 0x7710
4000475c:	e3443001 	movt	r3, #16385	; 0x4001
40004760:	e3520000 	cmp	r2, #0
40004764:	0afffffa 	beq	40004754 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004768:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000476c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004770:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004774:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004778:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000477c:	e6ff3073 	uxth	r3, r3
40004780:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004784:	e12fff1e 	bx	lr

40004788 <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004788:	e3a01000 	mov	r1, #0
4000478c:	e3411253 	movt	r1, #4691	; 0x1253
40004790:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004794:	e3a03000 	mov	r3, #0
40004798:	e3413253 	movt	r3, #4691	; 0x1253
4000479c:	e3120001 	tst	r2, #1
400047a0:	1afffffa 	bne	40004790 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
400047a4:	e30717d4 	movw	r1, #30676	; 0x77d4
400047a8:	e3072710 	movw	r2, #30480	; 0x7710
400047ac:	e3441001 	movt	r1, #16385	; 0x4001
400047b0:	e3442001 	movt	r2, #16385	; 0x4001
400047b4:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400047b8:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400047bc:	e1a00800 	lsl	r0, r0, #16
400047c0:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400047c4:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400047c8:	e5921000 	ldr	r1, [r2]
400047cc:	e3073710 	movw	r3, #30480	; 0x7710
400047d0:	e3443001 	movt	r3, #16385	; 0x4001
400047d4:	e3510000 	cmp	r1, #0
400047d8:	0afffffa 	beq	400047c8 <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047dc:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047e0:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047e4:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047e8:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047ec:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400047f0:	e3a01000 	mov	r1, #0
400047f4:	e3411253 	movt	r1, #4691	; 0x1253
400047f8:	e2133001 	ands	r3, r3, #1
400047fc:	1afffffa 	bne	400047ec <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004800:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004804:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004808:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
4000480c:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004810:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004814:	e5921000 	ldr	r1, [r2]
40004818:	e3073710 	movw	r3, #30480	; 0x7710
4000481c:	e3443001 	movt	r3, #16385	; 0x4001
40004820:	e3510000 	cmp	r1, #0
40004824:	0afffffa 	beq	40004814 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004828:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000482c:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004830:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004834:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004838:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000483c:	e6ff3073 	uxth	r3, r3
40004840:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004844:	e12fff1e 	bx	lr

40004848 <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004848:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
4000484c:	e1a0c00d 	mov	ip, sp
40004850:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40004854:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004858:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
4000485c:	1a000014 	bne	400048b4 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004860:	e3413253 	movt	r3, #4691	; 0x1253
40004864:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40004868:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
4000486c:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004870:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004874:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004878:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
4000487c:	e0065005 	and	r5, r6, r5
40004880:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004884:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40004888:	e0054004 	and	r4, r5, r4
4000488c:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004890:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40004894:	e004c00c 	and	ip, r4, ip
40004898:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
4000489c:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
400048a0:	e00c2002 	and	r2, ip, r2
400048a4:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
400048a8:	e24bd01c 	sub	sp, fp, #28
400048ac:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
400048b0:	eafff56d 	b	40001e6c <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
400048b4:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
400048b8:	e3413253 	movt	r3, #4691	; 0x1253
400048bc:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
400048c0:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
400048c4:	e3822003 	orr	r2, r2, #3
400048c8:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
400048cc:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400048d0:	e3822003 	orr	r2, r2, #3
400048d4:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
400048d8:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
400048dc:	e38220f0 	orr	r2, r2, #240	; 0xf0
400048e0:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
400048e4:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400048e8:	e38220f0 	orr	r2, r2, #240	; 0xf0
400048ec:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
400048f0:	ebfff5b4 	bl	40001fc8 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
400048f4:	e3a00000 	mov	r0, #0
400048f8:	e3a0106b 	mov	r1, #107	; 0x6b
400048fc:	e1a02000 	mov	r2, r0
40004900:	ebfff56c 	bl	40001eb8 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40004904:	e3a00000 	mov	r0, #0
40004908:	e3a0106b 	mov	r1, #107	; 0x6b
4000490c:	ebfff543 	bl	40001e20 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40004910:	e3a00000 	mov	r0, #0
40004914:	e3a0106b 	mov	r1, #107	; 0x6b
40004918:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
4000491c:	e24bd01c 	sub	sp, fp, #28
40004920:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40004924:	eafff584 	b	40001f3c <GIC_Set_Processor_Target>

40004928 <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40004928:	e3a03000 	mov	r3, #0
4000492c:	e3413253 	movt	r3, #4691	; 0x1253
40004930:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40004934:	e7e22c52 	ubfx	r2, r2, #24, #3
40004938:	e2422001 	sub	r2, r2, #1
4000493c:	e3520006 	cmp	r2, #6
40004940:	8a000007 	bhi	40004964 <SDHC_BusPower_Control+0x3c>
40004944:	e3a01001 	mov	r1, #1
40004948:	e1a02211 	lsl	r2, r1, r2
4000494c:	e3120055 	tst	r2, #85	; 0x55
40004950:	1a000009 	bne	4000497c <SDHC_BusPower_Control+0x54>
40004954:	e3120022 	tst	r2, #34	; 0x22
40004958:	1a000010 	bne	400049a0 <SDHC_BusPower_Control+0x78>
4000495c:	e3120008 	tst	r2, #8
40004960:	1a000009 	bne	4000498c <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40004964:	e3a03000 	mov	r3, #0
40004968:	e3413253 	movt	r3, #4691	; 0x1253
4000496c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004970:	e3822001 	orr	r2, r2, #1
40004974:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40004978:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
4000497c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004980:	e382200e 	orr	r2, r2, #14
40004984:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004988:	eafffff5 	b	40004964 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
4000498c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004990:	e20220f1 	and	r2, r2, #241	; 0xf1
40004994:	e382200a 	orr	r2, r2, #10
40004998:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
4000499c:	eafffff0 	b	40004964 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
400049a0:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
400049a4:	e20220f1 	and	r2, r2, #241	; 0xf1
400049a8:	e382200c 	orr	r2, r2, #12
400049ac:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
400049b0:	eaffffeb 	b	40004964 <SDHC_BusPower_Control+0x3c>

400049b4 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400049b4:	e3a01000 	mov	r1, #0
400049b8:	e3411253 	movt	r1, #4691	; 0x1253
400049bc:	e5912024 	ldr	r2, [r1, #36]	; 0x24
400049c0:	e3a03000 	mov	r3, #0
400049c4:	e3413253 	movt	r3, #4691	; 0x1253
400049c8:	e3120001 	tst	r2, #1
400049cc:	1afffffa 	bne	400049bc <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
400049d0:	e30717d4 	movw	r1, #30676	; 0x77d4
400049d4:	e3072710 	movw	r2, #30480	; 0x7710
400049d8:	e3441001 	movt	r1, #16385	; 0x4001
400049dc:	e3442001 	movt	r2, #16385	; 0x4001
400049e0:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400049e4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400049e8:	e1a00800 	lsl	r0, r0, #16
400049ec:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400049f0:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400049f4:	e5921000 	ldr	r1, [r2]
400049f8:	e3073710 	movw	r3, #30480	; 0x7710
400049fc:	e3443001 	movt	r3, #16385	; 0x4001
40004a00:	e3510000 	cmp	r1, #0
40004a04:	0afffffa 	beq	400049f4 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a08:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a0c:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a10:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a14:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a18:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004a1c:	e3a01000 	mov	r1, #0
40004a20:	e3411253 	movt	r1, #4691	; 0x1253
40004a24:	e2133001 	ands	r3, r3, #1
40004a28:	1afffffa 	bne	40004a18 <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004a2c:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004a30:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004a34:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004a38:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004a3c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004a40:	e5921000 	ldr	r1, [r2]
40004a44:	e3073710 	movw	r3, #30480	; 0x7710
40004a48:	e3443001 	movt	r3, #16385	; 0x4001
40004a4c:	e3510000 	cmp	r1, #0
40004a50:	0afffffa 	beq	40004a40 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a54:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a58:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a5c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a60:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004a64:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004a68:	e6ff3073 	uxth	r3, r3
40004a6c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004a70:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40004a74:	e3833002 	orr	r3, r3, #2
40004a78:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40004a7c:	e12fff1e 	bx	lr

40004a80 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004a80:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004a84:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004a88:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004a8c:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004a90:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004a94:	e6ff2071 	uxth	r2, r1
40004a98:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004a9c:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004aa0:	e3a02000 	mov	r2, #0
40004aa4:	e3412253 	movt	r2, #4691	; 0x1253
40004aa8:	e21cc002 	ands	ip, ip, #2
40004aac:	1afffffa 	bne	40004a9c <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004ab0:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004ab4:	e3074710 	movw	r4, #30480	; 0x7710

	if (n == 1)
40004ab8:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004abc:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004ac0:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004ac4:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ac8:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40004acc:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004ad0:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ad4:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004ad8:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004adc:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004ae0:	e5942000 	ldr	r2, [r4]
40004ae4:	e3070710 	movw	r0, #30480	; 0x7710
40004ae8:	e3440001 	movt	r0, #16385	; 0x4001
40004aec:	e3520000 	cmp	r2, #0
40004af0:	0afffffa 	beq	40004ae0 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004af4:	e3a02000 	mov	r2, #0

	while (n--)
40004af8:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004afc:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b00:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b04:	e5806000 	str	r6, [r0]
40004b08:	e3075704 	movw	r5, #30468	; 0x7704
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b0c:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004b10:	e1a00002 	mov	r0, r2
40004b14:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b18:	e6ffc07c 	uxth	ip, ip
40004b1c:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004b20:	3a00000f 	bcc	40004b64 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40004b24:	e5954000 	ldr	r4, [r5]
40004b28:	e307c704 	movw	ip, #30468	; 0x7704
40004b2c:	e344c001 	movt	ip, #16385	; 0x4001
40004b30:	e3540000 	cmp	r4, #0
40004b34:	0afffffa 	beq	40004b24 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40004b38:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004b3c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004b40:	e31c0b02 	tst	ip, #2048	; 0x800
40004b44:	0afffffc 	beq	40004b3c <SD_Read_Sector+0xbc>
40004b48:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40004b4c:	e5902020 	ldr	r2, [r0, #32]
40004b50:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004b54:	e153000c 	cmp	r3, ip
40004b58:	1afffffb 	bne	40004b4c <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004b5c:	e2511001 	subs	r1, r1, #1
40004b60:	2affffef 	bcs	40004b24 <SD_Read_Sector+0xa4>
40004b64:	e307170c 	movw	r1, #30476	; 0x770c
40004b68:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40004b6c:	e5912000 	ldr	r2, [r1]
40004b70:	e307370c 	movw	r3, #30476	; 0x770c
40004b74:	e3443001 	movt	r3, #16385	; 0x4001
40004b78:	e3520000 	cmp	r2, #0
40004b7c:	0afffffa 	beq	40004b6c <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40004b80:	e3a02000 	mov	r2, #0
40004b84:	e5832000 	str	r2, [r3]
}
40004b88:	e8bd0070 	pop	{r4, r5, r6}
40004b8c:	e12fff1e 	bx	lr

40004b90 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b90:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004b94:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b98:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004b9c:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004ba0:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004ba4:	e6ff2071 	uxth	r2, r1
40004ba8:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004bac:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004bb0:	e3a02000 	mov	r2, #0
40004bb4:	e3412253 	movt	r2, #4691	; 0x1253
40004bb8:	e21cc002 	ands	ip, ip, #2
40004bbc:	1afffffa 	bne	40004bac <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004bc0:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004bc4:	e3074710 	movw	r4, #30480	; 0x7710

	if (n == 0)
40004bc8:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004bcc:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004bd0:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004bd4:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004bd8:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004bdc:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004be0:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004be4:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004be8:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004bec:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004bf0:	e5942000 	ldr	r2, [r4]
40004bf4:	e3070710 	movw	r0, #30480	; 0x7710
40004bf8:	e3440001 	movt	r0, #16385	; 0x4001
40004bfc:	e3520000 	cmp	r2, #0
40004c00:	0afffffa 	beq	40004bf0 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c04:	e3a02000 	mov	r2, #0

	while (n--)
40004c08:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c0c:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c10:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c14:	e5806000 	str	r6, [r0]
40004c18:	e3075708 	movw	r5, #30472	; 0x7708
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c1c:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004c20:	e1a00002 	mov	r0, r2
40004c24:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c28:	e6ffc07c 	uxth	ip, ip
40004c2c:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004c30:	3a00000f 	bcc	40004c74 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40004c34:	e5954000 	ldr	r4, [r5]
40004c38:	e307c708 	movw	ip, #30472	; 0x7708
40004c3c:	e344c001 	movt	ip, #16385	; 0x4001
40004c40:	e3540000 	cmp	r4, #0
40004c44:	0afffffa 	beq	40004c34 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40004c48:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004c4c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004c50:	e31c0b01 	tst	ip, #1024	; 0x400
40004c54:	0afffffc 	beq	40004c4c <SD_Write_Sector+0xbc>
40004c58:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40004c5c:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004c60:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40004c64:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004c68:	1afffffb 	bne	40004c5c <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004c6c:	e2511001 	subs	r1, r1, #1
40004c70:	2affffef 	bcs	40004c34 <SD_Write_Sector+0xa4>
40004c74:	e307170c 	movw	r1, #30476	; 0x770c
40004c78:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40004c7c:	e5912000 	ldr	r2, [r1]
40004c80:	e307370c 	movw	r3, #30476	; 0x770c
40004c84:	e3443001 	movt	r3, #16385	; 0x4001
40004c88:	e3520000 	cmp	r2, #0
40004c8c:	0afffffa 	beq	40004c7c <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c90:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004c94:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c98:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004c9c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004ca0:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004ca4:	e6ff3073 	uxth	r3, r3
40004ca8:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40004cac:	e8bd0070 	pop	{r4, r5, r6}
40004cb0:	e12fff1e 	bx	lr

40004cb4 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004cb4:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004cb8:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004cbc:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004cc0:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004cc4:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004cc8:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004ccc:	e3c000ff 	bic	r0, r0, #255	; 0xff
40004cd0:	e380007c 	orr	r0, r0, #124	; 0x7c
40004cd4:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40004cd8:	e5930004 	ldr	r0, [r3, #4]
40004cdc:	e3c0000f 	bic	r0, r0, #15
40004ce0:	e3800004 	orr	r0, r0, #4
40004ce4:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004ce8:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40004cec:	e5932008 	ldr	r2, [r3, #8]
40004cf0:	e3c2201f 	bic	r2, r2, #31
40004cf4:	e3822002 	orr	r2, r2, #2
40004cf8:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40004cfc:	e5932008 	ldr	r2, [r3, #8]
40004d00:	e3c2201f 	bic	r2, r2, #31
40004d04:	e3822001 	orr	r2, r2, #1
40004d08:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004d0c:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40004d10:	e3a03000 	mov	r3, #0
40004d14:	e341339d 	movt	r3, #5021	; 0x139d
40004d18:	e3120020 	tst	r2, #32
40004d1c:	0afffffa 	beq	40004d0c <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40004d20:	e3a02020 	mov	r2, #32
40004d24:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
40004d28:	e5932008 	ldr	r2, [r3, #8]
40004d2c:	e3c2201f 	bic	r2, r2, #31
40004d30:	e5832008 	str	r2, [r3, #8]
40004d34:	e12fff1e 	bx	lr

40004d38 <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
40004d38:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime)
{
40004d3c:	e1a0c00d 	mov	ip, sp
40004d40:	e92dd800 	push	{fp, ip, lr, pc}
40004d44:	e24cb004 	sub	fp, ip, #4
	if(en)
40004d48:	1a000003 	bne	40004d5c <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40004d4c:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40004d50:	e24bd00c 	sub	sp, fp, #12
40004d54:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40004d58:	eafff443 	b	40001e6c <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004d5c:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40004d60:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004d64:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40004d68:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004d6c:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40004d70:	e3a00000 	mov	r0, #0
40004d74:	e1a02000 	mov	r2, r0
40004d78:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004d7c:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40004d80:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40004d84:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
40004d88:	e593e004 	ldr	lr, [r3, #4]
40004d8c:	e3cee00f 	bic	lr, lr, #15
40004d90:	e38ee004 	orr	lr, lr, #4
40004d94:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
40004d98:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
40004d9c:	e593c044 	ldr	ip, [r3, #68]	; 0x44
40004da0:	e38cc001 	orr	ip, ip, #1
40004da4:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
40004da8:	e593c008 	ldr	ip, [r3, #8]
40004dac:	e3ccc01f 	bic	ip, ip, #31
40004db0:	e38cc00a 	orr	ip, ip, #10
40004db4:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
40004db8:	e593c008 	ldr	ip, [r3, #8]
40004dbc:	e3ccc01f 	bic	ip, ip, #31
40004dc0:	e38cc009 	orr	ip, ip, #9
40004dc4:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
40004dc8:	ebfff43a 	bl	40001eb8 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
40004dcc:	e3a00000 	mov	r0, #0
40004dd0:	e3a01045 	mov	r1, #69	; 0x45
40004dd4:	ebfff411 	bl	40001e20 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
40004dd8:	e3a00000 	mov	r0, #0
40004ddc:	e3a01045 	mov	r1, #69	; 0x45
40004de0:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
40004de4:	e24bd00c 	sub	sp, fp, #12
40004de8:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40004dec:	eafff452 	b	40001f3c <GIC_Set_Processor_Target>

40004df0 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004df0:	e1a00200 	lsl	r0, r0, #4
40004df4:	eddf3b2f 	vldr	d19, [pc, #188]	; 40004eb8 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004df8:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004dfc:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004e00:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
40004e04:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004e08:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40004e0c:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004e10:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
40004e14:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004e18:	eef82be6 	vcvt.f64.s32	d18, s13
40004e1c:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004e20:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
40004e24:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40004e28:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40004e2c:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40004e30:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004e34:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004e38:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
40004e3c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40004e40:	e5925250 	ldr	r5, [r2, #592]	; 0x250
40004e44:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40004e48:	e3855060 	orr	r5, r5, #96	; 0x60
40004e4c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40004e50:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
40004e54:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40004e58:	e3855070 	orr	r5, r5, #112	; 0x70
40004e5c:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40004e60:	e59c2000 	ldr	r2, [ip]
40004e64:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40004e68:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40004e6c:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004e70:	ee377b61 	vsub.f64	d7, d7, d17
40004e74:	eefc6bc7 	vcvt.u32.f64	s13, d7
40004e78:	edcd6a01 	vstr	s13, [sp, #4]
40004e7c:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40004e80:	e59d2004 	ldr	r2, [sp, #4]
40004e84:	ee062a90 	vmov	s13, r2
40004e88:	eef81b66 	vcvt.f64.u32	d17, s13
40004e8c:	ee377b61 	vsub.f64	d7, d7, d17
40004e90:	ee277b20 	vmul.f64	d7, d7, d16
40004e94:	eebc7bc7 	vcvt.u32.f64	s14, d7
40004e98:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40004e9c:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40004ea0:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
40004ea4:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
40004ea8:	e583100c 	str	r1, [r3, #12]
}
40004eac:	e28dd008 	add	sp, sp, #8
40004eb0:	e8bd0030 	pop	{r4, r5}
40004eb4:	e12fff1e 	bx	lr
40004eb8:	00000000 	andeq	r0, r0, r0
40004ebc:	4197d784 	orrsmi	sp, r7, r4, lsl #15

40004ec0 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40004ec0:	e350000a 	cmp	r0, #10
40004ec4:	0a000008 	beq	40004eec <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004ec8:	e3a01000 	mov	r1, #0
40004ecc:	e3411381 	movt	r1, #4993	; 0x1381
40004ed0:	e5912010 	ldr	r2, [r1, #16]
40004ed4:	e3a03000 	mov	r3, #0
40004ed8:	e3413381 	movt	r3, #4993	; 0x1381
40004edc:	e3120002 	tst	r2, #2
40004ee0:	0afffffa 	beq	40004ed0 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
40004ee4:	e5830020 	str	r0, [r3, #32]
40004ee8:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004eec:	e3a01000 	mov	r1, #0
40004ef0:	e3411381 	movt	r1, #4993	; 0x1381
40004ef4:	e5912010 	ldr	r2, [r1, #16]
40004ef8:	e3a03000 	mov	r3, #0
40004efc:	e3413381 	movt	r3, #4993	; 0x1381
40004f00:	e3120002 	tst	r2, #2
40004f04:	0afffffa 	beq	40004ef4 <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40004f08:	e3a0200d 	mov	r2, #13
40004f0c:	e5832020 	str	r2, [r3, #32]
40004f10:	eaffffec 	b	40004ec8 <Uart1_Send_Byte+0x8>

40004f14 <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40004f14:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40004f18:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
40004f1c:	e35c0000 	cmp	ip, #0
40004f20:	0a00000d 	beq	40004f5c <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004f24:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40004f28:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004f2c:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40004f30:	e35c000a 	cmp	ip, #10
40004f34:	0a00000a 	beq	40004f64 <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004f38:	e5912010 	ldr	r2, [r1, #16]
40004f3c:	e3a03000 	mov	r3, #0
40004f40:	e3413381 	movt	r3, #4993	; 0x1381
40004f44:	e3120002 	tst	r2, #2
40004f48:	0afffffa 	beq	40004f38 <Uart1_Send_String+0x24>
	rUTXH1 = data;
40004f4c:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40004f50:	e5f0c001 	ldrb	ip, [r0, #1]!
40004f54:	e35c0000 	cmp	ip, #0
40004f58:	1afffff4 	bne	40004f30 <Uart1_Send_String+0x1c>
}
40004f5c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40004f60:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004f64:	e5912010 	ldr	r2, [r1, #16]
40004f68:	e3a03000 	mov	r3, #0
40004f6c:	e3413381 	movt	r3, #4993	; 0x1381
40004f70:	e3120002 	tst	r2, #2
40004f74:	0afffffa 	beq	40004f64 <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40004f78:	e5834020 	str	r4, [r3, #32]
40004f7c:	eaffffed 	b	40004f38 <Uart1_Send_String+0x24>

40004f80 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40004f80:	e1a0c00d 	mov	ip, sp
40004f84:	e92d000f 	push	{r0, r1, r2, r3}
40004f88:	e92dd810 	push	{r4, fp, ip, lr, pc}
40004f8c:	e24cb014 	sub	fp, ip, #20
40004f90:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40004f94:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
40004f98:	e1a02003 	mov	r2, r3
40004f9c:	e24b0f45 	sub	r0, fp, #276	; 0x114
40004fa0:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40004fa4:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
40004fa8:	eb000341 	bl	40005cb4 <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40004fac:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
40004fb0:	e3500000 	cmp	r0, #0
40004fb4:	0a00000e 	beq	40004ff4 <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004fb8:	e3a01000 	mov	r1, #0
40004fbc:	e24bcf45 	sub	ip, fp, #276	; 0x114
40004fc0:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
40004fc4:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40004fc8:	e350000a 	cmp	r0, #10
40004fcc:	0a00000a 	beq	40004ffc <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004fd0:	e5912010 	ldr	r2, [r1, #16]
40004fd4:	e3a03000 	mov	r3, #0
40004fd8:	e3413381 	movt	r3, #4993	; 0x1381
40004fdc:	e3120002 	tst	r2, #2
40004fe0:	0afffffa 	beq	40004fd0 <Uart1_Printf+0x50>
	rUTXH1 = data;
40004fe4:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40004fe8:	e5fc0001 	ldrb	r0, [ip, #1]!
40004fec:	e3500000 	cmp	r0, #0
40004ff0:	1afffff4 	bne	40004fc8 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
40004ff4:	e24bd010 	sub	sp, fp, #16
40004ff8:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004ffc:	e5912010 	ldr	r2, [r1, #16]
40005000:	e3a03000 	mov	r3, #0
40005004:	e3413381 	movt	r3, #4993	; 0x1381
40005008:	e3120002 	tst	r2, #2
4000500c:	0afffffa 	beq	40004ffc <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40005010:	e5834020 	str	r4, [r3, #32]
40005014:	eaffffed 	b	40004fd0 <Uart1_Printf+0x50>

40005018 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005018:	e3a01000 	mov	r1, #0
4000501c:	e3411381 	movt	r1, #4993	; 0x1381
40005020:	e5912010 	ldr	r2, [r1, #16]
40005024:	e3a03000 	mov	r3, #0
40005028:	e3413381 	movt	r3, #4993	; 0x1381
4000502c:	e3120001 	tst	r2, #1
40005030:	0afffffa 	beq	40005020 <Uart1_Get_Char+0x8>
	return rURXH1;
40005034:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005038:	e6ef0070 	uxtb	r0, r0
4000503c:	e12fff1e 	bx	lr

40005040 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005040:	e3a03000 	mov	r3, #0
40005044:	e3413381 	movt	r3, #4993	; 0x1381
40005048:	e5930010 	ldr	r0, [r3, #16]
4000504c:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005050:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40005054:	16ef0070 	uxtbne	r0, r0
}
40005058:	e12fff1e 	bx	lr

4000505c <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000505c:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005060:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005064:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005068:	e3a04000 	mov	r4, #0
4000506c:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005070:	e24cb004 	sub	fp, ip, #4
40005074:	e1a06000 	mov	r6, r0
40005078:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000507c:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40005080:	e3a00000 	mov	r0, #0
40005084:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005088:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000508c:	e18cc003 	orr	ip, ip, r3
40005090:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
40005094:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
40005098:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
4000509c:	ebfff3c9 	bl	40001fc8 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400050a0:	e5942038 	ldr	r2, [r4, #56]	; 0x38
400050a4:	e3550000 	cmp	r5, #0
400050a8:	13a03008 	movne	r3, #8
400050ac:	03a0300c 	moveq	r3, #12
400050b0:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
400050b4:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400050b8:	e3c2200f 	bic	r2, r2, #15
400050bc:	03a07002 	moveq	r7, #2
400050c0:	13a07000 	movne	r7, #0
400050c4:	e3560000 	cmp	r6, #0
400050c8:	11a06002 	movne	r6, r2
400050cc:	03826001 	orreq	r6, r2, #1
400050d0:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400050d4:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400050d8:	e1867007 	orr	r7, r6, r7
400050dc:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
400050e0:	1a000003 	bne	400050f4 <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400050e4:	e3a01055 	mov	r1, #85	; 0x55
	}
}
400050e8:	e24bd01c 	sub	sp, fp, #28
400050ec:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400050f0:	eafff35d 	b	40001e6c <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
400050f4:	e3a00000 	mov	r0, #0
400050f8:	e3a01055 	mov	r1, #85	; 0x55
400050fc:	e1a02000 	mov	r2, r0
40005100:	ebfff36c 	bl	40001eb8 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
40005104:	e3a00000 	mov	r0, #0
40005108:	e3a01055 	mov	r1, #85	; 0x55
4000510c:	ebfff343 	bl	40001e20 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40005110:	e3a00000 	mov	r0, #0
40005114:	e3a01055 	mov	r1, #85	; 0x55
40005118:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
4000511c:	e24bd01c 	sub	sp, fp, #28
40005120:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
40005124:	eafff384 	b	40001f3c <GIC_Set_Processor_Target>

40005128 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005128:	e1a0c00d 	mov	ip, sp
4000512c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005130:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005134:	e24cb004 	sub	fp, ip, #4
40005138:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000513c:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005140:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005144:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005148:	e5942010 	ldr	r2, [r4, #16]
4000514c:	e3a03000 	mov	r3, #0
40005150:	e3413381 	movt	r3, #4993	; 0x1381
40005154:	e3120001 	tst	r2, #1
40005158:	0afffffa 	beq	40005148 <Uart1_GetString+0x20>
	return rURXH1;
4000515c:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005160:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005164:	e351000d 	cmp	r1, #13
40005168:	0a00001a 	beq	400051d8 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
4000516c:	e3510008 	cmp	r1, #8
40005170:	0a000011 	beq	400051bc <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005174:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005178:	e5c51000 	strb	r1, [r5]
4000517c:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005180:	0a000006 	beq	400051a0 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005184:	e5942010 	ldr	r2, [r4, #16]
40005188:	e3a03000 	mov	r3, #0
4000518c:	e3413381 	movt	r3, #4993	; 0x1381
40005190:	e3120002 	tst	r2, #2
40005194:	0afffffa 	beq	40005184 <Uart1_GetString+0x5c>
	rUTXH1 = data;
40005198:	e5831020 	str	r1, [r3, #32]
4000519c:	eaffffe9 	b	40005148 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400051a0:	e5942010 	ldr	r2, [r4, #16]
400051a4:	e3a03000 	mov	r3, #0
400051a8:	e3413381 	movt	r3, #4993	; 0x1381
400051ac:	e3120002 	tst	r2, #2
400051b0:	0afffffa 	beq	400051a0 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
400051b4:	e5837020 	str	r7, [r3, #32]
400051b8:	eafffff1 	b	40005184 <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400051bc:	e1560005 	cmp	r6, r5
400051c0:	aaffffe0 	bge	40005148 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
400051c4:	e3060b04 	movw	r0, #27396	; 0x6b04
                string--;
400051c8:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400051cc:	e3440001 	movt	r0, #16385	; 0x4001
400051d0:	ebffff6a 	bl	40004f80 <Uart1_Printf>
400051d4:	eaffffdb 	b	40005148 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400051d8:	e3a02000 	mov	r2, #0
400051dc:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400051e0:	e5931010 	ldr	r1, [r3, #16]
400051e4:	e3a02000 	mov	r2, #0
400051e8:	e3412381 	movt	r2, #4993	; 0x1381
400051ec:	e3110002 	tst	r1, #2
400051f0:	0afffffa 	beq	400051e0 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400051f4:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400051f8:	e3a0300d 	mov	r3, #13
400051fc:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005200:	e5912010 	ldr	r2, [r1, #16]
40005204:	e3a03000 	mov	r3, #0
40005208:	e3413381 	movt	r3, #4993	; 0x1381
4000520c:	e3120002 	tst	r2, #2
40005210:	0afffffa 	beq	40005200 <Uart1_GetString+0xd8>
	rUTXH1 = data;
40005214:	e3a0200a 	mov	r2, #10
40005218:	e5832020 	str	r2, [r3, #32]
4000521c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40005220 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40005220:	e1a0c00d 	mov	ip, sp
40005224:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40005228:	e24cb004 	sub	fp, ip, #4
4000522c:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005230:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005234:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005238:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000523c:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005240:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005244:	e5942010 	ldr	r2, [r4, #16]
40005248:	e3a03000 	mov	r3, #0
4000524c:	e3413381 	movt	r3, #4993	; 0x1381
40005250:	e3120001 	tst	r2, #1
40005254:	0afffffa 	beq	40005244 <Uart1_GetIntNum+0x24>
	return rURXH1;
40005258:	e5931024 	ldr	r1, [r3, #36]	; 0x24
4000525c:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005260:	e351000d 	cmp	r1, #13
40005264:	0a00001a 	beq	400052d4 <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005268:	e3510008 	cmp	r1, #8
4000526c:	0a000011 	beq	400052b8 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005270:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005274:	e5c51000 	strb	r1, [r5]
40005278:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000527c:	0a000006 	beq	4000529c <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005280:	e5942010 	ldr	r2, [r4, #16]
40005284:	e3a03000 	mov	r3, #0
40005288:	e3413381 	movt	r3, #4993	; 0x1381
4000528c:	e3120002 	tst	r2, #2
40005290:	0afffffa 	beq	40005280 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
40005294:	e5831020 	str	r1, [r3, #32]
40005298:	eaffffe9 	b	40005244 <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000529c:	e5942010 	ldr	r2, [r4, #16]
400052a0:	e3a03000 	mov	r3, #0
400052a4:	e3413381 	movt	r3, #4993	; 0x1381
400052a8:	e3120002 	tst	r2, #2
400052ac:	0afffffa 	beq	4000529c <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
400052b0:	e5837020 	str	r7, [r3, #32]
400052b4:	eafffff1 	b	40005280 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400052b8:	e1550006 	cmp	r5, r6
400052bc:	daffffe0 	ble	40005244 <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
400052c0:	e3060b04 	movw	r0, #27396	; 0x6b04
                string--;
400052c4:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400052c8:	e3440001 	movt	r0, #16385	; 0x4001
400052cc:	ebffff2b 	bl	40004f80 <Uart1_Printf>
400052d0:	eaffffdb 	b	40005244 <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400052d4:	e3a02000 	mov	r2, #0
400052d8:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052dc:	e5931010 	ldr	r1, [r3, #16]
400052e0:	e3a02000 	mov	r2, #0
400052e4:	e3412381 	movt	r2, #4993	; 0x1381
400052e8:	e3110002 	tst	r1, #2
400052ec:	0afffffa 	beq	400052dc <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052f0:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400052f4:	e3a0300d 	mov	r3, #13
400052f8:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052fc:	e5912010 	ldr	r2, [r1, #16]
40005300:	e3a03000 	mov	r3, #0
40005304:	e3413381 	movt	r3, #4993	; 0x1381
40005308:	e3120002 	tst	r2, #2
4000530c:	0afffffa 	beq	400052fc <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40005310:	e3a0200a 	mov	r2, #10
40005314:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40005318:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
4000531c:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40005320:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
40005324:	03a04001 	moveq	r4, #1
        string++;
40005328:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
4000532c:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005330:	e3530030 	cmp	r3, #48	; 0x30
40005334:	0a00002f 	beq	400053f8 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005338:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000533c:	e1a00006 	mov	r0, r6
40005340:	eb0001b1 	bl	40005a0c <strlen>
40005344:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005348:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000534c:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005350:	ba00002f 	blt	40005414 <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40005354:	e7d63000 	ldrb	r3, [r6, r0]
40005358:	e20330df 	and	r3, r3, #223	; 0xdf
4000535c:	e3530048 	cmp	r3, #72	; 0x48
40005360:	1a00001c 	bne	400053d8 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40005364:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005368:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000536c:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005370:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005374:	0a000012 	beq	400053c4 <Uart1_GetIntNum+0x1a4>
40005378:	e3062e38 	movw	r2, #28216	; 0x6e38
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
4000537c:	e3a03000 	mov	r3, #0
40005380:	e3442001 	movt	r2, #16385	; 0x4001
40005384:	e1a0c003 	mov	ip, r3
40005388:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000538c:	e7d62003 	ldrb	r2, [r6, r3]
40005390:	e0871002 	add	r1, r7, r2
40005394:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005398:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000539c:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400053a0:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400053a4:	0a000003 	beq	400053b8 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
400053a8:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
400053ac:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
400053b0:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
400053b4:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
400053b8:	e2833001 	add	r3, r3, #1
400053bc:	e1550003 	cmp	r5, r3
400053c0:	aafffff1 	bge	4000538c <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
400053c4:	e3540000 	cmp	r4, #0
400053c8:	126c0000 	rsbne	r0, ip, #0
400053cc:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400053d0:	e24bd01c 	sub	sp, fp, #28
400053d4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400053d8:	e357000a 	cmp	r7, #10
400053dc:	1affffe5 	bne	40005378 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
400053e0:	e1a00006 	mov	r0, r6
400053e4:	eb00017c 	bl	400059dc <atoi>
        result = minus ? (-1*result):result;
400053e8:	e3540000 	cmp	r4, #0
400053ec:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
400053f0:	e24bd01c 	sub	sp, fp, #28
400053f4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
400053f8:	e5d63001 	ldrb	r3, [r6, #1]
400053fc:	e20330df 	and	r3, r3, #223	; 0xdf
40005400:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40005404:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005408:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
4000540c:	0affffca 	beq	4000533c <Uart1_GetIntNum+0x11c>
40005410:	eaffffc8 	b	40005338 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40005414:	e3e00000 	mvn	r0, #0
40005418:	eaffffec 	b	400053d0 <Uart1_GetIntNum+0x1b0>
4000541c:	e320f000 	nop	{0}

40005420 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
40005420:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
40005424:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40005428:	f102001f 	cps	#31
	mov 	sp, r1
4000542c:	e1a0d001 	mov	sp, r1
	blx		r0
40005430:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
40005434:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40005438:	e8bd8010 	pop	{r4, pc}

4000543c <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
4000543c:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40005440:	f102001f 	cps	#31
	mov 	r0, sp
40005444:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40005448:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
4000544c:	e12fff1e 	bx	lr

40005450 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005450:	e59f0040 	ldr	r0, [pc, #64]	; 40005498 <TLB_Type+0x8>
	bx 		lr
40005454:	e12fff1e 	bx	lr

40005458 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005458:	e59f003c 	ldr	r0, [pc, #60]	; 4000549c <TLB_Type+0xc>
	bx 		lr
4000545c:	e12fff1e 	bx	lr

40005460 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40005460:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
40005464:	e12fff1e 	bx	lr

40005468 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40005468:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
4000546c:	e12fff1e 	bx	lr

40005470 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40005470:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
40005474:	e12fff1e 	bx	lr

40005478 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40005478:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
4000547c:	e12fff1e 	bx	lr

40005480 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40005480:	e1a0000d 	mov	r0, sp
	bx 		lr
40005484:	e12fff1e 	bx	lr

40005488 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40005488:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
4000548c:	e12fff1e 	bx	lr

40005490 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40005490:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
40005494:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005498:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
4000549c:	43800000 	orrmi	r0, r0, #0

400054a0 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
400054a0:	f57ff04f 	dsb	sy
		        smc     #0
400054a4:	e1600070 	smc	0
		        isb
400054a8:	f57ff06f 	isb	sy
		        bx		lr
400054ac:	e12fff1e 	bx	lr

400054b0 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
400054b0:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
400054b4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400054b8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400054bc:	e12fff1e 	bx	lr

400054c0 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
400054c0:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
400054c4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400054c8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400054cc:	e12fff1e 	bx	lr

400054d0 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
400054d0:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
400054d4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400054d8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400054dc:	e12fff1e 	bx	lr

400054e0 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
400054e0:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
400054e4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400054e8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400054ec:	e12fff1e 	bx	lr

400054f0 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
400054f0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
400054f4:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400054f8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400054fc:	e12fff1e 	bx	lr

40005500 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005500:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
40005504:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005508:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
4000550c:	e12fff1e 	bx	lr

40005510 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
40005510:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
40005514:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005518:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
4000551c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
40005520:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005524:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005528:	e12fff1e 	bx	lr

4000552c <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
4000552c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40005530:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005534:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005538:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
4000553c:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005540:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005544:	e12fff1e 	bx	lr

40005548 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
40005548:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
4000554c:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005550:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005554:	e12fff1e 	bx	lr

40005558 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40005558:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
4000555c:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005560:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005564:	e12fff1e 	bx	lr

40005568 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40005568:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
4000556c:	e12fff1e 	bx	lr

40005570 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40005570:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40005574:	e12fff1e 	bx	lr

40005578 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40005578:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
4000557c:	e12fff1e 	bx	lr

40005580 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40005580:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
40005584:	e12fff1e 	bx	lr

40005588 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
40005588:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
4000558c:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40005590:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005594:	e12fff1e 	bx	lr

40005598 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
40005598:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
4000559c:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400055a0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400055a4:	e12fff1e 	bx	lr

400055a8 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
400055a8:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
400055ac:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400055b0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400055b4:	e12fff1e 	bx	lr

400055b8 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
400055b8:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
400055bc:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400055c0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400055c4:	e12fff1e 	bx	lr

400055c8 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
400055c8:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
400055cc:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
400055d0:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
400055d4:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
400055d8:	e12fff1e 	bx	lr

400055dc <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
400055dc:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400055e0:	e12fff1e 	bx	lr

400055e4 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
400055e4:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
400055e8:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
400055ec:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400055f0:	e12fff1e 	bx	lr

400055f4 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400055f4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
400055f8:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400055fc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005600:	e12fff1e 	bx	lr

40005604 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40005604:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40005608:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
4000560c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005610:	e12fff1e 	bx	lr

40005614 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40005614:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40005618:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
4000561c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005620:	e12fff1e 	bx	lr

40005624 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40005624:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40005628:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
4000562c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005630:	e12fff1e 	bx	lr

40005634 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40005634:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40005638:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
4000563c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005640:	e12fff1e 	bx	lr

40005644 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40005644:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40005648:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
4000564c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005650:	e12fff1e 	bx	lr

40005654 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40005654:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40005658:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
4000565c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005660:	e12fff1e 	bx	lr

40005664 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40005664:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40005668:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
4000566c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005670:	e12fff1e 	bx	lr

40005674 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40005674:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40005678:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
4000567c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005680:	e12fff1e 	bx	lr

40005684 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
40005684:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
40005688:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
4000568c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005690:	e12fff1e 	bx	lr

40005694 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40005694:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
40005698:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
4000569c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400056a0:	e12fff1e 	bx	lr

400056a4 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400056a4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
400056a8:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400056ac:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400056b0:	e12fff1e 	bx	lr

400056b4 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
400056b4:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
400056b8:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
400056bc:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400056c0:	e12fff1e 	bx	lr

400056c4 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
400056c4:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
400056c8:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
400056cc:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400056d0:	e12fff1e 	bx	lr

400056d4 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
400056d4:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                BX     lr
400056d8:	e12fff1e 	bx	lr

400056dc <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
400056dc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
400056e0:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
400056e4:	e12fff1e 	bx	lr

400056e8 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
400056e8:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
400056ec:	e12fff1e 	bx	lr

400056f0 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
400056f0:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
400056f4:	e12fff1e 	bx	lr

400056f8 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
400056f8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
400056fc:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40005700:	e12fff1e 	bx	lr

40005704 <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40005704:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40005708:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
4000570c:	f57ff04f 	dsb	sy
                BX     lr
40005710:	e12fff1e 	bx	lr

40005714 <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40005714:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40005718:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
4000571c:	f57ff04f 	dsb	sy
                BX     lr
40005720:	e12fff1e 	bx	lr

40005724 <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40005724:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40005728:	f57ff04f 	dsb	sy
                BX     lr
4000572c:	e12fff1e 	bx	lr

40005730 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40005730:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40005734:	f57ff04f 	dsb	sy
                BX     lr
40005738:	e12fff1e 	bx	lr

4000573c <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
4000573c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40005740:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40005744:	f57ff04f 	dsb	sy
                BX     lr
40005748:	e12fff1e 	bx	lr

4000574c <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
4000574c:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40005750:	f57ff04f 	dsb	sy
                BX     lr
40005754:	e12fff1e 	bx	lr

40005758 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40005758:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
4000575c:	f57ff04f 	dsb	sy
                BX     lr
40005760:	e12fff1e 	bx	lr

40005764 <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40005764:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40005768:	e12fff1e 	bx	lr

4000576c <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
4000576c:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40005770:	e12fff1e 	bx	lr

40005774 <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40005774:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40005778:	f57ff04f 	dsb	sy
                BX     lr
4000577c:	e12fff1e 	bx	lr

40005780 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40005780:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40005784:	f57ff04f 	dsb	sy
                BX     lr
40005788:	e12fff1e 	bx	lr

4000578c <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
4000578c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40005790:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40005794:	e12fff1e 	bx	lr

40005798 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
40005798:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
4000579c:	e12fff1e 	bx	lr

400057a0 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
400057a0:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
400057a4:	e12fff1e 	bx	lr

400057a8 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
400057a8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
400057ac:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
400057b0:	e12fff1e 	bx	lr

400057b4 <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
400057b4:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
400057b8:	e12fff1e 	bx	lr

400057bc <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
400057bc:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
400057c0:	e12fff1e 	bx	lr

400057c4 <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
400057c4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
400057c8:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
400057cc:	e12fff1e 	bx	lr

400057d0 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
400057d0:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
400057d4:	e12fff1e 	bx	lr

400057d8 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
400057d8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
400057dc:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
400057e0:	e12fff1e 	bx	lr

400057e4 <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
400057e4:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
400057e8:	e12fff1e 	bx	lr

400057ec <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
400057ec:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
400057f0:	e12fff1e 	bx	lr

400057f4 <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
400057f4:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
400057f8:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
400057fc:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005800:	e12fff1e 	bx	lr

40005804 <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005804:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005808:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
4000580c:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005810:	e12fff1e 	bx	lr

40005814 <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40005814:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40005818:	e12fff1e 	bx	lr

4000581c <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
4000581c:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40005820:	e12fff1e 	bx	lr

40005824 <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40005824:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40005828:	e12fff1e 	bx	lr

4000582c <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
4000582c:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40005830:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40005834:	e12fff1e 	bx	lr

40005838 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005838:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
4000583c:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005840:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40005844:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40005848:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
4000584c:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40005850:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40005854:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40005858:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
4000585c:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005860:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005864:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40005868:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
4000586c:	e3500003 	cmp	r0, #3
                BNE     1b
40005870:	1afffffc 	bne	40005868 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005874:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005878:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
4000587c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005880:	e3500000 	cmp	r0, #0
                BNE     2b
40005884:	1afffffc 	bne	4000587c <CoCopyToL2Cache+0x44>

                BX     lr
40005888:	e12fff1e 	bx	lr

4000588c <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
4000588c:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005890:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005894:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40005898:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
4000589c:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
400058a0:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
400058a4:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
400058a8:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400058ac:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
400058b0:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
400058b4:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
400058b8:	e3500003 	cmp	r0, #3
                BNE     1b
400058bc:	1afffffc 	bne	400058b4 <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400058c0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
400058c4:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
400058c8:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
400058cc:	e3500000 	cmp	r0, #0
                BNE     2b
400058d0:	1afffffc 	bne	400058c8 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
400058d4:	e12fff1e 	bx	lr

400058d8 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400058d8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
400058dc:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
400058e0:	e12fff1e 	bx	lr

400058e4 <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
400058e4:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
400058e8:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
400058ec:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
400058f0:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
400058f4:	e12fff1e 	bx	lr

400058f8 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
400058f8:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
400058fc:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40005900:	e12fff1e 	bx	lr

40005904 <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40005904:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40005908:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
4000590c:	e12fff1e 	bx	lr

40005910 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40005910:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40005914:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40005918:	e12fff1e 	bx	lr

4000591c <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
4000591c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40005920:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40005924:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40005928:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
4000592c:	0a00001b 	beq	400059a0 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40005930:	e3a0a000 	mov	sl, #0

40005934 <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40005934:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40005938:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
4000593c:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40005940:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40005944:	ba000012 	blt	40005994 <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40005948:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
4000594c:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40005950:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40005954:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40005958:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
4000595c:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40005960:	e59f403c 	ldr	r4, [pc, #60]	; 400059a4 <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40005964:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40005968:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
4000596c:	e59f7034 	ldr	r7, [pc, #52]	; 400059a8 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40005970:	e01776a1 	ands	r7, r7, r1, lsr #13

40005974 <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40005974:	e1a09004 	mov	r9, r4

40005978 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40005978:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
4000597c:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40005980:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40005984:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40005988:	aafffffa 	bge	40005978 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
4000598c:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40005990:	aafffff7 	bge	40005974 <Loop2>

40005994 <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40005994:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40005998:	e153000a 	cmp	r3, sl
                BGT     Loop1
4000599c:	caffffe4 	bgt	40005934 <Loop1>

400059a0 <Finished>:
Finished:
                POP     {r4-r10,pc}
400059a0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
400059a4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
400059a8:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

400059ac <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
400059ac:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
400059b0:	e12fff1e 	bx	lr

400059b4 <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
400059b4:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
400059b8:	e12fff1e 	bx	lr

400059bc <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
400059bc:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
400059c0:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
400059c4:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
400059c8:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
400059cc:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
400059d0:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
400059d4:	0afffffc 	beq	400059cc <CoSetMpll+0x10>
                BX     lr
400059d8:	e12fff1e 	bx	lr

400059dc <atoi>:
400059dc:	e92d4008 	push	{r3, lr}
400059e0:	e3a01000 	mov	r1, #0
400059e4:	e3a0200a 	mov	r2, #10
400059e8:	eb000093 	bl	40005c3c <strtol>
400059ec:	e8bd4008 	pop	{r3, lr}
400059f0:	e12fff1e 	bx	lr

400059f4 <_atoi_r>:
400059f4:	e92d4008 	push	{r3, lr}
400059f8:	e3a02000 	mov	r2, #0
400059fc:	e3a0300a 	mov	r3, #10
40005a00:	eb000019 	bl	40005a6c <_strtol_r>
40005a04:	e8bd4008 	pop	{r3, lr}
40005a08:	e12fff1e 	bx	lr

40005a0c <strlen>:
40005a0c:	e3c01003 	bic	r1, r0, #3
40005a10:	e2100003 	ands	r0, r0, #3
40005a14:	e2600000 	rsb	r0, r0, #0
40005a18:	e4913004 	ldr	r3, [r1], #4
40005a1c:	e280c004 	add	ip, r0, #4
40005a20:	e1a0c18c 	lsl	ip, ip, #3
40005a24:	e3e02000 	mvn	r2, #0
40005a28:	11833c32 	orrne	r3, r3, r2, lsr ip
40005a2c:	e3a0c001 	mov	ip, #1
40005a30:	e18cc40c 	orr	ip, ip, ip, lsl #8
40005a34:	e18cc80c 	orr	ip, ip, ip, lsl #16
40005a38:	e043200c 	sub	r2, r3, ip
40005a3c:	e1c22003 	bic	r2, r2, r3
40005a40:	e012238c 	ands	r2, r2, ip, lsl #7
40005a44:	04913004 	ldreq	r3, [r1], #4
40005a48:	02800004 	addeq	r0, r0, #4
40005a4c:	0afffff9 	beq	40005a38 <strlen+0x2c>
40005a50:	e31300ff 	tst	r3, #255	; 0xff
40005a54:	12800001 	addne	r0, r0, #1
40005a58:	13130cff 	tstne	r3, #65280	; 0xff00
40005a5c:	12800001 	addne	r0, r0, #1
40005a60:	131308ff 	tstne	r3, #16711680	; 0xff0000
40005a64:	12800001 	addne	r0, r0, #1
40005a68:	e12fff1e 	bx	lr

40005a6c <_strtol_r>:
40005a6c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005a70:	e59fc1c0 	ldr	ip, [pc, #448]	; 40005c38 <_strtol_r+0x1cc>
40005a74:	e24dd014 	sub	sp, sp, #20
40005a78:	e1a0b001 	mov	fp, r1
40005a7c:	e59c7000 	ldr	r7, [ip]
40005a80:	e58d000c 	str	r0, [sp, #12]
40005a84:	e1a08003 	mov	r8, r3
40005a88:	ea000000 	b	40005a90 <_strtol_r+0x24>
40005a8c:	e1a01004 	mov	r1, r4
40005a90:	e1a04001 	mov	r4, r1
40005a94:	e4d45001 	ldrb	r5, [r4], #1
40005a98:	e0873005 	add	r3, r7, r5
40005a9c:	e5d33001 	ldrb	r3, [r3, #1]
40005aa0:	e2133008 	ands	r3, r3, #8
40005aa4:	1afffff8 	bne	40005a8c <_strtol_r+0x20>
40005aa8:	e355002d 	cmp	r5, #45	; 0x2d
40005aac:	0a000051 	beq	40005bf8 <_strtol_r+0x18c>
40005ab0:	e355002b 	cmp	r5, #43	; 0x2b
40005ab4:	05d15001 	ldrbeq	r5, [r1, #1]
40005ab8:	02814002 	addeq	r4, r1, #2
40005abc:	e3d81010 	bics	r1, r8, #16
40005ac0:	1a000007 	bne	40005ae4 <_strtol_r+0x78>
40005ac4:	e2781001 	rsbs	r1, r8, #1
40005ac8:	33a01000 	movcc	r1, #0
40005acc:	e3550030 	cmp	r5, #48	; 0x30
40005ad0:	0a00004c 	beq	40005c08 <_strtol_r+0x19c>
40005ad4:	e3510000 	cmp	r1, #0
40005ad8:	13a0800a 	movne	r8, #10
40005adc:	11a0a008 	movne	sl, r8
40005ae0:	1a000000 	bne	40005ae8 <_strtol_r+0x7c>
40005ae4:	e1a0a008 	mov	sl, r8
40005ae8:	e3530000 	cmp	r3, #0
40005aec:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40005af0:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40005af4:	e1a00006 	mov	r0, r6
40005af8:	e1a0100a 	mov	r1, sl
40005afc:	e98d000c 	stmib	sp, {r2, r3}
40005b00:	eb001d07 	bl	4000cf24 <__aeabi_uidivmod>
40005b04:	e1a00006 	mov	r0, r6
40005b08:	e1a09001 	mov	r9, r1
40005b0c:	e3a06000 	mov	r6, #0
40005b10:	e1a0100a 	mov	r1, sl
40005b14:	eb001cc5 	bl	4000ce30 <__aeabi_uidiv>
40005b18:	e1a01006 	mov	r1, r6
40005b1c:	e99d000c 	ldmib	sp, {r2, r3}
40005b20:	ea000009 	b	40005b4c <_strtol_r+0xe0>
40005b24:	e1550009 	cmp	r5, r9
40005b28:	d3a0c000 	movle	ip, #0
40005b2c:	c3a0c001 	movgt	ip, #1
40005b30:	e1510000 	cmp	r1, r0
40005b34:	13a0c000 	movne	ip, #0
40005b38:	e35c0000 	cmp	ip, #0
40005b3c:	1a000014 	bne	40005b94 <_strtol_r+0x128>
40005b40:	e021519a 	mla	r1, sl, r1, r5
40005b44:	e3a06001 	mov	r6, #1
40005b48:	e4d45001 	ldrb	r5, [r4], #1
40005b4c:	e087c005 	add	ip, r7, r5
40005b50:	e5dcc001 	ldrb	ip, [ip, #1]
40005b54:	e31c0004 	tst	ip, #4
40005b58:	12455030 	subne	r5, r5, #48	; 0x30
40005b5c:	1a000005 	bne	40005b78 <_strtol_r+0x10c>
40005b60:	e21cc003 	ands	ip, ip, #3
40005b64:	0a00000c 	beq	40005b9c <_strtol_r+0x130>
40005b68:	e35c0001 	cmp	ip, #1
40005b6c:	13a0c057 	movne	ip, #87	; 0x57
40005b70:	03a0c037 	moveq	ip, #55	; 0x37
40005b74:	e06c5005 	rsb	r5, ip, r5
40005b78:	e1580005 	cmp	r8, r5
40005b7c:	da000006 	ble	40005b9c <_strtol_r+0x130>
40005b80:	e1510000 	cmp	r1, r0
40005b84:	93a0c000 	movls	ip, #0
40005b88:	83a0c001 	movhi	ip, #1
40005b8c:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40005b90:	0affffe3 	beq	40005b24 <_strtol_r+0xb8>
40005b94:	e3e06000 	mvn	r6, #0
40005b98:	eaffffea 	b	40005b48 <_strtol_r+0xdc>
40005b9c:	e3760001 	cmn	r6, #1
40005ba0:	0a00000a 	beq	40005bd0 <_strtol_r+0x164>
40005ba4:	e3530000 	cmp	r3, #0
40005ba8:	12611000 	rsbne	r1, r1, #0
40005bac:	e3520000 	cmp	r2, #0
40005bb0:	e1a00001 	mov	r0, r1
40005bb4:	0a000002 	beq	40005bc4 <_strtol_r+0x158>
40005bb8:	e3560000 	cmp	r6, #0
40005bbc:	1a00000b 	bne	40005bf0 <_strtol_r+0x184>
40005bc0:	e582b000 	str	fp, [r2]
40005bc4:	e28dd014 	add	sp, sp, #20
40005bc8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005bcc:	e12fff1e 	bx	lr
40005bd0:	e3530000 	cmp	r3, #0
40005bd4:	e59d100c 	ldr	r1, [sp, #12]
40005bd8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40005bdc:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40005be0:	e3a03022 	mov	r3, #34	; 0x22
40005be4:	e3520000 	cmp	r2, #0
40005be8:	e5813000 	str	r3, [r1]
40005bec:	0afffff4 	beq	40005bc4 <_strtol_r+0x158>
40005bf0:	e244b001 	sub	fp, r4, #1
40005bf4:	eafffff1 	b	40005bc0 <_strtol_r+0x154>
40005bf8:	e2814002 	add	r4, r1, #2
40005bfc:	e5d15001 	ldrb	r5, [r1, #1]
40005c00:	e3a03001 	mov	r3, #1
40005c04:	eaffffac 	b	40005abc <_strtol_r+0x50>
40005c08:	e5d40000 	ldrb	r0, [r4]
40005c0c:	e20000df 	and	r0, r0, #223	; 0xdf
40005c10:	e3500058 	cmp	r0, #88	; 0x58
40005c14:	0a000002 	beq	40005c24 <_strtol_r+0x1b8>
40005c18:	e3510000 	cmp	r1, #0
40005c1c:	13a08008 	movne	r8, #8
40005c20:	eaffffaf 	b	40005ae4 <_strtol_r+0x78>
40005c24:	e3a08010 	mov	r8, #16
40005c28:	e5d45001 	ldrb	r5, [r4, #1]
40005c2c:	e1a0a008 	mov	sl, r8
40005c30:	e2844002 	add	r4, r4, #2
40005c34:	eaffffab 	b	40005ae8 <_strtol_r+0x7c>
40005c38:	40016e38 	andmi	r6, r1, r8, lsr lr

40005c3c <strtol>:
40005c3c:	e59fc01c 	ldr	ip, [pc, #28]	; 40005c60 <strtol+0x24>
40005c40:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005c44:	e1a04001 	mov	r4, r1
40005c48:	e1a03002 	mov	r3, r2
40005c4c:	e1a01000 	mov	r1, r0
40005c50:	e1a02004 	mov	r2, r4
40005c54:	e59c0000 	ldr	r0, [ip]
40005c58:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005c5c:	eaffff82 	b	40005a6c <_strtol_r>
40005c60:	40016e40 	andmi	r6, r1, r0, asr #28

40005c64 <_vsprintf_r>:
40005c64:	e92d4030 	push	{r4, r5, lr}
40005c68:	e24dd06c 	sub	sp, sp, #108	; 0x6c
40005c6c:	e1a0e001 	mov	lr, r1
40005c70:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
40005c74:	e3a05f82 	mov	r5, #520	; 0x208
40005c78:	e3e04000 	mvn	r4, #0
40005c7c:	e1a0100d 	mov	r1, sp
40005c80:	e58de000 	str	lr, [sp]
40005c84:	e58de010 	str	lr, [sp, #16]
40005c88:	e1cd50bc 	strh	r5, [sp, #12]
40005c8c:	e58dc008 	str	ip, [sp, #8]
40005c90:	e58dc014 	str	ip, [sp, #20]
40005c94:	e1cd40be 	strh	r4, [sp, #14]
40005c98:	eb00000f 	bl	40005cdc <_svfprintf_r>
40005c9c:	e59d3000 	ldr	r3, [sp]
40005ca0:	e3a02000 	mov	r2, #0
40005ca4:	e5c32000 	strb	r2, [r3]
40005ca8:	e28dd06c 	add	sp, sp, #108	; 0x6c
40005cac:	e8bd4030 	pop	{r4, r5, lr}
40005cb0:	e12fff1e 	bx	lr

40005cb4 <vsprintf>:
40005cb4:	e59fc01c 	ldr	ip, [pc, #28]	; 40005cd8 <vsprintf+0x24>
40005cb8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005cbc:	e1a04001 	mov	r4, r1
40005cc0:	e1a03002 	mov	r3, r2
40005cc4:	e1a01000 	mov	r1, r0
40005cc8:	e1a02004 	mov	r2, r4
40005ccc:	e59c0000 	ldr	r0, [ip]
40005cd0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005cd4:	eaffffe2 	b	40005c64 <_vsprintf_r>
40005cd8:	40016e40 	andmi	r6, r1, r0, asr #28

40005cdc <_svfprintf_r>:
40005cdc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ce0:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40005ce4:	e58d3048 	str	r3, [sp, #72]	; 0x48
40005ce8:	e58d1030 	str	r1, [sp, #48]	; 0x30
40005cec:	e58d2024 	str	r2, [sp, #36]	; 0x24
40005cf0:	e58d0038 	str	r0, [sp, #56]	; 0x38
40005cf4:	eb000e19 	bl	40009560 <_localeconv_r>
40005cf8:	e5900000 	ldr	r0, [r0]
40005cfc:	e58d0054 	str	r0, [sp, #84]	; 0x54
40005d00:	ebffff41 	bl	40005a0c <strlen>
40005d04:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40005d08:	e1d430bc 	ldrh	r3, [r4, #12]
40005d0c:	e3130080 	tst	r3, #128	; 0x80
40005d10:	e58d0060 	str	r0, [sp, #96]	; 0x60
40005d14:	0a000002 	beq	40005d24 <_svfprintf_r+0x48>
40005d18:	e5943010 	ldr	r3, [r4, #16]
40005d1c:	e3530000 	cmp	r3, #0
40005d20:	0a000651 	beq	4000766c <_svfprintf_r+0x1990>
40005d24:	e3a03000 	mov	r3, #0
40005d28:	e28d40c8 	add	r4, sp, #200	; 0xc8
40005d2c:	e59fcf94 	ldr	ip, [pc, #3988]	; 40006cc8 <_svfprintf_r+0xfec>
40005d30:	e58d401c 	str	r4, [sp, #28]
40005d34:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40005d38:	e58d3098 	str	r3, [sp, #152]	; 0x98
40005d3c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40005d40:	e58d4094 	str	r4, [sp, #148]	; 0x94
40005d44:	e58d3058 	str	r3, [sp, #88]	; 0x58
40005d48:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40005d4c:	e58d3068 	str	r3, [sp, #104]	; 0x68
40005d50:	e58d3064 	str	r3, [sp, #100]	; 0x64
40005d54:	e58d3040 	str	r3, [sp, #64]	; 0x40
40005d58:	e1a07004 	mov	r7, r4
40005d5c:	e28c9010 	add	r9, ip, #16
40005d60:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40005d64:	e5d43000 	ldrb	r3, [r4]
40005d68:	e3530025 	cmp	r3, #37	; 0x25
40005d6c:	13530000 	cmpne	r3, #0
40005d70:	0a0000a2 	beq	40006000 <_svfprintf_r+0x324>
40005d74:	e2843001 	add	r3, r4, #1
40005d78:	e1a04003 	mov	r4, r3
40005d7c:	e5d33000 	ldrb	r3, [r3]
40005d80:	e3530025 	cmp	r3, #37	; 0x25
40005d84:	13530000 	cmpne	r3, #0
40005d88:	e2843001 	add	r3, r4, #1
40005d8c:	1afffff9 	bne	40005d78 <_svfprintf_r+0x9c>
40005d90:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40005d94:	e054500c 	subs	r5, r4, ip
40005d98:	0a00000d 	beq	40005dd4 <_svfprintf_r+0xf8>
40005d9c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40005da0:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40005da4:	e2833001 	add	r3, r3, #1
40005da8:	e3530007 	cmp	r3, #7
40005dac:	e0822005 	add	r2, r2, r5
40005db0:	e587c000 	str	ip, [r7]
40005db4:	e5875004 	str	r5, [r7, #4]
40005db8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40005dbc:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40005dc0:	d2877008 	addle	r7, r7, #8
40005dc4:	ca000077 	bgt	40005fa8 <_svfprintf_r+0x2cc>
40005dc8:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40005dcc:	e08cc005 	add	ip, ip, r5
40005dd0:	e58dc040 	str	ip, [sp, #64]	; 0x40
40005dd4:	e5d43000 	ldrb	r3, [r4]
40005dd8:	e3530000 	cmp	r3, #0
40005ddc:	0a000079 	beq	40005fc8 <_svfprintf_r+0x2ec>
40005de0:	e2845001 	add	r5, r4, #1
40005de4:	e3e0c000 	mvn	ip, #0
40005de8:	e3a03000 	mov	r3, #0
40005dec:	e58d5024 	str	r5, [sp, #36]	; 0x24
40005df0:	e5d48001 	ldrb	r8, [r4, #1]
40005df4:	e58dc028 	str	ip, [sp, #40]	; 0x28
40005df8:	e1a02003 	mov	r2, r3
40005dfc:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40005e00:	e58d3044 	str	r3, [sp, #68]	; 0x44
40005e04:	e58d3020 	str	r3, [sp, #32]
40005e08:	e1a03005 	mov	r3, r5
40005e0c:	e2833001 	add	r3, r3, #1
40005e10:	e2481020 	sub	r1, r8, #32
40005e14:	e3510058 	cmp	r1, #88	; 0x58
40005e18:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40005e1c:	ea000262 	b	400067ac <_svfprintf_r+0xad0>
40005e20:	4000664c 	andmi	r6, r0, ip, asr #12
40005e24:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e28:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e2c:	4000665c 	andmi	r6, r0, ip, asr r6
40005e30:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e34:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e38:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e3c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e40:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e44:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e48:	40006670 	andmi	r6, r0, r0, ror r6
40005e4c:	40006574 	andmi	r6, r0, r4, ror r5
40005e50:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e54:	40005f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
40005e58:	40006290 	mulmi	r0, r0, r2
40005e5c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e60:	40006768 	andmi	r6, r0, r8, ror #14
40005e64:	4000677c 	andmi	r6, r0, ip, ror r7
40005e68:	4000677c 	andmi	r6, r0, ip, ror r7
40005e6c:	4000677c 	andmi	r6, r0, ip, ror r7
40005e70:	4000677c 	andmi	r6, r0, ip, ror r7
40005e74:	4000677c 	andmi	r6, r0, ip, ror r7
40005e78:	4000677c 	andmi	r6, r0, ip, ror r7
40005e7c:	4000677c 	andmi	r6, r0, ip, ror r7
40005e80:	4000677c 	andmi	r6, r0, ip, ror r7
40005e84:	4000677c 	andmi	r6, r0, ip, ror r7
40005e88:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e8c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e90:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e94:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e98:	400067ac 	andmi	r6, r0, ip, lsr #15
40005e9c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ea0:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ea4:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ea8:	400067ac 	andmi	r6, r0, ip, lsr #15
40005eac:	400067ac 	andmi	r6, r0, ip, lsr #15
40005eb0:	40006334 	andmi	r6, r0, r4, lsr r3
40005eb4:	4000638c 	andmi	r6, r0, ip, lsl #7
40005eb8:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ebc:	4000638c 	andmi	r6, r0, ip, lsl #7
40005ec0:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ec4:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ec8:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ecc:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ed0:	40006434 	andmi	r6, r0, r4, lsr r4
40005ed4:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ed8:	400067ac 	andmi	r6, r0, ip, lsr #15
40005edc:	40006448 	andmi	r6, r0, r8, asr #8
40005ee0:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ee4:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ee8:	400067ac 	andmi	r6, r0, ip, lsr #15
40005eec:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ef0:	400067ac 	andmi	r6, r0, ip, lsr #15
40005ef4:	400062e4 	andmi	r6, r0, r4, ror #5
40005ef8:	400067ac 	andmi	r6, r0, ip, lsr #15
40005efc:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f00:	400066dc 	ldrdmi	r6, [r0], -ip
40005f04:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f08:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f0c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f10:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f14:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f18:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f1c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f20:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f24:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f28:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f2c:	40006698 	mulmi	r0, r8, r6
40005f30:	40006728 	andmi	r6, r0, r8, lsr #14
40005f34:	4000638c 	andmi	r6, r0, ip, lsl #7
40005f38:	4000638c 	andmi	r6, r0, ip, lsl #7
40005f3c:	4000638c 	andmi	r6, r0, ip, lsl #7
40005f40:	40006638 	andmi	r6, r0, r8, lsr r6
40005f44:	40006728 	andmi	r6, r0, r8, lsr #14
40005f48:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f4c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f50:	40006580 	andmi	r6, r0, r0, lsl #11
40005f54:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f58:	400065b0 			; <UNDEFINED> instruction: 0x400065b0
40005f5c:	40006260 	andmi	r6, r0, r0, ror #4
40005f60:	400065f0 	strdmi	r6, [r0], -r0
40005f64:	40006488 	andmi	r6, r0, r8, lsl #9
40005f68:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f6c:	4000649c 	mulmi	r0, ip, r4
40005f70:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f74:	40006008 	andmi	r6, r0, r8
40005f78:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f7c:	400067ac 	andmi	r6, r0, ip, lsr #15
40005f80:	40006510 	andmi	r6, r0, r0, lsl r5
40005f84:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
40005f88:	e2655000 	rsb	r5, r5, #0
40005f8c:	e58d5044 	str	r5, [sp, #68]	; 0x44
40005f90:	e58d1048 	str	r1, [sp, #72]	; 0x48
40005f94:	e59dc020 	ldr	ip, [sp, #32]
40005f98:	e38cc004 	orr	ip, ip, #4
40005f9c:	e58dc020 	str	ip, [sp, #32]
40005fa0:	e5d38000 	ldrb	r8, [r3]
40005fa4:	eaffff98 	b	40005e0c <_svfprintf_r+0x130>
40005fa8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40005fac:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40005fb0:	e28d2094 	add	r2, sp, #148	; 0x94
40005fb4:	eb0013c6 	bl	4000aed4 <__ssprint_r>
40005fb8:	e3500000 	cmp	r0, #0
40005fbc:	1a000007 	bne	40005fe0 <_svfprintf_r+0x304>
40005fc0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40005fc4:	eaffff7f 	b	40005dc8 <_svfprintf_r+0xec>
40005fc8:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
40005fcc:	e3530000 	cmp	r3, #0
40005fd0:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
40005fd4:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
40005fd8:	128d2094 	addne	r2, sp, #148	; 0x94
40005fdc:	1b0013bc 	blne	4000aed4 <__ssprint_r>
40005fe0:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40005fe4:	e1d430bc 	ldrh	r3, [r4, #12]
40005fe8:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
40005fec:	e3130040 	tst	r3, #64	; 0x40
40005ff0:	13e00000 	mvnne	r0, #0
40005ff4:	e28ddf43 	add	sp, sp, #268	; 0x10c
40005ff8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ffc:	e12fff1e 	bx	lr
40006000:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40006004:	eaffff72 	b	40005dd4 <_svfprintf_r+0xf8>
40006008:	e59d5020 	ldr	r5, [sp, #32]
4000600c:	e3150020 	tst	r5, #32
40006010:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006014:	0a0000b9 	beq	40006300 <_svfprintf_r+0x624>
40006018:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000601c:	e28c3007 	add	r3, ip, #7
40006020:	e3c33007 	bic	r3, r3, #7
40006024:	e2834008 	add	r4, r3, #8
40006028:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000602c:	e8930030 	ldm	r3, {r4, r5}
40006030:	e3a03001 	mov	r3, #1
40006034:	e3a0a000 	mov	sl, #0
40006038:	e5cda077 	strb	sl, [sp, #119]	; 0x77
4000603c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006040:	e35c0000 	cmp	ip, #0
40006044:	a59dc020 	ldrge	ip, [sp, #32]
40006048:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000604c:	a58dc020 	strge	ip, [sp, #32]
40006050:	e1940005 	orrs	r0, r4, r5
40006054:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006058:	03a02000 	moveq	r2, #0
4000605c:	13a02001 	movne	r2, #1
40006060:	e35c0000 	cmp	ip, #0
40006064:	13822001 	orrne	r2, r2, #1
40006068:	e3520000 	cmp	r2, #0
4000606c:	0a0002cb 	beq	40006ba0 <_svfprintf_r+0xec4>
40006070:	e3530001 	cmp	r3, #1
40006074:	0a0003b1 	beq	40006f40 <_svfprintf_r+0x1264>
40006078:	e3530002 	cmp	r3, #2
4000607c:	e28d20c7 	add	r2, sp, #199	; 0xc7
40006080:	1a00005b 	bne	400061f4 <_svfprintf_r+0x518>
40006084:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
40006088:	e1a03224 	lsr	r3, r4, #4
4000608c:	e204000f 	and	r0, r4, #15
40006090:	e1833e05 	orr	r3, r3, r5, lsl #28
40006094:	e1a01225 	lsr	r1, r5, #4
40006098:	e1a04003 	mov	r4, r3
4000609c:	e1a05001 	mov	r5, r1
400060a0:	e7dc3000 	ldrb	r3, [ip, r0]
400060a4:	e1940005 	orrs	r0, r4, r5
400060a8:	e1a06002 	mov	r6, r2
400060ac:	e5c23000 	strb	r3, [r2]
400060b0:	e2422001 	sub	r2, r2, #1
400060b4:	1afffff3 	bne	40006088 <_svfprintf_r+0x3ac>
400060b8:	e59d301c 	ldr	r3, [sp, #28]
400060bc:	e0663003 	rsb	r3, r6, r3
400060c0:	e58d3034 	str	r3, [sp, #52]	; 0x34
400060c4:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400060c8:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400060cc:	e3a05000 	mov	r5, #0
400060d0:	e15c0004 	cmp	ip, r4
400060d4:	b1a0c004 	movlt	ip, r4
400060d8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400060dc:	e58d5050 	str	r5, [sp, #80]	; 0x50
400060e0:	e35a0000 	cmp	sl, #0
400060e4:	0a000002 	beq	400060f4 <_svfprintf_r+0x418>
400060e8:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
400060ec:	e2844001 	add	r4, r4, #1
400060f0:	e58d402c 	str	r4, [sp, #44]	; 0x2c
400060f4:	e59d5020 	ldr	r5, [sp, #32]
400060f8:	e215b002 	ands	fp, r5, #2
400060fc:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40006100:	e59d3020 	ldr	r3, [sp, #32]
40006104:	128cc002 	addne	ip, ip, #2
40006108:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
4000610c:	e2133084 	ands	r3, r3, #132	; 0x84
40006110:	e58d304c 	str	r3, [sp, #76]	; 0x4c
40006114:	1a0001ae 	bne	400067d4 <_svfprintf_r+0xaf8>
40006118:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
4000611c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006120:	e06c5004 	rsb	r5, ip, r4
40006124:	e3550000 	cmp	r5, #0
40006128:	da0001a9 	ble	400067d4 <_svfprintf_r+0xaf8>
4000612c:	e3550010 	cmp	r5, #16
40006130:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006134:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006138:	e59fab88 	ldr	sl, [pc, #2952]	; 40006cc8 <_svfprintf_r+0xfec>
4000613c:	da000021 	ble	400061c8 <_svfprintf_r+0x4ec>
40006140:	e58d606c 	str	r6, [sp, #108]	; 0x6c
40006144:	e1a00007 	mov	r0, r7
40006148:	e3a04010 	mov	r4, #16
4000614c:	e1a07005 	mov	r7, r5
40006150:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40006154:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40006158:	ea000002 	b	40006168 <_svfprintf_r+0x48c>
4000615c:	e2477010 	sub	r7, r7, #16
40006160:	e3570010 	cmp	r7, #16
40006164:	da000014 	ble	400061bc <_svfprintf_r+0x4e0>
40006168:	e2822001 	add	r2, r2, #1
4000616c:	e59f3b54 	ldr	r3, [pc, #2900]	; 40006cc8 <_svfprintf_r+0xfec>
40006170:	e3520007 	cmp	r2, #7
40006174:	e2811010 	add	r1, r1, #16
40006178:	e8800018 	stm	r0, {r3, r4}
4000617c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006180:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006184:	d2800008 	addle	r0, r0, #8
40006188:	dafffff3 	ble	4000615c <_svfprintf_r+0x480>
4000618c:	e1a00005 	mov	r0, r5
40006190:	e1a01006 	mov	r1, r6
40006194:	e28d2094 	add	r2, sp, #148	; 0x94
40006198:	eb00134d 	bl	4000aed4 <__ssprint_r>
4000619c:	e3500000 	cmp	r0, #0
400061a0:	1affff8e 	bne	40005fe0 <_svfprintf_r+0x304>
400061a4:	e2477010 	sub	r7, r7, #16
400061a8:	e3570010 	cmp	r7, #16
400061ac:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400061b0:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400061b4:	e28d00c8 	add	r0, sp, #200	; 0xc8
400061b8:	caffffea 	bgt	40006168 <_svfprintf_r+0x48c>
400061bc:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
400061c0:	e1a05007 	mov	r5, r7
400061c4:	e1a07000 	mov	r7, r0
400061c8:	e2822001 	add	r2, r2, #1
400061cc:	e0854001 	add	r4, r5, r1
400061d0:	e3520007 	cmp	r2, #7
400061d4:	e58d2098 	str	r2, [sp, #152]	; 0x98
400061d8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400061dc:	e587a000 	str	sl, [r7]
400061e0:	e5875004 	str	r5, [r7, #4]
400061e4:	ca00035f 	bgt	40006f68 <_svfprintf_r+0x128c>
400061e8:	e2877008 	add	r7, r7, #8
400061ec:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400061f0:	ea000178 	b	400067d8 <_svfprintf_r+0xafc>
400061f4:	e1a031a4 	lsr	r3, r4, #3
400061f8:	e1833e85 	orr	r3, r3, r5, lsl #29
400061fc:	e1a001a5 	lsr	r0, r5, #3
40006200:	e2041007 	and	r1, r4, #7
40006204:	e1a05000 	mov	r5, r0
40006208:	e1a04003 	mov	r4, r3
4000620c:	e1940005 	orrs	r0, r4, r5
40006210:	e2813030 	add	r3, r1, #48	; 0x30
40006214:	e1a06002 	mov	r6, r2
40006218:	e5c23000 	strb	r3, [r2]
4000621c:	e2422001 	sub	r2, r2, #1
40006220:	1afffff3 	bne	400061f4 <_svfprintf_r+0x518>
40006224:	e59d4020 	ldr	r4, [sp, #32]
40006228:	e3140001 	tst	r4, #1
4000622c:	e1a01006 	mov	r1, r6
40006230:	0a000348 	beq	40006f58 <_svfprintf_r+0x127c>
40006234:	e3530030 	cmp	r3, #48	; 0x30
40006238:	059dc01c 	ldreq	ip, [sp, #28]
4000623c:	159d401c 	ldrne	r4, [sp, #28]
40006240:	11a06002 	movne	r6, r2
40006244:	0066c00c 	rsbeq	ip, r6, ip
40006248:	13a03030 	movne	r3, #48	; 0x30
4000624c:	10664004 	rsbne	r4, r6, r4
40006250:	058dc034 	streq	ip, [sp, #52]	; 0x34
40006254:	158d4034 	strne	r4, [sp, #52]	; 0x34
40006258:	15413001 	strbne	r3, [r1, #-1]
4000625c:	eaffff98 	b	400060c4 <_svfprintf_r+0x3e8>
40006260:	e59dc020 	ldr	ip, [sp, #32]
40006264:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006268:	e21c3020 	ands	r3, ip, #32
4000626c:	0a00007c 	beq	40006464 <_svfprintf_r+0x788>
40006270:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006274:	e2843007 	add	r3, r4, #7
40006278:	e3c33007 	bic	r3, r3, #7
4000627c:	e2835008 	add	r5, r3, #8
40006280:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006284:	e8930030 	ldm	r3, {r4, r5}
40006288:	e3a03000 	mov	r3, #0
4000628c:	eaffff68 	b	40006034 <_svfprintf_r+0x358>
40006290:	e5d38000 	ldrb	r8, [r3]
40006294:	e358002a 	cmp	r8, #42	; 0x2a
40006298:	e2830001 	add	r0, r3, #1
4000629c:	0a00063c 	beq	40007b94 <_svfprintf_r+0x1eb8>
400062a0:	e2481030 	sub	r1, r8, #48	; 0x30
400062a4:	e3510009 	cmp	r1, #9
400062a8:	83a04000 	movhi	r4, #0
400062ac:	81a03000 	movhi	r3, r0
400062b0:	858d4028 	strhi	r4, [sp, #40]	; 0x28
400062b4:	8afffed5 	bhi	40005e10 <_svfprintf_r+0x134>
400062b8:	e3a03000 	mov	r3, #0
400062bc:	e4d08001 	ldrb	r8, [r0], #1
400062c0:	e0833103 	add	r3, r3, r3, lsl #2
400062c4:	e0813083 	add	r3, r1, r3, lsl #1
400062c8:	e2481030 	sub	r1, r8, #48	; 0x30
400062cc:	e3510009 	cmp	r1, #9
400062d0:	9afffff9 	bls	400062bc <_svfprintf_r+0x5e0>
400062d4:	e1833fc3 	orr	r3, r3, r3, asr #31
400062d8:	e58d3028 	str	r3, [sp, #40]	; 0x28
400062dc:	e1a03000 	mov	r3, r0
400062e0:	eafffeca 	b	40005e10 <_svfprintf_r+0x134>
400062e4:	e59d4020 	ldr	r4, [sp, #32]
400062e8:	e3844010 	orr	r4, r4, #16
400062ec:	e58d4020 	str	r4, [sp, #32]
400062f0:	e59d5020 	ldr	r5, [sp, #32]
400062f4:	e3150020 	tst	r5, #32
400062f8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400062fc:	1affff45 	bne	40006018 <_svfprintf_r+0x33c>
40006300:	e59d5020 	ldr	r5, [sp, #32]
40006304:	e3150010 	tst	r5, #16
40006308:	1a00035d 	bne	40007084 <_svfprintf_r+0x13a8>
4000630c:	e59d4020 	ldr	r4, [sp, #32]
40006310:	e3140040 	tst	r4, #64	; 0x40
40006314:	0a00035a 	beq	40007084 <_svfprintf_r+0x13a8>
40006318:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000631c:	e1d540b0 	ldrh	r4, [r5]
40006320:	e2855004 	add	r5, r5, #4
40006324:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006328:	e3a03001 	mov	r3, #1
4000632c:	e3a05000 	mov	r5, #0
40006330:	eaffff3f 	b	40006034 <_svfprintf_r+0x358>
40006334:	e59d5020 	ldr	r5, [sp, #32]
40006338:	e3855010 	orr	r5, r5, #16
4000633c:	e58d5020 	str	r5, [sp, #32]
40006340:	e59dc020 	ldr	ip, [sp, #32]
40006344:	e31c0020 	tst	ip, #32
40006348:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000634c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006350:	0a0000f9 	beq	4000673c <_svfprintf_r+0xa60>
40006354:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006358:	e2841007 	add	r1, r4, #7
4000635c:	e3c11007 	bic	r1, r1, #7
40006360:	e891000c 	ldm	r1, {r2, r3}
40006364:	e2811008 	add	r1, r1, #8
40006368:	e58d1048 	str	r1, [sp, #72]	; 0x48
4000636c:	e1a04002 	mov	r4, r2
40006370:	e1a05003 	mov	r5, r3
40006374:	e3520000 	cmp	r2, #0
40006378:	e2d30000 	sbcs	r0, r3, #0
4000637c:	ba0003e4 	blt	40007314 <_svfprintf_r+0x1638>
40006380:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006384:	e3a03001 	mov	r3, #1
40006388:	eaffff2b 	b	4000603c <_svfprintf_r+0x360>
4000638c:	e59d4020 	ldr	r4, [sp, #32]
40006390:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006394:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006398:	e3140008 	tst	r4, #8
4000639c:	e2853007 	add	r3, r5, #7
400063a0:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400063a4:	e3c33007 	bic	r3, r3, #7
400063a8:	0a0003f0 	beq	40007370 <_svfprintf_r+0x1694>
400063ac:	e283c008 	add	ip, r3, #8
400063b0:	e5934000 	ldr	r4, [r3]
400063b4:	e5933004 	ldr	r3, [r3, #4]
400063b8:	e58dc048 	str	ip, [sp, #72]	; 0x48
400063bc:	e58d4058 	str	r4, [sp, #88]	; 0x58
400063c0:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400063c4:	e28d0058 	add	r0, sp, #88	; 0x58
400063c8:	e8900003 	ldm	r0, {r0, r1}
400063cc:	eb001208 	bl	4000abf4 <__fpclassifyd>
400063d0:	e3500001 	cmp	r0, #1
400063d4:	e28d0058 	add	r0, sp, #88	; 0x58
400063d8:	e8900003 	ldm	r0, {r0, r1}
400063dc:	1a0003d2 	bne	4000732c <_svfprintf_r+0x1650>
400063e0:	e3a03000 	mov	r3, #0
400063e4:	e3a02000 	mov	r2, #0
400063e8:	eb001d3d 	bl	4000d8e4 <__aeabi_dcmplt>
400063ec:	e59d4020 	ldr	r4, [sp, #32]
400063f0:	e3500000 	cmp	r0, #0
400063f4:	13a0a02d 	movne	sl, #45	; 0x2d
400063f8:	e59f38cc 	ldr	r3, [pc, #2252]	; 40006ccc <_svfprintf_r+0xff0>
400063fc:	e3a05003 	mov	r5, #3
40006400:	e3a0c000 	mov	ip, #0
40006404:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40006408:	15cda077 	strbne	sl, [sp, #119]	; 0x77
4000640c:	e3c44080 	bic	r4, r4, #128	; 0x80
40006410:	e3580047 	cmp	r8, #71	; 0x47
40006414:	e59f68b4 	ldr	r6, [pc, #2228]	; 40006cd0 <_svfprintf_r+0xff4>
40006418:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000641c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006420:	e58d4020 	str	r4, [sp, #32]
40006424:	d1a06003 	movle	r6, r3
40006428:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000642c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40006430:	eaffff2a 	b	400060e0 <_svfprintf_r+0x404>
40006434:	e59d4020 	ldr	r4, [sp, #32]
40006438:	e3844008 	orr	r4, r4, #8
4000643c:	e58d4020 	str	r4, [sp, #32]
40006440:	e5d38000 	ldrb	r8, [r3]
40006444:	eafffe70 	b	40005e0c <_svfprintf_r+0x130>
40006448:	e59d5020 	ldr	r5, [sp, #32]
4000644c:	e3855010 	orr	r5, r5, #16
40006450:	e58d5020 	str	r5, [sp, #32]
40006454:	e59dc020 	ldr	ip, [sp, #32]
40006458:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000645c:	e21c3020 	ands	r3, ip, #32
40006460:	1affff82 	bne	40006270 <_svfprintf_r+0x594>
40006464:	e59dc020 	ldr	ip, [sp, #32]
40006468:	e21c2010 	ands	r2, ip, #16
4000646c:	0a0003d0 	beq	400073b4 <_svfprintf_r+0x16d8>
40006470:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006474:	e5954000 	ldr	r4, [r5]
40006478:	e2855004 	add	r5, r5, #4
4000647c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006480:	e3a05000 	mov	r5, #0
40006484:	eafffeea 	b	40006034 <_svfprintf_r+0x358>
40006488:	e59d5020 	ldr	r5, [sp, #32]
4000648c:	e3855020 	orr	r5, r5, #32
40006490:	e58d5020 	str	r5, [sp, #32]
40006494:	e5d38000 	ldrb	r8, [r3]
40006498:	eafffe5b 	b	40005e0c <_svfprintf_r+0x130>
4000649c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400064a0:	e5946000 	ldr	r6, [r4]
400064a4:	e3a05000 	mov	r5, #0
400064a8:	e1560005 	cmp	r6, r5
400064ac:	e58d3024 	str	r3, [sp, #36]	; 0x24
400064b0:	e2844004 	add	r4, r4, #4
400064b4:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
400064b8:	0a000505 	beq	400078d4 <_svfprintf_r+0x1bf8>
400064bc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400064c0:	e35c0000 	cmp	ip, #0
400064c4:	e1a00006 	mov	r0, r6
400064c8:	ba0004e2 	blt	40007858 <_svfprintf_r+0x1b7c>
400064cc:	e1a01005 	mov	r1, r5
400064d0:	e1a0200c 	mov	r2, ip
400064d4:	eb000df8 	bl	40009cbc <memchr>
400064d8:	e3500000 	cmp	r0, #0
400064dc:	0a00051b 	beq	40007950 <_svfprintf_r+0x1c74>
400064e0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400064e4:	e0660000 	rsb	r0, r6, r0
400064e8:	e15c0000 	cmp	ip, r0
400064ec:	a1a0c000 	movge	ip, r0
400064f0:	e58d4048 	str	r4, [sp, #72]	; 0x48
400064f4:	e1cc4fcc 	bic	r4, ip, ip, asr #31
400064f8:	e58dc034 	str	ip, [sp, #52]	; 0x34
400064fc:	e58d5028 	str	r5, [sp, #40]	; 0x28
40006500:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40006504:	e58d5050 	str	r5, [sp, #80]	; 0x50
40006508:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000650c:	eafffef3 	b	400060e0 <_svfprintf_r+0x404>
40006510:	e59d5020 	ldr	r5, [sp, #32]
40006514:	e59f47b8 	ldr	r4, [pc, #1976]	; 40006cd4 <_svfprintf_r+0xff8>
40006518:	e3150020 	tst	r5, #32
4000651c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006520:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006524:	e58d4068 	str	r4, [sp, #104]	; 0x68
40006528:	0a000072 	beq	400066f8 <_svfprintf_r+0xa1c>
4000652c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006530:	e28c3007 	add	r3, ip, #7
40006534:	e3c33007 	bic	r3, r3, #7
40006538:	e2834008 	add	r4, r3, #8
4000653c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006540:	e8930030 	ldm	r3, {r4, r5}
40006544:	e59dc020 	ldr	ip, [sp, #32]
40006548:	e31c0001 	tst	ip, #1
4000654c:	0a00023f 	beq	40006e50 <_svfprintf_r+0x1174>
40006550:	e1940005 	orrs	r0, r4, r5
40006554:	0a00023d 	beq	40006e50 <_svfprintf_r+0x1174>
40006558:	e3a03030 	mov	r3, #48	; 0x30
4000655c:	e38cc002 	orr	ip, ip, #2
40006560:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40006564:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006568:	e58dc020 	str	ip, [sp, #32]
4000656c:	e3a03002 	mov	r3, #2
40006570:	eafffeaf 	b	40006034 <_svfprintf_r+0x358>
40006574:	e5d38000 	ldrb	r8, [r3]
40006578:	e3a0202b 	mov	r2, #43	; 0x2b
4000657c:	eafffe22 	b	40005e0c <_svfprintf_r+0x130>
40006580:	e5d38000 	ldrb	r8, [r3]
40006584:	e358006c 	cmp	r8, #108	; 0x6c
40006588:	059dc020 	ldreq	ip, [sp, #32]
4000658c:	159d4020 	ldrne	r4, [sp, #32]
40006590:	e1a01003 	mov	r1, r3
40006594:	038cc020 	orreq	ip, ip, #32
40006598:	13844010 	orrne	r4, r4, #16
4000659c:	02833001 	addeq	r3, r3, #1
400065a0:	058dc020 	streq	ip, [sp, #32]
400065a4:	05d18001 	ldrbeq	r8, [r1, #1]
400065a8:	158d4020 	strne	r4, [sp, #32]
400065ac:	eafffe16 	b	40005e0c <_svfprintf_r+0x130>
400065b0:	e59dc020 	ldr	ip, [sp, #32]
400065b4:	e31c0020 	tst	ip, #32
400065b8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400065bc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400065c0:	0a000371 	beq	4000738c <_svfprintf_r+0x16b0>
400065c4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400065c8:	e5941000 	ldr	r1, [r4]
400065cc:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400065d0:	e1a05fc4 	asr	r5, r4, #31
400065d4:	e1a03005 	mov	r3, r5
400065d8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400065dc:	e1a02004 	mov	r2, r4
400065e0:	e2855004 	add	r5, r5, #4
400065e4:	e58d5048 	str	r5, [sp, #72]	; 0x48
400065e8:	e881000c 	stm	r1, {r2, r3}
400065ec:	eafffddb 	b	40005d60 <_svfprintf_r+0x84>
400065f0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400065f4:	e59d5020 	ldr	r5, [sp, #32]
400065f8:	e28cc004 	add	ip, ip, #4
400065fc:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006600:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40006604:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006608:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40006cd4 <_svfprintf_r+0xff8>
4000660c:	e3855002 	orr	r5, r5, #2
40006610:	e5934000 	ldr	r4, [r3]
40006614:	e3a08078 	mov	r8, #120	; 0x78
40006618:	e3a03030 	mov	r3, #48	; 0x30
4000661c:	e58d5020 	str	r5, [sp, #32]
40006620:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40006624:	e3a05000 	mov	r5, #0
40006628:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
4000662c:	e58dc068 	str	ip, [sp, #104]	; 0x68
40006630:	e3a03002 	mov	r3, #2
40006634:	eafffe7e 	b	40006034 <_svfprintf_r+0x358>
40006638:	e59d5020 	ldr	r5, [sp, #32]
4000663c:	e3855040 	orr	r5, r5, #64	; 0x40
40006640:	e58d5020 	str	r5, [sp, #32]
40006644:	e5d38000 	ldrb	r8, [r3]
40006648:	eafffdef 	b	40005e0c <_svfprintf_r+0x130>
4000664c:	e3520000 	cmp	r2, #0
40006650:	e5d38000 	ldrb	r8, [r3]
40006654:	03a02020 	moveq	r2, #32
40006658:	eafffdeb 	b	40005e0c <_svfprintf_r+0x130>
4000665c:	e59d5020 	ldr	r5, [sp, #32]
40006660:	e3855001 	orr	r5, r5, #1
40006664:	e58d5020 	str	r5, [sp, #32]
40006668:	e5d38000 	ldrb	r8, [r3]
4000666c:	eafffde6 	b	40005e0c <_svfprintf_r+0x130>
40006670:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006674:	e59cc000 	ldr	ip, [ip]
40006678:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000667c:	e35c0000 	cmp	ip, #0
40006680:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006684:	e2841004 	add	r1, r4, #4
40006688:	bafffe3d 	blt	40005f84 <_svfprintf_r+0x2a8>
4000668c:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006690:	e5d38000 	ldrb	r8, [r3]
40006694:	eafffddc 	b	40005e0c <_svfprintf_r+0x130>
40006698:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000669c:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400066a0:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400066a4:	e5932000 	ldr	r2, [r3]
400066a8:	e3a0c001 	mov	ip, #1
400066ac:	e2844004 	add	r4, r4, #4
400066b0:	e3a03000 	mov	r3, #0
400066b4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400066b8:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
400066bc:	e58d4048 	str	r4, [sp, #72]	; 0x48
400066c0:	e1a0a003 	mov	sl, r3
400066c4:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400066c8:	e58da028 	str	sl, [sp, #40]	; 0x28
400066cc:	e58da050 	str	sl, [sp, #80]	; 0x50
400066d0:	e58dc034 	str	ip, [sp, #52]	; 0x34
400066d4:	e28d60a0 	add	r6, sp, #160	; 0xa0
400066d8:	eafffe85 	b	400060f4 <_svfprintf_r+0x418>
400066dc:	e59d5020 	ldr	r5, [sp, #32]
400066e0:	e59f45f0 	ldr	r4, [pc, #1520]	; 40006cd8 <_svfprintf_r+0xffc>
400066e4:	e3150020 	tst	r5, #32
400066e8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400066ec:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400066f0:	e58d4068 	str	r4, [sp, #104]	; 0x68
400066f4:	1affff8c 	bne	4000652c <_svfprintf_r+0x850>
400066f8:	e59d5020 	ldr	r5, [sp, #32]
400066fc:	e3150010 	tst	r5, #16
40006700:	1a000266 	bne	400070a0 <_svfprintf_r+0x13c4>
40006704:	e59d4020 	ldr	r4, [sp, #32]
40006708:	e3140040 	tst	r4, #64	; 0x40
4000670c:	0a000263 	beq	400070a0 <_svfprintf_r+0x13c4>
40006710:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006714:	e1d540b0 	ldrh	r4, [r5]
40006718:	e2855004 	add	r5, r5, #4
4000671c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006720:	e3a05000 	mov	r5, #0
40006724:	eaffff86 	b	40006544 <_svfprintf_r+0x868>
40006728:	e59dc020 	ldr	ip, [sp, #32]
4000672c:	e31c0020 	tst	ip, #32
40006730:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006734:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006738:	1affff05 	bne	40006354 <_svfprintf_r+0x678>
4000673c:	e59d5020 	ldr	r5, [sp, #32]
40006740:	e3150010 	tst	r5, #16
40006744:	0a000327 	beq	400073e8 <_svfprintf_r+0x170c>
40006748:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000674c:	e59c4000 	ldr	r4, [ip]
40006750:	e28cc004 	add	ip, ip, #4
40006754:	e1a05fc4 	asr	r5, r4, #31
40006758:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000675c:	e1a02004 	mov	r2, r4
40006760:	e1a03005 	mov	r3, r5
40006764:	eaffff02 	b	40006374 <_svfprintf_r+0x698>
40006768:	e59d5020 	ldr	r5, [sp, #32]
4000676c:	e3855080 	orr	r5, r5, #128	; 0x80
40006770:	e58d5020 	str	r5, [sp, #32]
40006774:	e5d38000 	ldrb	r8, [r3]
40006778:	eafffda3 	b	40005e0c <_svfprintf_r+0x130>
4000677c:	e3a0c000 	mov	ip, #0
40006780:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006784:	e2481030 	sub	r1, r8, #48	; 0x30
40006788:	e1a0000c 	mov	r0, ip
4000678c:	e4d38001 	ldrb	r8, [r3], #1
40006790:	e0800100 	add	r0, r0, r0, lsl #2
40006794:	e0810080 	add	r0, r1, r0, lsl #1
40006798:	e2481030 	sub	r1, r8, #48	; 0x30
4000679c:	e3510009 	cmp	r1, #9
400067a0:	9afffff9 	bls	4000678c <_svfprintf_r+0xab0>
400067a4:	e58d0044 	str	r0, [sp, #68]	; 0x44
400067a8:	eafffd98 	b	40005e10 <_svfprintf_r+0x134>
400067ac:	e3580000 	cmp	r8, #0
400067b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400067b4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400067b8:	0afffe02 	beq	40005fc8 <_svfprintf_r+0x2ec>
400067bc:	e3a03000 	mov	r3, #0
400067c0:	e3a0c001 	mov	ip, #1
400067c4:	e1a0a003 	mov	sl, r3
400067c8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400067cc:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
400067d0:	eaffffbb 	b	400066c4 <_svfprintf_r+0x9e8>
400067d4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400067d8:	e35a0000 	cmp	sl, #0
400067dc:	0a00000a 	beq	4000680c <_svfprintf_r+0xb30>
400067e0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400067e4:	e2833001 	add	r3, r3, #1
400067e8:	e3530007 	cmp	r3, #7
400067ec:	e2844001 	add	r4, r4, #1
400067f0:	e28d2077 	add	r2, sp, #119	; 0x77
400067f4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400067f8:	e3a03001 	mov	r3, #1
400067fc:	e887000c 	stm	r7, {r2, r3}
40006800:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006804:	d2877008 	addle	r7, r7, #8
40006808:	ca00017e 	bgt	40006e08 <_svfprintf_r+0x112c>
4000680c:	e35b0000 	cmp	fp, #0
40006810:	0a00000a 	beq	40006840 <_svfprintf_r+0xb64>
40006814:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006818:	e2833001 	add	r3, r3, #1
4000681c:	e3530007 	cmp	r3, #7
40006820:	e2844002 	add	r4, r4, #2
40006824:	e28d2078 	add	r2, sp, #120	; 0x78
40006828:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000682c:	e3a03002 	mov	r3, #2
40006830:	e887000c 	stm	r7, {r2, r3}
40006834:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006838:	d2877008 	addle	r7, r7, #8
4000683c:	ca00017a 	bgt	40006e2c <_svfprintf_r+0x1150>
40006840:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40006844:	e3550080 	cmp	r5, #128	; 0x80
40006848:	0a0000e3 	beq	40006bdc <_svfprintf_r+0xf00>
4000684c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006850:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40006854:	e063a00c 	rsb	sl, r3, ip
40006858:	e35a0000 	cmp	sl, #0
4000685c:	da000034 	ble	40006934 <_svfprintf_r+0xc58>
40006860:	e35a0010 	cmp	sl, #16
40006864:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006868:	e59f5478 	ldr	r5, [pc, #1144]	; 40006ce8 <_svfprintf_r+0x100c>
4000686c:	da000020 	ble	400068f4 <_svfprintf_r+0xc18>
40006870:	e1a02007 	mov	r2, r7
40006874:	e1a01004 	mov	r1, r4
40006878:	e1a07005 	mov	r7, r5
4000687c:	e3a0b010 	mov	fp, #16
40006880:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006884:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006888:	ea000002 	b	40006898 <_svfprintf_r+0xbbc>
4000688c:	e24aa010 	sub	sl, sl, #16
40006890:	e35a0010 	cmp	sl, #16
40006894:	da000013 	ble	400068e8 <_svfprintf_r+0xc0c>
40006898:	e2833001 	add	r3, r3, #1
4000689c:	e3530007 	cmp	r3, #7
400068a0:	e2811010 	add	r1, r1, #16
400068a4:	e8820a00 	stm	r2, {r9, fp}
400068a8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400068ac:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400068b0:	d2822008 	addle	r2, r2, #8
400068b4:	dafffff4 	ble	4000688c <_svfprintf_r+0xbb0>
400068b8:	e1a00004 	mov	r0, r4
400068bc:	e1a01005 	mov	r1, r5
400068c0:	e28d2094 	add	r2, sp, #148	; 0x94
400068c4:	eb001182 	bl	4000aed4 <__ssprint_r>
400068c8:	e3500000 	cmp	r0, #0
400068cc:	1afffdc3 	bne	40005fe0 <_svfprintf_r+0x304>
400068d0:	e24aa010 	sub	sl, sl, #16
400068d4:	e35a0010 	cmp	sl, #16
400068d8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400068dc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400068e0:	e28d20c8 	add	r2, sp, #200	; 0xc8
400068e4:	caffffeb 	bgt	40006898 <_svfprintf_r+0xbbc>
400068e8:	e1a05007 	mov	r5, r7
400068ec:	e1a04001 	mov	r4, r1
400068f0:	e1a07002 	mov	r7, r2
400068f4:	e2833001 	add	r3, r3, #1
400068f8:	e3530007 	cmp	r3, #7
400068fc:	e084400a 	add	r4, r4, sl
40006900:	e8870420 	stm	r7, {r5, sl}
40006904:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006908:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000690c:	d2877008 	addle	r7, r7, #8
40006910:	da000007 	ble	40006934 <_svfprintf_r+0xc58>
40006914:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006918:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000691c:	e28d2094 	add	r2, sp, #148	; 0x94
40006920:	eb00116b 	bl	4000aed4 <__ssprint_r>
40006924:	e3500000 	cmp	r0, #0
40006928:	1afffdac 	bne	40005fe0 <_svfprintf_r+0x304>
4000692c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006930:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006934:	e59d5020 	ldr	r5, [sp, #32]
40006938:	e3150c01 	tst	r5, #256	; 0x100
4000693c:	1a00004d 	bne	40006a78 <_svfprintf_r+0xd9c>
40006940:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006944:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40006948:	e2833001 	add	r3, r3, #1
4000694c:	e084400c 	add	r4, r4, ip
40006950:	e3530007 	cmp	r3, #7
40006954:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006958:	e8871040 	stm	r7, {r6, ip}
4000695c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006960:	ca000118 	bgt	40006dc8 <_svfprintf_r+0x10ec>
40006964:	e2877008 	add	r7, r7, #8
40006968:	e59dc020 	ldr	ip, [sp, #32]
4000696c:	e31c0004 	tst	ip, #4
40006970:	0a000033 	beq	40006a44 <_svfprintf_r+0xd68>
40006974:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006978:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
4000697c:	e060500c 	rsb	r5, r0, ip
40006980:	e3550000 	cmp	r5, #0
40006984:	da00002e 	ble	40006a44 <_svfprintf_r+0xd68>
40006988:	e3550010 	cmp	r5, #16
4000698c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006990:	e59fa330 	ldr	sl, [pc, #816]	; 40006cc8 <_svfprintf_r+0xfec>
40006994:	da00001b 	ble	40006a08 <_svfprintf_r+0xd2c>
40006998:	e3a06010 	mov	r6, #16
4000699c:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
400069a0:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400069a4:	ea000002 	b	400069b4 <_svfprintf_r+0xcd8>
400069a8:	e2455010 	sub	r5, r5, #16
400069ac:	e3550010 	cmp	r5, #16
400069b0:	da000014 	ble	40006a08 <_svfprintf_r+0xd2c>
400069b4:	e2833001 	add	r3, r3, #1
400069b8:	e59f1308 	ldr	r1, [pc, #776]	; 40006cc8 <_svfprintf_r+0xfec>
400069bc:	e3530007 	cmp	r3, #7
400069c0:	e2844010 	add	r4, r4, #16
400069c4:	e8870042 	stm	r7, {r1, r6}
400069c8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400069cc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400069d0:	d2877008 	addle	r7, r7, #8
400069d4:	dafffff3 	ble	400069a8 <_svfprintf_r+0xccc>
400069d8:	e1a00008 	mov	r0, r8
400069dc:	e1a0100b 	mov	r1, fp
400069e0:	e28d2094 	add	r2, sp, #148	; 0x94
400069e4:	eb00113a 	bl	4000aed4 <__ssprint_r>
400069e8:	e3500000 	cmp	r0, #0
400069ec:	1afffd7b 	bne	40005fe0 <_svfprintf_r+0x304>
400069f0:	e2455010 	sub	r5, r5, #16
400069f4:	e28d3098 	add	r3, sp, #152	; 0x98
400069f8:	e3550010 	cmp	r5, #16
400069fc:	e8930018 	ldm	r3, {r3, r4}
40006a00:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006a04:	caffffea 	bgt	400069b4 <_svfprintf_r+0xcd8>
40006a08:	e2833001 	add	r3, r3, #1
40006a0c:	e0844005 	add	r4, r4, r5
40006a10:	e3530007 	cmp	r3, #7
40006a14:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006a18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006a1c:	e587a000 	str	sl, [r7]
40006a20:	e5875004 	str	r5, [r7, #4]
40006a24:	da000006 	ble	40006a44 <_svfprintf_r+0xd68>
40006a28:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006a2c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006a30:	e28d2094 	add	r2, sp, #148	; 0x94
40006a34:	eb001126 	bl	4000aed4 <__ssprint_r>
40006a38:	e3500000 	cmp	r0, #0
40006a3c:	1afffd67 	bne	40005fe0 <_svfprintf_r+0x304>
40006a40:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006a44:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40006a48:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006a4c:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40006a50:	e15c0000 	cmp	ip, r0
40006a54:	a085500c 	addge	r5, r5, ip
40006a58:	b0855000 	addlt	r5, r5, r0
40006a5c:	e3540000 	cmp	r4, #0
40006a60:	e58d5040 	str	r5, [sp, #64]	; 0x40
40006a64:	1a0000e0 	bne	40006dec <_svfprintf_r+0x1110>
40006a68:	e3a03000 	mov	r3, #0
40006a6c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006a70:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006a74:	eafffcb9 	b	40005d60 <_svfprintf_r+0x84>
40006a78:	e3580065 	cmp	r8, #101	; 0x65
40006a7c:	da00009c 	ble	40006cf4 <_svfprintf_r+0x1018>
40006a80:	e28d0058 	add	r0, sp, #88	; 0x58
40006a84:	e8900003 	ldm	r0, {r0, r1}
40006a88:	e3a02000 	mov	r2, #0
40006a8c:	e3a03000 	mov	r3, #0
40006a90:	eb001b8d 	bl	4000d8cc <__aeabi_dcmpeq>
40006a94:	e3500000 	cmp	r0, #0
40006a98:	0a0000ee 	beq	40006e58 <_svfprintf_r+0x117c>
40006a9c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006aa0:	e59f023c 	ldr	r0, [pc, #572]	; 40006ce4 <_svfprintf_r+0x1008>
40006aa4:	e2833001 	add	r3, r3, #1
40006aa8:	e2844001 	add	r4, r4, #1
40006aac:	e3530007 	cmp	r3, #7
40006ab0:	e3a02001 	mov	r2, #1
40006ab4:	e5870000 	str	r0, [r7]
40006ab8:	e5872004 	str	r2, [r7, #4]
40006abc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006ac0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ac4:	d2877008 	addle	r7, r7, #8
40006ac8:	ca000252 	bgt	40007418 <_svfprintf_r+0x173c>
40006acc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40006ad0:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006ad4:	e1530005 	cmp	r3, r5
40006ad8:	ba000002 	blt	40006ae8 <_svfprintf_r+0xe0c>
40006adc:	e59dc020 	ldr	ip, [sp, #32]
40006ae0:	e31c0001 	tst	ip, #1
40006ae4:	0affff9f 	beq	40006968 <_svfprintf_r+0xc8c>
40006ae8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006aec:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006af0:	e2833001 	add	r3, r3, #1
40006af4:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006af8:	e0844005 	add	r4, r4, r5
40006afc:	e3530007 	cmp	r3, #7
40006b00:	e587c000 	str	ip, [r7]
40006b04:	e5875004 	str	r5, [r7, #4]
40006b08:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b0c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b10:	d2877008 	addle	r7, r7, #8
40006b14:	ca000289 	bgt	40007540 <_svfprintf_r+0x1864>
40006b18:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006b1c:	e2456001 	sub	r6, r5, #1
40006b20:	e3560000 	cmp	r6, #0
40006b24:	daffff8f 	ble	40006968 <_svfprintf_r+0xc8c>
40006b28:	e3560010 	cmp	r6, #16
40006b2c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006b30:	e59f51b0 	ldr	r5, [pc, #432]	; 40006ce8 <_svfprintf_r+0x100c>
40006b34:	da00014a 	ble	40007064 <_svfprintf_r+0x1388>
40006b38:	e3a08010 	mov	r8, #16
40006b3c:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40006b40:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006b44:	ea000002 	b	40006b54 <_svfprintf_r+0xe78>
40006b48:	e2466010 	sub	r6, r6, #16
40006b4c:	e3560010 	cmp	r6, #16
40006b50:	da000143 	ble	40007064 <_svfprintf_r+0x1388>
40006b54:	e2833001 	add	r3, r3, #1
40006b58:	e3530007 	cmp	r3, #7
40006b5c:	e2844010 	add	r4, r4, #16
40006b60:	e5879000 	str	r9, [r7]
40006b64:	e5878004 	str	r8, [r7, #4]
40006b68:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b6c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b70:	d2877008 	addle	r7, r7, #8
40006b74:	dafffff3 	ble	40006b48 <_svfprintf_r+0xe6c>
40006b78:	e1a0000a 	mov	r0, sl
40006b7c:	e1a0100b 	mov	r1, fp
40006b80:	e28d2094 	add	r2, sp, #148	; 0x94
40006b84:	eb0010d2 	bl	4000aed4 <__ssprint_r>
40006b88:	e3500000 	cmp	r0, #0
40006b8c:	1afffd13 	bne	40005fe0 <_svfprintf_r+0x304>
40006b90:	e28d3098 	add	r3, sp, #152	; 0x98
40006b94:	e8930018 	ldm	r3, {r3, r4}
40006b98:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006b9c:	eaffffe9 	b	40006b48 <_svfprintf_r+0xe6c>
40006ba0:	e3530000 	cmp	r3, #0
40006ba4:	158d2034 	strne	r2, [sp, #52]	; 0x34
40006ba8:	128d60c8 	addne	r6, sp, #200	; 0xc8
40006bac:	1afffd44 	bne	400060c4 <_svfprintf_r+0x3e8>
40006bb0:	e59d4020 	ldr	r4, [sp, #32]
40006bb4:	e3140001 	tst	r4, #1
40006bb8:	128d6f42 	addne	r6, sp, #264	; 0x108
40006bbc:	13a03030 	movne	r3, #48	; 0x30
40006bc0:	159d501c 	ldrne	r5, [sp, #28]
40006bc4:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40006bc8:	10665005 	rsbne	r5, r6, r5
40006bcc:	158d5034 	strne	r5, [sp, #52]	; 0x34
40006bd0:	058d3034 	streq	r3, [sp, #52]	; 0x34
40006bd4:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40006bd8:	eafffd39 	b	400060c4 <_svfprintf_r+0x3e8>
40006bdc:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006be0:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40006be4:	e065a00c 	rsb	sl, r5, ip
40006be8:	e35a0000 	cmp	sl, #0
40006bec:	daffff16 	ble	4000684c <_svfprintf_r+0xb70>
40006bf0:	e35a0010 	cmp	sl, #16
40006bf4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006bf8:	e59f50e8 	ldr	r5, [pc, #232]	; 40006ce8 <_svfprintf_r+0x100c>
40006bfc:	da000020 	ble	40006c84 <_svfprintf_r+0xfa8>
40006c00:	e1a02007 	mov	r2, r7
40006c04:	e1a01004 	mov	r1, r4
40006c08:	e1a07005 	mov	r7, r5
40006c0c:	e3a0b010 	mov	fp, #16
40006c10:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006c14:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006c18:	ea000002 	b	40006c28 <_svfprintf_r+0xf4c>
40006c1c:	e24aa010 	sub	sl, sl, #16
40006c20:	e35a0010 	cmp	sl, #16
40006c24:	da000013 	ble	40006c78 <_svfprintf_r+0xf9c>
40006c28:	e2833001 	add	r3, r3, #1
40006c2c:	e3530007 	cmp	r3, #7
40006c30:	e2811010 	add	r1, r1, #16
40006c34:	e8820a00 	stm	r2, {r9, fp}
40006c38:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c3c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006c40:	d2822008 	addle	r2, r2, #8
40006c44:	dafffff4 	ble	40006c1c <_svfprintf_r+0xf40>
40006c48:	e1a00004 	mov	r0, r4
40006c4c:	e1a01005 	mov	r1, r5
40006c50:	e28d2094 	add	r2, sp, #148	; 0x94
40006c54:	eb00109e 	bl	4000aed4 <__ssprint_r>
40006c58:	e3500000 	cmp	r0, #0
40006c5c:	1afffcdf 	bne	40005fe0 <_svfprintf_r+0x304>
40006c60:	e24aa010 	sub	sl, sl, #16
40006c64:	e35a0010 	cmp	sl, #16
40006c68:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006c6c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006c70:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006c74:	caffffeb 	bgt	40006c28 <_svfprintf_r+0xf4c>
40006c78:	e1a05007 	mov	r5, r7
40006c7c:	e1a04001 	mov	r4, r1
40006c80:	e1a07002 	mov	r7, r2
40006c84:	e2833001 	add	r3, r3, #1
40006c88:	e3530007 	cmp	r3, #7
40006c8c:	e084400a 	add	r4, r4, sl
40006c90:	e8870420 	stm	r7, {r5, sl}
40006c94:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c98:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006c9c:	d2877008 	addle	r7, r7, #8
40006ca0:	dafffee9 	ble	4000684c <_svfprintf_r+0xb70>
40006ca4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006ca8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006cac:	e28d2094 	add	r2, sp, #148	; 0x94
40006cb0:	eb001087 	bl	4000aed4 <__ssprint_r>
40006cb4:	e3500000 	cmp	r0, #0
40006cb8:	1afffcc8 	bne	40005fe0 <_svfprintf_r+0x304>
40006cbc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006cc0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006cc4:	eafffee0 	b	4000684c <_svfprintf_r+0xb70>
40006cc8:	400167a8 	andmi	r6, r1, r8, lsr #15
40006ccc:	40016b0c 	andmi	r6, r1, ip, lsl #22
40006cd0:	40016b10 	andmi	r6, r1, r0, lsl fp
40006cd4:	40016b30 	andmi	r6, r1, r0, lsr fp
40006cd8:	40016b1c 	andmi	r6, r1, ip, lsl fp
40006cdc:	40016b14 	andmi	r6, r1, r4, lsl fp
40006ce0:	40016b18 	andmi	r6, r1, r8, lsl fp
40006ce4:	40016b4c 	andmi	r6, r1, ip, asr #22
40006ce8:	400167b8 			; <UNDEFINED> instruction: 0x400167b8
40006cec:	40016b44 	andmi	r6, r1, r4, asr #22
40006cf0:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40006cf4:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006cf8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40006cfc:	e3550001 	cmp	r5, #1
40006d00:	e2888001 	add	r8, r8, #1
40006d04:	e2844001 	add	r4, r4, #1
40006d08:	da00014e 	ble	40007248 <_svfprintf_r+0x156c>
40006d0c:	e3580007 	cmp	r8, #7
40006d10:	e3a03001 	mov	r3, #1
40006d14:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d18:	e5876000 	str	r6, [r7]
40006d1c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006d20:	e5873004 	str	r3, [r7, #4]
40006d24:	d2877008 	addle	r7, r7, #8
40006d28:	ca000151 	bgt	40007274 <_svfprintf_r+0x1598>
40006d2c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006d30:	e2888001 	add	r8, r8, #1
40006d34:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006d38:	e3580007 	cmp	r8, #7
40006d3c:	e0844005 	add	r4, r4, r5
40006d40:	e587c000 	str	ip, [r7]
40006d44:	e5875004 	str	r5, [r7, #4]
40006d48:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006d4c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d50:	d2877008 	addle	r7, r7, #8
40006d54:	ca000150 	bgt	4000729c <_svfprintf_r+0x15c0>
40006d58:	e28d0058 	add	r0, sp, #88	; 0x58
40006d5c:	e8900003 	ldm	r0, {r0, r1}
40006d60:	e3a02000 	mov	r2, #0
40006d64:	e3a03000 	mov	r3, #0
40006d68:	eb001ad7 	bl	4000d8cc <__aeabi_dcmpeq>
40006d6c:	e3500000 	cmp	r0, #0
40006d70:	1a000086 	bne	40006f90 <_svfprintf_r+0x12b4>
40006d74:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006d78:	e2888001 	add	r8, r8, #1
40006d7c:	e2453001 	sub	r3, r5, #1
40006d80:	e2866001 	add	r6, r6, #1
40006d84:	e0844003 	add	r4, r4, r3
40006d88:	e3580007 	cmp	r8, #7
40006d8c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006d90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d94:	e5876000 	str	r6, [r7]
40006d98:	e5873004 	str	r3, [r7, #4]
40006d9c:	ca0000a6 	bgt	4000703c <_svfprintf_r+0x1360>
40006da0:	e2877008 	add	r7, r7, #8
40006da4:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40006da8:	e2888001 	add	r8, r8, #1
40006dac:	e0854004 	add	r4, r5, r4
40006db0:	e28d3084 	add	r3, sp, #132	; 0x84
40006db4:	e3580007 	cmp	r8, #7
40006db8:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006dbc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006dc0:	e8870028 	stm	r7, {r3, r5}
40006dc4:	dafffee6 	ble	40006964 <_svfprintf_r+0xc88>
40006dc8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006dcc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006dd0:	e28d2094 	add	r2, sp, #148	; 0x94
40006dd4:	eb00103e 	bl	4000aed4 <__ssprint_r>
40006dd8:	e3500000 	cmp	r0, #0
40006ddc:	1afffc7f 	bne	40005fe0 <_svfprintf_r+0x304>
40006de0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006de4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006de8:	eafffede 	b	40006968 <_svfprintf_r+0xc8c>
40006dec:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006df0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006df4:	e28d2094 	add	r2, sp, #148	; 0x94
40006df8:	eb001035 	bl	4000aed4 <__ssprint_r>
40006dfc:	e3500000 	cmp	r0, #0
40006e00:	0affff18 	beq	40006a68 <_svfprintf_r+0xd8c>
40006e04:	eafffc75 	b	40005fe0 <_svfprintf_r+0x304>
40006e08:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006e0c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006e10:	e28d2094 	add	r2, sp, #148	; 0x94
40006e14:	eb00102e 	bl	4000aed4 <__ssprint_r>
40006e18:	e3500000 	cmp	r0, #0
40006e1c:	1afffc6f 	bne	40005fe0 <_svfprintf_r+0x304>
40006e20:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006e24:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006e28:	eafffe77 	b	4000680c <_svfprintf_r+0xb30>
40006e2c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006e30:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006e34:	e28d2094 	add	r2, sp, #148	; 0x94
40006e38:	eb001025 	bl	4000aed4 <__ssprint_r>
40006e3c:	e3500000 	cmp	r0, #0
40006e40:	1afffc66 	bne	40005fe0 <_svfprintf_r+0x304>
40006e44:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006e48:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006e4c:	eafffe7b 	b	40006840 <_svfprintf_r+0xb64>
40006e50:	e3a03002 	mov	r3, #2
40006e54:	eafffc76 	b	40006034 <_svfprintf_r+0x358>
40006e58:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40006e5c:	e3530000 	cmp	r3, #0
40006e60:	da000175 	ble	4000743c <_svfprintf_r+0x1760>
40006e64:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40006e68:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006e6c:	e155000c 	cmp	r5, ip
40006e70:	a1a0500c 	movge	r5, ip
40006e74:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40006e78:	e3550000 	cmp	r5, #0
40006e7c:	e086b00c 	add	fp, r6, ip
40006e80:	da000009 	ble	40006eac <_svfprintf_r+0x11d0>
40006e84:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e88:	e2833001 	add	r3, r3, #1
40006e8c:	e0844005 	add	r4, r4, r5
40006e90:	e3530007 	cmp	r3, #7
40006e94:	e5876000 	str	r6, [r7]
40006e98:	e5875004 	str	r5, [r7, #4]
40006e9c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006ea0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ea4:	d2877008 	addle	r7, r7, #8
40006ea8:	ca000274 	bgt	40007880 <_svfprintf_r+0x1ba4>
40006eac:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40006eb0:	e1c55fc5 	bic	r5, r5, r5, asr #31
40006eb4:	e065800c 	rsb	r8, r5, ip
40006eb8:	e3580000 	cmp	r8, #0
40006ebc:	da000090 	ble	40007104 <_svfprintf_r+0x1428>
40006ec0:	e3580010 	cmp	r8, #16
40006ec4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006ec8:	e51f51e8 	ldr	r5, [pc, #-488]	; 40006ce8 <_svfprintf_r+0x100c>
40006ecc:	da00007c 	ble	400070c4 <_svfprintf_r+0x13e8>
40006ed0:	e1a02007 	mov	r2, r7
40006ed4:	e1a01004 	mov	r1, r4
40006ed8:	e1a07005 	mov	r7, r5
40006edc:	e3a0a010 	mov	sl, #16
40006ee0:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006ee4:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006ee8:	ea000002 	b	40006ef8 <_svfprintf_r+0x121c>
40006eec:	e2488010 	sub	r8, r8, #16
40006ef0:	e3580010 	cmp	r8, #16
40006ef4:	da00006f 	ble	400070b8 <_svfprintf_r+0x13dc>
40006ef8:	e2833001 	add	r3, r3, #1
40006efc:	e3530007 	cmp	r3, #7
40006f00:	e2811010 	add	r1, r1, #16
40006f04:	e8820600 	stm	r2, {r9, sl}
40006f08:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006f0c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006f10:	d2822008 	addle	r2, r2, #8
40006f14:	dafffff4 	ble	40006eec <_svfprintf_r+0x1210>
40006f18:	e1a00004 	mov	r0, r4
40006f1c:	e1a01005 	mov	r1, r5
40006f20:	e28d2094 	add	r2, sp, #148	; 0x94
40006f24:	eb000fea 	bl	4000aed4 <__ssprint_r>
40006f28:	e3500000 	cmp	r0, #0
40006f2c:	1afffc2b 	bne	40005fe0 <_svfprintf_r+0x304>
40006f30:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006f34:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006f38:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006f3c:	eaffffea 	b	40006eec <_svfprintf_r+0x1210>
40006f40:	e3550000 	cmp	r5, #0
40006f44:	03540009 	cmpeq	r4, #9
40006f48:	8a0000dd 	bhi	400072c4 <_svfprintf_r+0x15e8>
40006f4c:	e2844030 	add	r4, r4, #48	; 0x30
40006f50:	e28d6f42 	add	r6, sp, #264	; 0x108
40006f54:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40006f58:	e59d501c 	ldr	r5, [sp, #28]
40006f5c:	e0665005 	rsb	r5, r6, r5
40006f60:	e58d5034 	str	r5, [sp, #52]	; 0x34
40006f64:	eafffc56 	b	400060c4 <_svfprintf_r+0x3e8>
40006f68:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006f6c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006f70:	e28d2094 	add	r2, sp, #148	; 0x94
40006f74:	eb000fd6 	bl	4000aed4 <__ssprint_r>
40006f78:	e3500000 	cmp	r0, #0
40006f7c:	1afffc17 	bne	40005fe0 <_svfprintf_r+0x304>
40006f80:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006f84:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006f88:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006f8c:	eafffe11 	b	400067d8 <_svfprintf_r+0xafc>
40006f90:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40006f94:	e24c6001 	sub	r6, ip, #1
40006f98:	e3560000 	cmp	r6, #0
40006f9c:	daffff80 	ble	40006da4 <_svfprintf_r+0x10c8>
40006fa0:	e3560010 	cmp	r6, #16
40006fa4:	e51f52c4 	ldr	r5, [pc, #-708]	; 40006ce8 <_svfprintf_r+0x100c>
40006fa8:	da00001c 	ble	40007020 <_svfprintf_r+0x1344>
40006fac:	e58d5028 	str	r5, [sp, #40]	; 0x28
40006fb0:	e3a0a010 	mov	sl, #16
40006fb4:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40006fb8:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006fbc:	ea000002 	b	40006fcc <_svfprintf_r+0x12f0>
40006fc0:	e2466010 	sub	r6, r6, #16
40006fc4:	e3560010 	cmp	r6, #16
40006fc8:	da000013 	ble	4000701c <_svfprintf_r+0x1340>
40006fcc:	e2888001 	add	r8, r8, #1
40006fd0:	e3580007 	cmp	r8, #7
40006fd4:	e2844010 	add	r4, r4, #16
40006fd8:	e8870600 	stm	r7, {r9, sl}
40006fdc:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006fe0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006fe4:	d2877008 	addle	r7, r7, #8
40006fe8:	dafffff4 	ble	40006fc0 <_svfprintf_r+0x12e4>
40006fec:	e1a0000b 	mov	r0, fp
40006ff0:	e1a01005 	mov	r1, r5
40006ff4:	e28d2094 	add	r2, sp, #148	; 0x94
40006ff8:	eb000fb5 	bl	4000aed4 <__ssprint_r>
40006ffc:	e3500000 	cmp	r0, #0
40007000:	1afffbf6 	bne	40005fe0 <_svfprintf_r+0x304>
40007004:	e2466010 	sub	r6, r6, #16
40007008:	e3560010 	cmp	r6, #16
4000700c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007010:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007014:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007018:	caffffeb 	bgt	40006fcc <_svfprintf_r+0x12f0>
4000701c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007020:	e2888001 	add	r8, r8, #1
40007024:	e0844006 	add	r4, r4, r6
40007028:	e3580007 	cmp	r8, #7
4000702c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007030:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007034:	e8870060 	stm	r7, {r5, r6}
40007038:	daffff58 	ble	40006da0 <_svfprintf_r+0x10c4>
4000703c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007040:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007044:	e28d2094 	add	r2, sp, #148	; 0x94
40007048:	eb000fa1 	bl	4000aed4 <__ssprint_r>
4000704c:	e3500000 	cmp	r0, #0
40007050:	1afffbe2 	bne	40005fe0 <_svfprintf_r+0x304>
40007054:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007058:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000705c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007060:	eaffff4f 	b	40006da4 <_svfprintf_r+0x10c8>
40007064:	e2833001 	add	r3, r3, #1
40007068:	e0844006 	add	r4, r4, r6
4000706c:	e3530007 	cmp	r3, #7
40007070:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007074:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007078:	e8870060 	stm	r7, {r5, r6}
4000707c:	dafffe38 	ble	40006964 <_svfprintf_r+0xc88>
40007080:	eaffff50 	b	40006dc8 <_svfprintf_r+0x10ec>
40007084:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007088:	e59c4000 	ldr	r4, [ip]
4000708c:	e28cc004 	add	ip, ip, #4
40007090:	e3a03001 	mov	r3, #1
40007094:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007098:	e3a05000 	mov	r5, #0
4000709c:	eafffbe4 	b	40006034 <_svfprintf_r+0x358>
400070a0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400070a4:	e59c4000 	ldr	r4, [ip]
400070a8:	e28cc004 	add	ip, ip, #4
400070ac:	e58dc048 	str	ip, [sp, #72]	; 0x48
400070b0:	e3a05000 	mov	r5, #0
400070b4:	eafffd22 	b	40006544 <_svfprintf_r+0x868>
400070b8:	e1a05007 	mov	r5, r7
400070bc:	e1a04001 	mov	r4, r1
400070c0:	e1a07002 	mov	r7, r2
400070c4:	e2833001 	add	r3, r3, #1
400070c8:	e3530007 	cmp	r3, #7
400070cc:	e0844008 	add	r4, r4, r8
400070d0:	e8870120 	stm	r7, {r5, r8}
400070d4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400070d8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400070dc:	d2877008 	addle	r7, r7, #8
400070e0:	da000007 	ble	40007104 <_svfprintf_r+0x1428>
400070e4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400070e8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400070ec:	e28d2094 	add	r2, sp, #148	; 0x94
400070f0:	eb000f77 	bl	4000aed4 <__ssprint_r>
400070f4:	e3500000 	cmp	r0, #0
400070f8:	1afffbb8 	bne	40005fe0 <_svfprintf_r+0x304>
400070fc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007100:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007104:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007108:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000710c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007110:	e1530005 	cmp	r3, r5
40007114:	e086600c 	add	r6, r6, ip
40007118:	ba000035 	blt	400071f4 <_svfprintf_r+0x1518>
4000711c:	e59d5020 	ldr	r5, [sp, #32]
40007120:	e3150001 	tst	r5, #1
40007124:	1a000032 	bne	400071f4 <_svfprintf_r+0x1518>
40007128:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000712c:	e066500b 	rsb	r5, r6, fp
40007130:	e063300c 	rsb	r3, r3, ip
40007134:	e1550003 	cmp	r5, r3
40007138:	a1a05003 	movge	r5, r3
4000713c:	e3550000 	cmp	r5, #0
40007140:	da000009 	ble	4000716c <_svfprintf_r+0x1490>
40007144:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007148:	e2822001 	add	r2, r2, #1
4000714c:	e0844005 	add	r4, r4, r5
40007150:	e3520007 	cmp	r2, #7
40007154:	e5876000 	str	r6, [r7]
40007158:	e5875004 	str	r5, [r7, #4]
4000715c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007160:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007164:	d2877008 	addle	r7, r7, #8
40007168:	ca0001cd 	bgt	400078a4 <_svfprintf_r+0x1bc8>
4000716c:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007170:	e0656003 	rsb	r6, r5, r3
40007174:	e3560000 	cmp	r6, #0
40007178:	dafffdfa 	ble	40006968 <_svfprintf_r+0xc8c>
4000717c:	e3560010 	cmp	r6, #16
40007180:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007184:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40006ce8 <_svfprintf_r+0x100c>
40007188:	daffffb5 	ble	40007064 <_svfprintf_r+0x1388>
4000718c:	e3a08010 	mov	r8, #16
40007190:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40007194:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40007198:	ea000002 	b	400071a8 <_svfprintf_r+0x14cc>
4000719c:	e2466010 	sub	r6, r6, #16
400071a0:	e3560010 	cmp	r6, #16
400071a4:	daffffae 	ble	40007064 <_svfprintf_r+0x1388>
400071a8:	e2833001 	add	r3, r3, #1
400071ac:	e3530007 	cmp	r3, #7
400071b0:	e2844010 	add	r4, r4, #16
400071b4:	e5879000 	str	r9, [r7]
400071b8:	e5878004 	str	r8, [r7, #4]
400071bc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400071c0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400071c4:	d2877008 	addle	r7, r7, #8
400071c8:	dafffff3 	ble	4000719c <_svfprintf_r+0x14c0>
400071cc:	e1a0000a 	mov	r0, sl
400071d0:	e1a0100b 	mov	r1, fp
400071d4:	e28d2094 	add	r2, sp, #148	; 0x94
400071d8:	eb000f3d 	bl	4000aed4 <__ssprint_r>
400071dc:	e3500000 	cmp	r0, #0
400071e0:	1afffb7e 	bne	40005fe0 <_svfprintf_r+0x304>
400071e4:	e28d3098 	add	r3, sp, #152	; 0x98
400071e8:	e8930018 	ldm	r3, {r3, r4}
400071ec:	e28d70c8 	add	r7, sp, #200	; 0xc8
400071f0:	eaffffe9 	b	4000719c <_svfprintf_r+0x14c0>
400071f4:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400071f8:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400071fc:	e2822001 	add	r2, r2, #1
40007200:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
40007204:	e084400c 	add	r4, r4, ip
40007208:	e3520007 	cmp	r2, #7
4000720c:	e8871020 	stm	r7, {r5, ip}
40007210:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007214:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007218:	d2877008 	addle	r7, r7, #8
4000721c:	daffffc1 	ble	40007128 <_svfprintf_r+0x144c>
40007220:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007224:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007228:	e28d2094 	add	r2, sp, #148	; 0x94
4000722c:	eb000f28 	bl	4000aed4 <__ssprint_r>
40007230:	e3500000 	cmp	r0, #0
40007234:	1afffb69 	bne	40005fe0 <_svfprintf_r+0x304>
40007238:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000723c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007240:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007244:	eaffffb7 	b	40007128 <_svfprintf_r+0x144c>
40007248:	e59dc020 	ldr	ip, [sp, #32]
4000724c:	e31c0001 	tst	ip, #1
40007250:	1afffead 	bne	40006d0c <_svfprintf_r+0x1030>
40007254:	e3a03001 	mov	r3, #1
40007258:	e3580007 	cmp	r8, #7
4000725c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007260:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007264:	e5876000 	str	r6, [r7]
40007268:	e5873004 	str	r3, [r7, #4]
4000726c:	dafffecb 	ble	40006da0 <_svfprintf_r+0x10c4>
40007270:	eaffff71 	b	4000703c <_svfprintf_r+0x1360>
40007274:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007278:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000727c:	e28d2094 	add	r2, sp, #148	; 0x94
40007280:	eb000f13 	bl	4000aed4 <__ssprint_r>
40007284:	e3500000 	cmp	r0, #0
40007288:	1afffb54 	bne	40005fe0 <_svfprintf_r+0x304>
4000728c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007290:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007294:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007298:	eafffea3 	b	40006d2c <_svfprintf_r+0x1050>
4000729c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400072a0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400072a4:	e28d2094 	add	r2, sp, #148	; 0x94
400072a8:	eb000f09 	bl	4000aed4 <__ssprint_r>
400072ac:	e3500000 	cmp	r0, #0
400072b0:	1afffb4a 	bne	40005fe0 <_svfprintf_r+0x304>
400072b4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400072b8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400072bc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400072c0:	eafffea4 	b	40006d58 <_svfprintf_r+0x107c>
400072c4:	e28db0c7 	add	fp, sp, #199	; 0xc7
400072c8:	e1a00004 	mov	r0, r4
400072cc:	e1a01005 	mov	r1, r5
400072d0:	e3a0200a 	mov	r2, #10
400072d4:	e3a03000 	mov	r3, #0
400072d8:	eb0019b0 	bl	4000d9a0 <__aeabi_uldivmod>
400072dc:	e2822030 	add	r2, r2, #48	; 0x30
400072e0:	e5cb2000 	strb	r2, [fp]
400072e4:	e1a00004 	mov	r0, r4
400072e8:	e1a01005 	mov	r1, r5
400072ec:	e3a0200a 	mov	r2, #10
400072f0:	e3a03000 	mov	r3, #0
400072f4:	eb0019a9 	bl	4000d9a0 <__aeabi_uldivmod>
400072f8:	e1a04000 	mov	r4, r0
400072fc:	e1a05001 	mov	r5, r1
40007300:	e194c005 	orrs	ip, r4, r5
40007304:	e1a0600b 	mov	r6, fp
40007308:	e24bb001 	sub	fp, fp, #1
4000730c:	1affffed 	bne	400072c8 <_svfprintf_r+0x15ec>
40007310:	eafffb68 	b	400060b8 <_svfprintf_r+0x3dc>
40007314:	e3a0a02d 	mov	sl, #45	; 0x2d
40007318:	e2744000 	rsbs	r4, r4, #0
4000731c:	e2e55000 	rsc	r5, r5, #0
40007320:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007324:	e3a03001 	mov	r3, #1
40007328:	eafffb43 	b	4000603c <_svfprintf_r+0x360>
4000732c:	eb000e30 	bl	4000abf4 <__fpclassifyd>
40007330:	e3500000 	cmp	r0, #0
40007334:	1a00008a 	bne	40007564 <_svfprintf_r+0x1888>
40007338:	e59dc020 	ldr	ip, [sp, #32]
4000733c:	e51f3668 	ldr	r3, [pc, #-1640]	; 40006cdc <_svfprintf_r+0x1000>
40007340:	e3a05003 	mov	r5, #3
40007344:	e3ccc080 	bic	ip, ip, #128	; 0x80
40007348:	e3580047 	cmp	r8, #71	; 0x47
4000734c:	e51f6674 	ldr	r6, [pc, #-1652]	; 40006ce0 <_svfprintf_r+0x1004>
40007350:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007354:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007358:	e58dc020 	str	ip, [sp, #32]
4000735c:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007360:	d1a06003 	movle	r6, r3
40007364:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007368:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000736c:	eafffb5b 	b	400060e0 <_svfprintf_r+0x404>
40007370:	e593c000 	ldr	ip, [r3]
40007374:	e5934004 	ldr	r4, [r3, #4]
40007378:	e2833008 	add	r3, r3, #8
4000737c:	e58dc058 	str	ip, [sp, #88]	; 0x58
40007380:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40007384:	e58d3048 	str	r3, [sp, #72]	; 0x48
40007388:	eafffc0d 	b	400063c4 <_svfprintf_r+0x6e8>
4000738c:	e59dc020 	ldr	ip, [sp, #32]
40007390:	e31c0010 	tst	ip, #16
40007394:	0a0000aa 	beq	40007644 <_svfprintf_r+0x1968>
40007398:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000739c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
400073a0:	e5943000 	ldr	r3, [r4]
400073a4:	e2844004 	add	r4, r4, #4
400073a8:	e58d4048 	str	r4, [sp, #72]	; 0x48
400073ac:	e5835000 	str	r5, [r3]
400073b0:	eafffa6a 	b	40005d60 <_svfprintf_r+0x84>
400073b4:	e59dc020 	ldr	ip, [sp, #32]
400073b8:	e21c3040 	ands	r3, ip, #64	; 0x40
400073bc:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
400073c0:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
400073c4:	11d540b0 	ldrhne	r4, [r5]
400073c8:	059c4000 	ldreq	r4, [ip]
400073cc:	12855004 	addne	r5, r5, #4
400073d0:	028cc004 	addeq	ip, ip, #4
400073d4:	158d5048 	strne	r5, [sp, #72]	; 0x48
400073d8:	11a03002 	movne	r3, r2
400073dc:	058dc048 	streq	ip, [sp, #72]	; 0x48
400073e0:	e3a05000 	mov	r5, #0
400073e4:	eafffb12 	b	40006034 <_svfprintf_r+0x358>
400073e8:	e59d4020 	ldr	r4, [sp, #32]
400073ec:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400073f0:	e3140040 	tst	r4, #64	; 0x40
400073f4:	11d540f0 	ldrshne	r4, [r5]
400073f8:	05954000 	ldreq	r4, [r5]
400073fc:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007400:	e1a05fc4 	asr	r5, r4, #31
40007404:	e28cc004 	add	ip, ip, #4
40007408:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000740c:	e1a02004 	mov	r2, r4
40007410:	e1a03005 	mov	r3, r5
40007414:	eafffbd6 	b	40006374 <_svfprintf_r+0x698>
40007418:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000741c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007420:	e28d2094 	add	r2, sp, #148	; 0x94
40007424:	eb000eaa 	bl	4000aed4 <__ssprint_r>
40007428:	e3500000 	cmp	r0, #0
4000742c:	1afffaeb 	bne	40005fe0 <_svfprintf_r+0x304>
40007430:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007434:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007438:	eafffda3 	b	40006acc <_svfprintf_r+0xdf0>
4000743c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007440:	e51fc764 	ldr	ip, [pc, #-1892]	; 40006ce4 <_svfprintf_r+0x1008>
40007444:	e2822001 	add	r2, r2, #1
40007448:	e2844001 	add	r4, r4, #1
4000744c:	e3a01001 	mov	r1, #1
40007450:	e3520007 	cmp	r2, #7
40007454:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007458:	e587c000 	str	ip, [r7]
4000745c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007460:	e5871004 	str	r1, [r7, #4]
40007464:	ca0000d5 	bgt	400077c0 <_svfprintf_r+0x1ae4>
40007468:	e2877008 	add	r7, r7, #8
4000746c:	e1a08003 	mov	r8, r3
40007470:	e3580000 	cmp	r8, #0
40007474:	1a000005 	bne	40007490 <_svfprintf_r+0x17b4>
40007478:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000747c:	e3550000 	cmp	r5, #0
40007480:	1a000002 	bne	40007490 <_svfprintf_r+0x17b4>
40007484:	e59dc020 	ldr	ip, [sp, #32]
40007488:	e31c0001 	tst	ip, #1
4000748c:	0afffd35 	beq	40006968 <_svfprintf_r+0xc8c>
40007490:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007494:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007498:	e2833001 	add	r3, r3, #1
4000749c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400074a0:	e0844005 	add	r4, r4, r5
400074a4:	e3530007 	cmp	r3, #7
400074a8:	e587c000 	str	ip, [r7]
400074ac:	e5875004 	str	r5, [r7, #4]
400074b0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400074b4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400074b8:	d2877008 	addle	r7, r7, #8
400074bc:	ca00014c 	bgt	400079f4 <_svfprintf_r+0x1d18>
400074c0:	e2688000 	rsb	r8, r8, #0
400074c4:	e3580000 	cmp	r8, #0
400074c8:	da0000d8 	ble	40007830 <_svfprintf_r+0x1b54>
400074cc:	e3580010 	cmp	r8, #16
400074d0:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40006ce8 <_svfprintf_r+0x100c>
400074d4:	da0000c4 	ble	400077ec <_svfprintf_r+0x1b10>
400074d8:	e1a02004 	mov	r2, r4
400074dc:	e3a0a010 	mov	sl, #16
400074e0:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400074e4:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400074e8:	ea000002 	b	400074f8 <_svfprintf_r+0x181c>
400074ec:	e2488010 	sub	r8, r8, #16
400074f0:	e3580010 	cmp	r8, #16
400074f4:	da0000bb 	ble	400077e8 <_svfprintf_r+0x1b0c>
400074f8:	e2833001 	add	r3, r3, #1
400074fc:	e3530007 	cmp	r3, #7
40007500:	e2822010 	add	r2, r2, #16
40007504:	e8870600 	stm	r7, {r9, sl}
40007508:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000750c:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007510:	d2877008 	addle	r7, r7, #8
40007514:	dafffff4 	ble	400074ec <_svfprintf_r+0x1810>
40007518:	e1a0000b 	mov	r0, fp
4000751c:	e1a01004 	mov	r1, r4
40007520:	e28d2094 	add	r2, sp, #148	; 0x94
40007524:	eb000e6a 	bl	4000aed4 <__ssprint_r>
40007528:	e3500000 	cmp	r0, #0
4000752c:	1afffaab 	bne	40005fe0 <_svfprintf_r+0x304>
40007530:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40007534:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007538:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000753c:	eaffffea 	b	400074ec <_svfprintf_r+0x1810>
40007540:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007544:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007548:	e28d2094 	add	r2, sp, #148	; 0x94
4000754c:	eb000e60 	bl	4000aed4 <__ssprint_r>
40007550:	e3500000 	cmp	r0, #0
40007554:	1afffaa1 	bne	40005fe0 <_svfprintf_r+0x304>
40007558:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000755c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007560:	eafffd6c 	b	40006b18 <_svfprintf_r+0xe3c>
40007564:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007568:	e3740001 	cmn	r4, #1
4000756c:	03a0c006 	moveq	ip, #6
40007570:	e3c85020 	bic	r5, r8, #32
40007574:	058dc028 	streq	ip, [sp, #40]	; 0x28
40007578:	0a000005 	beq	40007594 <_svfprintf_r+0x18b8>
4000757c:	e3550047 	cmp	r5, #71	; 0x47
40007580:	1a000003 	bne	40007594 <_svfprintf_r+0x18b8>
40007584:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007588:	e3540000 	cmp	r4, #0
4000758c:	03a04001 	moveq	r4, #1
40007590:	e58d4028 	str	r4, [sp, #40]	; 0x28
40007594:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
40007598:	e59d4020 	ldr	r4, [sp, #32]
4000759c:	e3530000 	cmp	r3, #0
400075a0:	e3844c01 	orr	r4, r4, #256	; 0x100
400075a4:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
400075a8:	b3a0b02d 	movlt	fp, #45	; 0x2d
400075ac:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
400075b0:	a3a0b000 	movge	fp, #0
400075b4:	e2553046 	subs	r3, r5, #70	; 0x46
400075b8:	e58d404c 	str	r4, [sp, #76]	; 0x4c
400075bc:	e2734000 	rsbs	r4, r3, #0
400075c0:	e0b44003 	adcs	r4, r4, r3
400075c4:	e3540000 	cmp	r4, #0
400075c8:	0a000032 	beq	40007698 <_svfprintf_r+0x19bc>
400075cc:	e3a01003 	mov	r1, #3
400075d0:	e28d007c 	add	r0, sp, #124	; 0x7c
400075d4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400075d8:	e58d1000 	str	r1, [sp]
400075dc:	e58d0008 	str	r0, [sp, #8]
400075e0:	e28d1080 	add	r1, sp, #128	; 0x80
400075e4:	e28d008c 	add	r0, sp, #140	; 0x8c
400075e8:	e58d0010 	str	r0, [sp, #16]
400075ec:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400075f0:	e1a0300a 	mov	r3, sl
400075f4:	e58dc004 	str	ip, [sp, #4]
400075f8:	e58d100c 	str	r1, [sp, #12]
400075fc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007600:	eb0001f0 	bl	40007dc8 <_dtoa_r>
40007604:	e3550047 	cmp	r5, #71	; 0x47
40007608:	e1a06000 	mov	r6, r0
4000760c:	1a000002 	bne	4000761c <_svfprintf_r+0x1940>
40007610:	e59dc020 	ldr	ip, [sp, #32]
40007614:	e31c0001 	tst	ip, #1
40007618:	0a0000b9 	beq	40007904 <_svfprintf_r+0x1c28>
4000761c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007620:	e3540000 	cmp	r4, #0
40007624:	e086400c 	add	r4, r6, ip
40007628:	0a00002c 	beq	400076e0 <_svfprintf_r+0x1a04>
4000762c:	e5d63000 	ldrb	r3, [r6]
40007630:	e3530030 	cmp	r3, #48	; 0x30
40007634:	0a000138 	beq	40007b1c <_svfprintf_r+0x1e40>
40007638:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000763c:	e0844003 	add	r4, r4, r3
40007640:	ea000026 	b	400076e0 <_svfprintf_r+0x1a04>
40007644:	e59dc020 	ldr	ip, [sp, #32]
40007648:	e31c0040 	tst	ip, #64	; 0x40
4000764c:	0a000054 	beq	400077a4 <_svfprintf_r+0x1ac8>
40007650:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007654:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007658:	e5943000 	ldr	r3, [r4]
4000765c:	e2844004 	add	r4, r4, #4
40007660:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007664:	e1c350b0 	strh	r5, [r3]
40007668:	eafff9bc 	b	40005d60 <_svfprintf_r+0x84>
4000766c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007670:	e3a01040 	mov	r1, #64	; 0x40
40007674:	eb0007c5 	bl	40009590 <_malloc_r>
40007678:	e3500000 	cmp	r0, #0
4000767c:	e5840000 	str	r0, [r4]
40007680:	e5840010 	str	r0, [r4, #16]
40007684:	0a00014e 	beq	40007bc4 <_svfprintf_r+0x1ee8>
40007688:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000768c:	e3a03040 	mov	r3, #64	; 0x40
40007690:	e58c3014 	str	r3, [ip, #20]
40007694:	eafff9a2 	b	40005d24 <_svfprintf_r+0x48>
40007698:	e3550045 	cmp	r5, #69	; 0x45
4000769c:	1a0000e9 	bne	40007a48 <_svfprintf_r+0x1d6c>
400076a0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400076a4:	e3a00002 	mov	r0, #2
400076a8:	e28c4001 	add	r4, ip, #1
400076ac:	e28d107c 	add	r1, sp, #124	; 0x7c
400076b0:	e88d0011 	stm	sp, {r0, r4}
400076b4:	e58d1008 	str	r1, [sp, #8]
400076b8:	e28d0080 	add	r0, sp, #128	; 0x80
400076bc:	e28d108c 	add	r1, sp, #140	; 0x8c
400076c0:	e58d000c 	str	r0, [sp, #12]
400076c4:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400076c8:	e1a0300a 	mov	r3, sl
400076cc:	e58d1010 	str	r1, [sp, #16]
400076d0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400076d4:	eb0001bb 	bl	40007dc8 <_dtoa_r>
400076d8:	e1a06000 	mov	r6, r0
400076dc:	e0804004 	add	r4, r0, r4
400076e0:	e3a03000 	mov	r3, #0
400076e4:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
400076e8:	e1a0100a 	mov	r1, sl
400076ec:	e3a02000 	mov	r2, #0
400076f0:	eb001875 	bl	4000d8cc <__aeabi_dcmpeq>
400076f4:	e3500000 	cmp	r0, #0
400076f8:	11a03004 	movne	r3, r4
400076fc:	1a000009 	bne	40007728 <_svfprintf_r+0x1a4c>
40007700:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007704:	e1540003 	cmp	r4, r3
40007708:	9a000006 	bls	40007728 <_svfprintf_r+0x1a4c>
4000770c:	e3a01030 	mov	r1, #48	; 0x30
40007710:	e2832001 	add	r2, r3, #1
40007714:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40007718:	e5c31000 	strb	r1, [r3]
4000771c:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007720:	e1540003 	cmp	r4, r3
40007724:	8afffff9 	bhi	40007710 <_svfprintf_r+0x1a34>
40007728:	e0663003 	rsb	r3, r6, r3
4000772c:	e3550047 	cmp	r5, #71	; 0x47
40007730:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007734:	0a000075 	beq	40007910 <_svfprintf_r+0x1c34>
40007738:	e3580065 	cmp	r8, #101	; 0x65
4000773c:	da000127 	ble	40007be0 <_svfprintf_r+0x1f04>
40007740:	e3580066 	cmp	r8, #102	; 0x66
40007744:	0a0000c1 	beq	40007a50 <_svfprintf_r+0x1d74>
40007748:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
4000774c:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007750:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007754:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007758:	e1540005 	cmp	r4, r5
4000775c:	ba0000af 	blt	40007a20 <_svfprintf_r+0x1d44>
40007760:	e59dc020 	ldr	ip, [sp, #32]
40007764:	e31c0001 	tst	ip, #1
40007768:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
4000776c:	058d4034 	streq	r4, [sp, #52]	; 0x34
40007770:	12833001 	addne	r3, r3, #1
40007774:	158d3034 	strne	r3, [sp, #52]	; 0x34
40007778:	01c43fc4 	biceq	r3, r4, r4, asr #31
4000777c:	11c33fc3 	bicne	r3, r3, r3, asr #31
40007780:	e3a08067 	mov	r8, #103	; 0x67
40007784:	e35b0000 	cmp	fp, #0
40007788:	1a000068 	bne	40007930 <_svfprintf_r+0x1c54>
4000778c:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40007790:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007794:	e58dc020 	str	ip, [sp, #32]
40007798:	e58db028 	str	fp, [sp, #40]	; 0x28
4000779c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400077a0:	eafffa4e 	b	400060e0 <_svfprintf_r+0x404>
400077a4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400077a8:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400077ac:	e59c3000 	ldr	r3, [ip]
400077b0:	e28cc004 	add	ip, ip, #4
400077b4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400077b8:	e5834000 	str	r4, [r3]
400077bc:	eafff967 	b	40005d60 <_svfprintf_r+0x84>
400077c0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400077c4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400077c8:	e28d2094 	add	r2, sp, #148	; 0x94
400077cc:	eb000dc0 	bl	4000aed4 <__ssprint_r>
400077d0:	e3500000 	cmp	r0, #0
400077d4:	1afffa01 	bne	40005fe0 <_svfprintf_r+0x304>
400077d8:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400077dc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400077e0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400077e4:	eaffff21 	b	40007470 <_svfprintf_r+0x1794>
400077e8:	e1a04002 	mov	r4, r2
400077ec:	e2833001 	add	r3, r3, #1
400077f0:	e3530007 	cmp	r3, #7
400077f4:	e0844008 	add	r4, r4, r8
400077f8:	e8870120 	stm	r7, {r5, r8}
400077fc:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007800:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007804:	d2877008 	addle	r7, r7, #8
40007808:	da000008 	ble	40007830 <_svfprintf_r+0x1b54>
4000780c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007810:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007814:	e28d2094 	add	r2, sp, #148	; 0x94
40007818:	eb000dad 	bl	4000aed4 <__ssprint_r>
4000781c:	e3500000 	cmp	r0, #0
40007820:	1afff9ee 	bne	40005fe0 <_svfprintf_r+0x304>
40007824:	e28d3098 	add	r3, sp, #152	; 0x98
40007828:	e8930018 	ldm	r3, {r3, r4}
4000782c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007830:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007834:	e2833001 	add	r3, r3, #1
40007838:	e0854004 	add	r4, r5, r4
4000783c:	e3530007 	cmp	r3, #7
40007840:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007844:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007848:	e5876000 	str	r6, [r7]
4000784c:	e5875004 	str	r5, [r7, #4]
40007850:	dafffc43 	ble	40006964 <_svfprintf_r+0xc88>
40007854:	eafffd5b 	b	40006dc8 <_svfprintf_r+0x10ec>
40007858:	e58d5028 	str	r5, [sp, #40]	; 0x28
4000785c:	ebfff86a 	bl	40005a0c <strlen>
40007860:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007864:	e1c05fc0 	bic	r5, r0, r0, asr #31
40007868:	e58d0034 	str	r0, [sp, #52]	; 0x34
4000786c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007870:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007874:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007878:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000787c:	eafffa17 	b	400060e0 <_svfprintf_r+0x404>
40007880:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007884:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007888:	e28d2094 	add	r2, sp, #148	; 0x94
4000788c:	eb000d90 	bl	4000aed4 <__ssprint_r>
40007890:	e3500000 	cmp	r0, #0
40007894:	1afff9d1 	bne	40005fe0 <_svfprintf_r+0x304>
40007898:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000789c:	e28d70c8 	add	r7, sp, #200	; 0xc8
400078a0:	eafffd81 	b	40006eac <_svfprintf_r+0x11d0>
400078a4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400078a8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400078ac:	e28d2094 	add	r2, sp, #148	; 0x94
400078b0:	eb000d87 	bl	4000aed4 <__ssprint_r>
400078b4:	e3500000 	cmp	r0, #0
400078b8:	1afff9c8 	bne	40005fe0 <_svfprintf_r+0x304>
400078bc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400078c0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400078c4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400078c8:	e063300c 	rsb	r3, r3, ip
400078cc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400078d0:	eafffe25 	b	4000716c <_svfprintf_r+0x1490>
400078d4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400078d8:	e3550006 	cmp	r5, #6
400078dc:	23a05006 	movcs	r5, #6
400078e0:	e1c5cfc5 	bic	ip, r5, r5, asr #31
400078e4:	e1a0a006 	mov	sl, r6
400078e8:	e58d6028 	str	r6, [sp, #40]	; 0x28
400078ec:	e58d6050 	str	r6, [sp, #80]	; 0x50
400078f0:	e58d5034 	str	r5, [sp, #52]	; 0x34
400078f4:	e58d4048 	str	r4, [sp, #72]	; 0x48
400078f8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400078fc:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40006cec <_svfprintf_r+0x1010>
40007900:	eafff9f6 	b	400060e0 <_svfprintf_r+0x404>
40007904:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007908:	e0603003 	rsb	r3, r0, r3
4000790c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007910:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007914:	e3730003 	cmn	r3, #3
40007918:	ba000016 	blt	40007978 <_svfprintf_r+0x1c9c>
4000791c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007920:	e1540003 	cmp	r4, r3
40007924:	ba000013 	blt	40007978 <_svfprintf_r+0x1c9c>
40007928:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000792c:	eaffff87 	b	40007750 <_svfprintf_r+0x1a74>
40007930:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40007934:	e3a0a02d 	mov	sl, #45	; 0x2d
40007938:	e3a05000 	mov	r5, #0
4000793c:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007940:	e58d4020 	str	r4, [sp, #32]
40007944:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007948:	e58d5028 	str	r5, [sp, #40]	; 0x28
4000794c:	eafff9e5 	b	400060e8 <_svfprintf_r+0x40c>
40007950:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007954:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007958:	e1c55fc5 	bic	r5, r5, r5, asr #31
4000795c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007960:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007964:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007968:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000796c:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007970:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007974:	eafff9d9 	b	400060e0 <_svfprintf_r+0x404>
40007978:	e2488002 	sub	r8, r8, #2
4000797c:	e2431001 	sub	r1, r3, #1
40007980:	e3510000 	cmp	r1, #0
40007984:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40007988:	b2611000 	rsblt	r1, r1, #0
4000798c:	b3a0302d 	movlt	r3, #45	; 0x2d
40007990:	a3a0302b 	movge	r3, #43	; 0x2b
40007994:	e3510009 	cmp	r1, #9
40007998:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
4000799c:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
400079a0:	ca000037 	bgt	40007a84 <_svfprintf_r+0x1da8>
400079a4:	e2811030 	add	r1, r1, #48	; 0x30
400079a8:	e3a03030 	mov	r3, #48	; 0x30
400079ac:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
400079b0:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
400079b4:	e28d3088 	add	r3, sp, #136	; 0x88
400079b8:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
400079bc:	e28d2084 	add	r2, sp, #132	; 0x84
400079c0:	e0622003 	rsb	r2, r2, r3
400079c4:	e0845002 	add	r5, r4, r2
400079c8:	e3540001 	cmp	r4, #1
400079cc:	e58d2064 	str	r2, [sp, #100]	; 0x64
400079d0:	e58d5034 	str	r5, [sp, #52]	; 0x34
400079d4:	da00005b 	ble	40007b48 <_svfprintf_r+0x1e6c>
400079d8:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
400079dc:	e3a04000 	mov	r4, #0
400079e0:	e2833001 	add	r3, r3, #1
400079e4:	e58d3034 	str	r3, [sp, #52]	; 0x34
400079e8:	e58d4050 	str	r4, [sp, #80]	; 0x50
400079ec:	e1c33fc3 	bic	r3, r3, r3, asr #31
400079f0:	eaffff63 	b	40007784 <_svfprintf_r+0x1aa8>
400079f4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400079f8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400079fc:	e28d2094 	add	r2, sp, #148	; 0x94
40007a00:	eb000d33 	bl	4000aed4 <__ssprint_r>
40007a04:	e3500000 	cmp	r0, #0
40007a08:	1afff974 	bne	40005fe0 <_svfprintf_r+0x304>
40007a0c:	e28d3098 	add	r3, sp, #152	; 0x98
40007a10:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007a14:	e8930018 	ldm	r3, {r3, r4}
40007a18:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007a1c:	eafffea7 	b	400074c0 <_svfprintf_r+0x17e4>
40007a20:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007a24:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007a28:	e3540000 	cmp	r4, #0
40007a2c:	d2643002 	rsble	r3, r4, #2
40007a30:	c3a03001 	movgt	r3, #1
40007a34:	e0833005 	add	r3, r3, r5
40007a38:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007a3c:	e3a08067 	mov	r8, #103	; 0x67
40007a40:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007a44:	eaffff4e 	b	40007784 <_svfprintf_r+0x1aa8>
40007a48:	e3a01002 	mov	r1, #2
40007a4c:	eafffedf 	b	400075d0 <_svfprintf_r+0x18f4>
40007a50:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40007a54:	e35c0000 	cmp	ip, #0
40007a58:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007a5c:	da00003f 	ble	40007b60 <_svfprintf_r+0x1e84>
40007a60:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007a64:	e3540000 	cmp	r4, #0
40007a68:	1a000024 	bne	40007b00 <_svfprintf_r+0x1e24>
40007a6c:	e59d5020 	ldr	r5, [sp, #32]
40007a70:	e3150001 	tst	r5, #1
40007a74:	1a000021 	bne	40007b00 <_svfprintf_r+0x1e24>
40007a78:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40007a7c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007a80:	eaffff3f 	b	40007784 <_svfprintf_r+0x1aa8>
40007a84:	e28d2092 	add	r2, sp, #146	; 0x92
40007a88:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40006cf0 <_svfprintf_r+0x1014>
40007a8c:	e0c05091 	smull	r5, r0, r1, r0
40007a90:	e1a03fc1 	asr	r3, r1, #31
40007a94:	e0633140 	rsb	r3, r3, r0, asr #2
40007a98:	e0830103 	add	r0, r3, r3, lsl #2
40007a9c:	e0410080 	sub	r0, r1, r0, lsl #1
40007aa0:	e1a01003 	mov	r1, r3
40007aa4:	e3510009 	cmp	r1, #9
40007aa8:	e1a03002 	mov	r3, r2
40007aac:	e2802030 	add	r2, r0, #48	; 0x30
40007ab0:	e5c32000 	strb	r2, [r3]
40007ab4:	e2432001 	sub	r2, r3, #1
40007ab8:	cafffff2 	bgt	40007a88 <_svfprintf_r+0x1dac>
40007abc:	e2811030 	add	r1, r1, #48	; 0x30
40007ac0:	e28dc093 	add	ip, sp, #147	; 0x93
40007ac4:	e20110ff 	and	r1, r1, #255	; 0xff
40007ac8:	e15c0002 	cmp	ip, r2
40007acc:	e5431001 	strb	r1, [r3, #-1]
40007ad0:	9a000040 	bls	40007bd8 <_svfprintf_r+0x1efc>
40007ad4:	e28d0085 	add	r0, sp, #133	; 0x85
40007ad8:	e1a02003 	mov	r2, r3
40007adc:	ea000000 	b	40007ae4 <_svfprintf_r+0x1e08>
40007ae0:	e4d21001 	ldrb	r1, [r2], #1
40007ae4:	e152000c 	cmp	r2, ip
40007ae8:	e5e01001 	strb	r1, [r0, #1]!
40007aec:	1afffffb 	bne	40007ae0 <_svfprintf_r+0x1e04>
40007af0:	e28dcf42 	add	ip, sp, #264	; 0x108
40007af4:	e063308c 	rsb	r3, r3, ip, lsl #1
40007af8:	e24330f6 	sub	r3, r3, #246	; 0xf6
40007afc:	eaffffad 	b	400079b8 <_svfprintf_r+0x1cdc>
40007b00:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007b04:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007b08:	e28c3001 	add	r3, ip, #1
40007b0c:	e0843003 	add	r3, r4, r3
40007b10:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007b14:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007b18:	eaffff19 	b	40007784 <_svfprintf_r+0x1aa8>
40007b1c:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007b20:	e1a0100a 	mov	r1, sl
40007b24:	e3a02000 	mov	r2, #0
40007b28:	e3a03000 	mov	r3, #0
40007b2c:	eb001766 	bl	4000d8cc <__aeabi_dcmpeq>
40007b30:	e3500000 	cmp	r0, #0
40007b34:	1afffebf 	bne	40007638 <_svfprintf_r+0x195c>
40007b38:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007b3c:	e26c3001 	rsb	r3, ip, #1
40007b40:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40007b44:	eafffebc 	b	4000763c <_svfprintf_r+0x1960>
40007b48:	e59dc020 	ldr	ip, [sp, #32]
40007b4c:	e21c3001 	ands	r3, ip, #1
40007b50:	1affffa0 	bne	400079d8 <_svfprintf_r+0x1cfc>
40007b54:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007b58:	e1c53fc5 	bic	r3, r5, r5, asr #31
40007b5c:	eaffff08 	b	40007784 <_svfprintf_r+0x1aa8>
40007b60:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007b64:	e3550000 	cmp	r5, #0
40007b68:	1a000004 	bne	40007b80 <_svfprintf_r+0x1ea4>
40007b6c:	e59dc020 	ldr	ip, [sp, #32]
40007b70:	e31c0001 	tst	ip, #1
40007b74:	03a03001 	moveq	r3, #1
40007b78:	058d3034 	streq	r3, [sp, #52]	; 0x34
40007b7c:	0affff00 	beq	40007784 <_svfprintf_r+0x1aa8>
40007b80:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40007b84:	e2833002 	add	r3, r3, #2
40007b88:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007b8c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007b90:	eafffefb 	b	40007784 <_svfprintf_r+0x1aa8>
40007b94:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007b98:	e5955000 	ldr	r5, [r5]
40007b9c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007ba0:	e3550000 	cmp	r5, #0
40007ba4:	e28c1004 	add	r1, ip, #4
40007ba8:	b3e04000 	mvnlt	r4, #0
40007bac:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007bb0:	e5d38001 	ldrb	r8, [r3, #1]
40007bb4:	e58d1048 	str	r1, [sp, #72]	; 0x48
40007bb8:	e1a03000 	mov	r3, r0
40007bbc:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40007bc0:	eafff891 	b	40005e0c <_svfprintf_r+0x130>
40007bc4:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40007bc8:	e3a0300c 	mov	r3, #12
40007bcc:	e5853000 	str	r3, [r5]
40007bd0:	e3e00000 	mvn	r0, #0
40007bd4:	eafff906 	b	40005ff4 <_svfprintf_r+0x318>
40007bd8:	e28d3086 	add	r3, sp, #134	; 0x86
40007bdc:	eaffff75 	b	400079b8 <_svfprintf_r+0x1cdc>
40007be0:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007be4:	eaffff64 	b	4000797c <_svfprintf_r+0x1ca0>

40007be8 <quorem>:
40007be8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007bec:	e5903010 	ldr	r3, [r0, #16]
40007bf0:	e5915010 	ldr	r5, [r1, #16]
40007bf4:	e1550003 	cmp	r5, r3
40007bf8:	e1a09000 	mov	r9, r0
40007bfc:	e24dd00c 	sub	sp, sp, #12
40007c00:	e1a0a001 	mov	sl, r1
40007c04:	c3a00000 	movgt	r0, #0
40007c08:	ca00006b 	bgt	40007dbc <quorem+0x1d4>
40007c0c:	e2455001 	sub	r5, r5, #1
40007c10:	e2814014 	add	r4, r1, #20
40007c14:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40007c18:	e2898014 	add	r8, r9, #20
40007c1c:	e2811001 	add	r1, r1, #1
40007c20:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40007c24:	eb001481 	bl	4000ce30 <__aeabi_uidiv>
40007c28:	e1a02105 	lsl	r2, r5, #2
40007c2c:	e0883002 	add	r3, r8, r2
40007c30:	e2507000 	subs	r7, r0, #0
40007c34:	e58d2000 	str	r2, [sp]
40007c38:	e0846002 	add	r6, r4, r2
40007c3c:	e58d3004 	str	r3, [sp, #4]
40007c40:	0a000030 	beq	40007d08 <quorem+0x120>
40007c44:	e3a0c000 	mov	ip, #0
40007c48:	e1a0000c 	mov	r0, ip
40007c4c:	e1a02004 	mov	r2, r4
40007c50:	e1a03008 	mov	r3, r8
40007c54:	e492e004 	ldr	lr, [r2], #4
40007c58:	e1a0b80e 	lsl	fp, lr, #16
40007c5c:	e1a0182e 	lsr	r1, lr, #16
40007c60:	e1a0b82b 	lsr	fp, fp, #16
40007c64:	e02bcb97 	mla	fp, r7, fp, ip
40007c68:	e0010197 	mul	r1, r7, r1
40007c6c:	e593e000 	ldr	lr, [r3]
40007c70:	e081182b 	add	r1, r1, fp, lsr #16
40007c74:	e1a0b80b 	lsl	fp, fp, #16
40007c78:	e040082b 	sub	r0, r0, fp, lsr #16
40007c7c:	e1a0c80e 	lsl	ip, lr, #16
40007c80:	e1a0b801 	lsl	fp, r1, #16
40007c84:	e080c82c 	add	ip, r0, ip, lsr #16
40007c88:	e1a0082b 	lsr	r0, fp, #16
40007c8c:	e060082e 	rsb	r0, r0, lr, lsr #16
40007c90:	e1a0b80c 	lsl	fp, ip, #16
40007c94:	e080084c 	add	r0, r0, ip, asr #16
40007c98:	e1a0c82b 	lsr	ip, fp, #16
40007c9c:	e18cc800 	orr	ip, ip, r0, lsl #16
40007ca0:	e1560002 	cmp	r6, r2
40007ca4:	e483c004 	str	ip, [r3], #4
40007ca8:	e1a00840 	asr	r0, r0, #16
40007cac:	e1a0c821 	lsr	ip, r1, #16
40007cb0:	2affffe7 	bcs	40007c54 <quorem+0x6c>
40007cb4:	e59d2000 	ldr	r2, [sp]
40007cb8:	e7983002 	ldr	r3, [r8, r2]
40007cbc:	e3530000 	cmp	r3, #0
40007cc0:	1a000010 	bne	40007d08 <quorem+0x120>
40007cc4:	e59d2004 	ldr	r2, [sp, #4]
40007cc8:	e2423004 	sub	r3, r2, #4
40007ccc:	e1580003 	cmp	r8, r3
40007cd0:	2a00000b 	bcs	40007d04 <quorem+0x11c>
40007cd4:	e5123004 	ldr	r3, [r2, #-4]
40007cd8:	e3530000 	cmp	r3, #0
40007cdc:	1a000008 	bne	40007d04 <quorem+0x11c>
40007ce0:	e2423008 	sub	r3, r2, #8
40007ce4:	ea000003 	b	40007cf8 <quorem+0x110>
40007ce8:	e5932000 	ldr	r2, [r3]
40007cec:	e3520000 	cmp	r2, #0
40007cf0:	e2433004 	sub	r3, r3, #4
40007cf4:	1a000002 	bne	40007d04 <quorem+0x11c>
40007cf8:	e1580003 	cmp	r8, r3
40007cfc:	e2455001 	sub	r5, r5, #1
40007d00:	3afffff8 	bcc	40007ce8 <quorem+0x100>
40007d04:	e5895010 	str	r5, [r9, #16]
40007d08:	e1a0100a 	mov	r1, sl
40007d0c:	e1a00009 	mov	r0, r9
40007d10:	eb000a4a 	bl	4000a640 <__mcmp>
40007d14:	e3500000 	cmp	r0, #0
40007d18:	ba000026 	blt	40007db8 <quorem+0x1d0>
40007d1c:	e2877001 	add	r7, r7, #1
40007d20:	e1a03008 	mov	r3, r8
40007d24:	e3a02000 	mov	r2, #0
40007d28:	e494c004 	ldr	ip, [r4], #4
40007d2c:	e5930000 	ldr	r0, [r3]
40007d30:	e1a0180c 	lsl	r1, ip, #16
40007d34:	e0422821 	sub	r2, r2, r1, lsr #16
40007d38:	e1a01800 	lsl	r1, r0, #16
40007d3c:	e0821821 	add	r1, r2, r1, lsr #16
40007d40:	e1a0c82c 	lsr	ip, ip, #16
40007d44:	e06c2820 	rsb	r2, ip, r0, lsr #16
40007d48:	e1a0a801 	lsl	sl, r1, #16
40007d4c:	e0822841 	add	r2, r2, r1, asr #16
40007d50:	e1a0182a 	lsr	r1, sl, #16
40007d54:	e1811802 	orr	r1, r1, r2, lsl #16
40007d58:	e1560004 	cmp	r6, r4
40007d5c:	e4831004 	str	r1, [r3], #4
40007d60:	e1a02842 	asr	r2, r2, #16
40007d64:	2affffef 	bcs	40007d28 <quorem+0x140>
40007d68:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40007d6c:	e3530000 	cmp	r3, #0
40007d70:	e0883105 	add	r3, r8, r5, lsl #2
40007d74:	1a00000f 	bne	40007db8 <quorem+0x1d0>
40007d78:	e2432004 	sub	r2, r3, #4
40007d7c:	e1580002 	cmp	r8, r2
40007d80:	2a00000b 	bcs	40007db4 <quorem+0x1cc>
40007d84:	e5132004 	ldr	r2, [r3, #-4]
40007d88:	e3520000 	cmp	r2, #0
40007d8c:	1a000008 	bne	40007db4 <quorem+0x1cc>
40007d90:	e2433008 	sub	r3, r3, #8
40007d94:	ea000003 	b	40007da8 <quorem+0x1c0>
40007d98:	e5932000 	ldr	r2, [r3]
40007d9c:	e3520000 	cmp	r2, #0
40007da0:	e2433004 	sub	r3, r3, #4
40007da4:	1a000002 	bne	40007db4 <quorem+0x1cc>
40007da8:	e1580003 	cmp	r8, r3
40007dac:	e2455001 	sub	r5, r5, #1
40007db0:	3afffff8 	bcc	40007d98 <quorem+0x1b0>
40007db4:	e5895010 	str	r5, [r9, #16]
40007db8:	e1a00007 	mov	r0, r7
40007dbc:	e28dd00c 	add	sp, sp, #12
40007dc0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007dc4:	e12fff1e 	bx	lr

40007dc8 <_dtoa_r>:
40007dc8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007dcc:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40007dd0:	e24dd074 	sub	sp, sp, #116	; 0x74
40007dd4:	e3510000 	cmp	r1, #0
40007dd8:	e1a04000 	mov	r4, r0
40007ddc:	e1a0a002 	mov	sl, r2
40007de0:	e1a0b003 	mov	fp, r3
40007de4:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40007de8:	0a000007 	beq	40007e0c <_dtoa_r+0x44>
40007dec:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40007df0:	e3a02001 	mov	r2, #1
40007df4:	e1a02312 	lsl	r2, r2, r3
40007df8:	e5813004 	str	r3, [r1, #4]
40007dfc:	e5812008 	str	r2, [r1, #8]
40007e00:	eb000853 	bl	40009f54 <_Bfree>
40007e04:	e3a03000 	mov	r3, #0
40007e08:	e5843040 	str	r3, [r4, #64]	; 0x40
40007e0c:	e35b0000 	cmp	fp, #0
40007e10:	b3a03001 	movlt	r3, #1
40007e14:	a3a03000 	movge	r3, #0
40007e18:	b5853000 	strlt	r3, [r5]
40007e1c:	a5853000 	strge	r3, [r5]
40007e20:	e59f3508 	ldr	r3, [pc, #1288]	; 40008330 <_dtoa_r+0x568>
40007e24:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40007e28:	a1a0900b 	movge	r9, fp
40007e2c:	e1a02003 	mov	r2, r3
40007e30:	e0093003 	and	r3, r9, r3
40007e34:	b1a0b009 	movlt	fp, r9
40007e38:	e1530002 	cmp	r3, r2
40007e3c:	0a000013 	beq	40007e90 <_dtoa_r+0xc8>
40007e40:	e1a0000a 	mov	r0, sl
40007e44:	e1a0100b 	mov	r1, fp
40007e48:	e3a02000 	mov	r2, #0
40007e4c:	e3a03000 	mov	r3, #0
40007e50:	eb00169d 	bl	4000d8cc <__aeabi_dcmpeq>
40007e54:	e2508000 	subs	r8, r0, #0
40007e58:	0a00001e 	beq	40007ed8 <_dtoa_r+0x110>
40007e5c:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40007e60:	e35c0000 	cmp	ip, #0
40007e64:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40007e68:	e3a03001 	mov	r3, #1
40007e6c:	e58c3000 	str	r3, [ip]
40007e70:	0a00009c 	beq	400080e8 <_dtoa_r+0x320>
40007e74:	e59f04b8 	ldr	r0, [pc, #1208]	; 40008334 <_dtoa_r+0x56c>
40007e78:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40007e7c:	e58c0000 	str	r0, [ip]
40007e80:	e2400001 	sub	r0, r0, #1
40007e84:	e28dd074 	add	sp, sp, #116	; 0x74
40007e88:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007e8c:	e12fff1e 	bx	lr
40007e90:	e59f34a0 	ldr	r3, [pc, #1184]	; 40008338 <_dtoa_r+0x570>
40007e94:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40007e98:	e35a0000 	cmp	sl, #0
40007e9c:	e58c3000 	str	r3, [ip]
40007ea0:	0a00007e 	beq	400080a0 <_dtoa_r+0x2d8>
40007ea4:	e59f0490 	ldr	r0, [pc, #1168]	; 4000833c <_dtoa_r+0x574>
40007ea8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40007eac:	e35c0000 	cmp	ip, #0
40007eb0:	0afffff3 	beq	40007e84 <_dtoa_r+0xbc>
40007eb4:	e5d03003 	ldrb	r3, [r0, #3]
40007eb8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40007ebc:	e3530000 	cmp	r3, #0
40007ec0:	12803008 	addne	r3, r0, #8
40007ec4:	02803003 	addeq	r3, r0, #3
40007ec8:	e58c3000 	str	r3, [ip]
40007ecc:	e28dd074 	add	sp, sp, #116	; 0x74
40007ed0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007ed4:	e12fff1e 	bx	lr
40007ed8:	e28d206c 	add	r2, sp, #108	; 0x6c
40007edc:	e28d3068 	add	r3, sp, #104	; 0x68
40007ee0:	e88d000c 	stm	sp, {r2, r3}
40007ee4:	e1a00004 	mov	r0, r4
40007ee8:	e1a0200a 	mov	r2, sl
40007eec:	e1a0300b 	mov	r3, fp
40007ef0:	eb000a89 	bl	4000a91c <__d2b>
40007ef4:	e1b05a29 	lsrs	r5, r9, #20
40007ef8:	e58d0030 	str	r0, [sp, #48]	; 0x30
40007efc:	1a00006f 	bne	400080c0 <_dtoa_r+0x2f8>
40007f00:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
40007f04:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
40007f08:	e3e03e41 	mvn	r3, #1040	; 0x410
40007f0c:	e0885005 	add	r5, r8, r5
40007f10:	e1550003 	cmp	r5, r3
40007f14:	a2850e41 	addge	r0, r5, #1040	; 0x410
40007f18:	a2800002 	addge	r0, r0, #2
40007f1c:	a1a0003a 	lsrge	r0, sl, r0
40007f20:	b59f0418 	ldrlt	r0, [pc, #1048]	; 40008340 <_dtoa_r+0x578>
40007f24:	a283301f 	addge	r3, r3, #31
40007f28:	a0653003 	rsbge	r3, r5, r3
40007f2c:	b0650000 	rsblt	r0, r5, r0
40007f30:	a1800319 	orrge	r0, r0, r9, lsl r3
40007f34:	b1a0001a 	lsllt	r0, sl, r0
40007f38:	eb0014c9 	bl	4000d264 <__aeabi_ui2d>
40007f3c:	e3a0c001 	mov	ip, #1
40007f40:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
40007f44:	e2455001 	sub	r5, r5, #1
40007f48:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
40007f4c:	e3a02000 	mov	r2, #0
40007f50:	e59f33ec 	ldr	r3, [pc, #1004]	; 40008344 <_dtoa_r+0x57c>
40007f54:	eb0013fd 	bl	4000cf50 <__aeabi_dsub>
40007f58:	e28f3fee 	add	r3, pc, #952	; 0x3b8
40007f5c:	e893000c 	ldm	r3, {r2, r3}
40007f60:	eb0014ff 	bl	4000d364 <__aeabi_dmul>
40007f64:	e28f3fed 	add	r3, pc, #948	; 0x3b4
40007f68:	e893000c 	ldm	r3, {r2, r3}
40007f6c:	eb0013f8 	bl	4000cf54 <__adddf3>
40007f70:	e1a06000 	mov	r6, r0
40007f74:	e1a00005 	mov	r0, r5
40007f78:	e1a07001 	mov	r7, r1
40007f7c:	eb0014c1 	bl	4000d288 <__aeabi_i2d>
40007f80:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
40007f84:	e893000c 	ldm	r3, {r2, r3}
40007f88:	eb0014f5 	bl	4000d364 <__aeabi_dmul>
40007f8c:	e1a02000 	mov	r2, r0
40007f90:	e1a03001 	mov	r3, r1
40007f94:	e1a00006 	mov	r0, r6
40007f98:	e1a01007 	mov	r1, r7
40007f9c:	eb0013ec 	bl	4000cf54 <__adddf3>
40007fa0:	e1a06000 	mov	r6, r0
40007fa4:	e1a07001 	mov	r7, r1
40007fa8:	eb001665 	bl	4000d944 <__aeabi_d2iz>
40007fac:	e1a01007 	mov	r1, r7
40007fb0:	e58d0018 	str	r0, [sp, #24]
40007fb4:	e3a02000 	mov	r2, #0
40007fb8:	e1a00006 	mov	r0, r6
40007fbc:	e3a03000 	mov	r3, #0
40007fc0:	eb001647 	bl	4000d8e4 <__aeabi_dcmplt>
40007fc4:	e3500000 	cmp	r0, #0
40007fc8:	1a00019a 	bne	40008638 <_dtoa_r+0x870>
40007fcc:	e59dc018 	ldr	ip, [sp, #24]
40007fd0:	e35c0016 	cmp	ip, #22
40007fd4:	83a0c001 	movhi	ip, #1
40007fd8:	858dc044 	strhi	ip, [sp, #68]	; 0x44
40007fdc:	8a00000c 	bhi	40008014 <_dtoa_r+0x24c>
40007fe0:	e59f3370 	ldr	r3, [pc, #880]	; 40008358 <_dtoa_r+0x590>
40007fe4:	e083318c 	add	r3, r3, ip, lsl #3
40007fe8:	e8930003 	ldm	r3, {r0, r1}
40007fec:	e1a0200a 	mov	r2, sl
40007ff0:	e1a0300b 	mov	r3, fp
40007ff4:	eb00164c 	bl	4000d92c <__aeabi_dcmpgt>
40007ff8:	e3500000 	cmp	r0, #0
40007ffc:	159dc018 	ldrne	ip, [sp, #24]
40008000:	124cc001 	subne	ip, ip, #1
40008004:	158dc018 	strne	ip, [sp, #24]
40008008:	13a0c000 	movne	ip, #0
4000800c:	158dc044 	strne	ip, [sp, #68]	; 0x44
40008010:	058d0044 	streq	r0, [sp, #68]	; 0x44
40008014:	e0655008 	rsb	r5, r5, r8
40008018:	e2555001 	subs	r5, r5, #1
4000801c:	4265c000 	rsbmi	ip, r5, #0
40008020:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
40008024:	53a0c000 	movpl	ip, #0
40008028:	43a0c000 	movmi	ip, #0
4000802c:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
40008030:	e58d5024 	str	r5, [sp, #36]	; 0x24
40008034:	458dc024 	strmi	ip, [sp, #36]	; 0x24
40008038:	e59dc018 	ldr	ip, [sp, #24]
4000803c:	e35c0000 	cmp	ip, #0
40008040:	ba000186 	blt	40008660 <_dtoa_r+0x898>
40008044:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40008048:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000804c:	e081100c 	add	r1, r1, ip
40008050:	e3a0c000 	mov	ip, #0
40008054:	e58d1024 	str	r1, [sp, #36]	; 0x24
40008058:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000805c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008060:	e35c0009 	cmp	ip, #9
40008064:	8a000021 	bhi	400080f0 <_dtoa_r+0x328>
40008068:	e35c0005 	cmp	ip, #5
4000806c:	c24cc004 	subgt	ip, ip, #4
40008070:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
40008074:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008078:	e24c3002 	sub	r3, ip, #2
4000807c:	c3a05000 	movgt	r5, #0
40008080:	d3a05001 	movle	r5, #1
40008084:	e3530003 	cmp	r3, #3
40008088:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
4000808c:	ea000019 	b	400080f8 <_dtoa_r+0x330>
40008090:	40008708 	andmi	r8, r0, r8, lsl #14
40008094:	40008a60 	andmi	r8, r0, r0, ror #20
40008098:	40008a9c 	mulmi	r0, ip, sl
4000809c:	400090f4 	strdmi	r9, [r0], -r4
400080a0:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
400080a4:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
400080a8:	e59f2298 	ldr	r2, [pc, #664]	; 40008348 <_dtoa_r+0x580>
400080ac:	e59f3288 	ldr	r3, [pc, #648]	; 4000833c <_dtoa_r+0x574>
400080b0:	e3500000 	cmp	r0, #0
400080b4:	01a00002 	moveq	r0, r2
400080b8:	11a00003 	movne	r0, r3
400080bc:	eaffff79 	b	40007ea8 <_dtoa_r+0xe0>
400080c0:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400080c4:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400080c8:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
400080cc:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
400080d0:	e58d805c 	str	r8, [sp, #92]	; 0x5c
400080d4:	e1a0000a 	mov	r0, sl
400080d8:	e2455003 	sub	r5, r5, #3
400080dc:	e3831603 	orr	r1, r3, #3145728	; 0x300000
400080e0:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
400080e4:	eaffff98 	b	40007f4c <_dtoa_r+0x184>
400080e8:	e59f025c 	ldr	r0, [pc, #604]	; 4000834c <_dtoa_r+0x584>
400080ec:	eaffff64 	b	40007e84 <_dtoa_r+0xbc>
400080f0:	e3a0c000 	mov	ip, #0
400080f4:	e58dc098 	str	ip, [sp, #152]	; 0x98
400080f8:	e3a05000 	mov	r5, #0
400080fc:	e5845044 	str	r5, [r4, #68]	; 0x44
40008100:	e1a01005 	mov	r1, r5
40008104:	e1a00004 	mov	r0, r4
40008108:	eb00076e 	bl	40009ec8 <_Balloc>
4000810c:	e3e0c000 	mvn	ip, #0
40008110:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40008114:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008118:	e3a0c001 	mov	ip, #1
4000811c:	e58d0020 	str	r0, [sp, #32]
40008120:	e58d509c 	str	r5, [sp, #156]	; 0x9c
40008124:	e5840040 	str	r0, [r4, #64]	; 0x40
40008128:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000812c:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
40008130:	e3530000 	cmp	r3, #0
40008134:	ba00009b 	blt	400083a8 <_dtoa_r+0x5e0>
40008138:	e59dc018 	ldr	ip, [sp, #24]
4000813c:	e35c000e 	cmp	ip, #14
40008140:	ca000098 	bgt	400083a8 <_dtoa_r+0x5e0>
40008144:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008148:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000814c:	e1a02fa1 	lsr	r2, r1, #31
40008150:	e35c0000 	cmp	ip, #0
40008154:	c3a02000 	movgt	r2, #0
40008158:	d2022001 	andle	r2, r2, #1
4000815c:	e59f31f4 	ldr	r3, [pc, #500]	; 40008358 <_dtoa_r+0x590>
40008160:	e59dc018 	ldr	ip, [sp, #24]
40008164:	e083318c 	add	r3, r3, ip, lsl #3
40008168:	e3520000 	cmp	r2, #0
4000816c:	e8930006 	ldm	r3, {r1, r2}
40008170:	e58d1010 	str	r1, [sp, #16]
40008174:	e58d2014 	str	r2, [sp, #20]
40008178:	1a000341 	bne	40008e84 <_dtoa_r+0x10bc>
4000817c:	e28d3010 	add	r3, sp, #16
40008180:	e893000c 	ldm	r3, {r2, r3}
40008184:	e1a0000a 	mov	r0, sl
40008188:	e1a0100b 	mov	r1, fp
4000818c:	eb001518 	bl	4000d5f4 <__aeabi_ddiv>
40008190:	eb0015eb 	bl	4000d944 <__aeabi_d2iz>
40008194:	e1a08000 	mov	r8, r0
40008198:	eb00143a 	bl	4000d288 <__aeabi_i2d>
4000819c:	e28d3010 	add	r3, sp, #16
400081a0:	e893000c 	ldm	r3, {r2, r3}
400081a4:	eb00146e 	bl	4000d364 <__aeabi_dmul>
400081a8:	e1a03001 	mov	r3, r1
400081ac:	e1a02000 	mov	r2, r0
400081b0:	e1a0100b 	mov	r1, fp
400081b4:	e1a0000a 	mov	r0, sl
400081b8:	eb001364 	bl	4000cf50 <__aeabi_dsub>
400081bc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400081c0:	e35c0001 	cmp	ip, #1
400081c4:	e59dc020 	ldr	ip, [sp, #32]
400081c8:	e28cc001 	add	ip, ip, #1
400081cc:	e58dc058 	str	ip, [sp, #88]	; 0x58
400081d0:	e59dc020 	ldr	ip, [sp, #32]
400081d4:	e2883030 	add	r3, r8, #48	; 0x30
400081d8:	e1a06000 	mov	r6, r0
400081dc:	e1a07001 	mov	r7, r1
400081e0:	e5cc3000 	strb	r3, [ip]
400081e4:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
400081e8:	0a000035 	beq	400082c4 <_dtoa_r+0x4fc>
400081ec:	e3a02000 	mov	r2, #0
400081f0:	e59f3168 	ldr	r3, [pc, #360]	; 40008360 <_dtoa_r+0x598>
400081f4:	eb00145a 	bl	4000d364 <__aeabi_dmul>
400081f8:	e3a02000 	mov	r2, #0
400081fc:	e3a03000 	mov	r3, #0
40008200:	e1a06000 	mov	r6, r0
40008204:	e1a07001 	mov	r7, r1
40008208:	eb0015af 	bl	4000d8cc <__aeabi_dcmpeq>
4000820c:	e3500000 	cmp	r0, #0
40008210:	1a00049a 	bne	40009480 <_dtoa_r+0x16b8>
40008214:	e59dc020 	ldr	ip, [sp, #32]
40008218:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000821c:	e58d401c 	str	r4, [sp, #28]
40008220:	e08c9001 	add	r9, ip, r1
40008224:	e28ca002 	add	sl, ip, #2
40008228:	e28d5010 	add	r5, sp, #16
4000822c:	e8950030 	ldm	r5, {r4, r5}
40008230:	ea000008 	b	40008258 <_dtoa_r+0x490>
40008234:	eb00144a 	bl	4000d364 <__aeabi_dmul>
40008238:	e3a02000 	mov	r2, #0
4000823c:	e3a03000 	mov	r3, #0
40008240:	e1a06000 	mov	r6, r0
40008244:	e1a07001 	mov	r7, r1
40008248:	eb00159f 	bl	4000d8cc <__aeabi_dcmpeq>
4000824c:	e3500000 	cmp	r0, #0
40008250:	e28aa001 	add	sl, sl, #1
40008254:	1a000410 	bne	4000929c <_dtoa_r+0x14d4>
40008258:	e1a02004 	mov	r2, r4
4000825c:	e1a03005 	mov	r3, r5
40008260:	e1a00006 	mov	r0, r6
40008264:	e1a01007 	mov	r1, r7
40008268:	eb0014e1 	bl	4000d5f4 <__aeabi_ddiv>
4000826c:	eb0015b4 	bl	4000d944 <__aeabi_d2iz>
40008270:	e1a08000 	mov	r8, r0
40008274:	eb001403 	bl	4000d288 <__aeabi_i2d>
40008278:	e1a02004 	mov	r2, r4
4000827c:	e1a03005 	mov	r3, r5
40008280:	eb001437 	bl	4000d364 <__aeabi_dmul>
40008284:	e1a02000 	mov	r2, r0
40008288:	e1a03001 	mov	r3, r1
4000828c:	e1a00006 	mov	r0, r6
40008290:	e1a01007 	mov	r1, r7
40008294:	eb00132d 	bl	4000cf50 <__aeabi_dsub>
40008298:	e288c030 	add	ip, r8, #48	; 0x30
4000829c:	e15a0009 	cmp	sl, r9
400082a0:	e1a06000 	mov	r6, r0
400082a4:	e1a07001 	mov	r7, r1
400082a8:	e3a02000 	mov	r2, #0
400082ac:	e59f30ac 	ldr	r3, [pc, #172]	; 40008360 <_dtoa_r+0x598>
400082b0:	e54ac001 	strb	ip, [sl, #-1]
400082b4:	e1a0b00a 	mov	fp, sl
400082b8:	1affffdd 	bne	40008234 <_dtoa_r+0x46c>
400082bc:	e59d401c 	ldr	r4, [sp, #28]
400082c0:	e1a0500a 	mov	r5, sl
400082c4:	e1a02006 	mov	r2, r6
400082c8:	e1a03007 	mov	r3, r7
400082cc:	e1a00006 	mov	r0, r6
400082d0:	e1a01007 	mov	r1, r7
400082d4:	eb00131e 	bl	4000cf54 <__adddf3>
400082d8:	e1a06000 	mov	r6, r0
400082dc:	e1a07001 	mov	r7, r1
400082e0:	e1a02006 	mov	r2, r6
400082e4:	e28d1010 	add	r1, sp, #16
400082e8:	e8910003 	ldm	r1, {r0, r1}
400082ec:	e1a03007 	mov	r3, r7
400082f0:	eb00157b 	bl	4000d8e4 <__aeabi_dcmplt>
400082f4:	e3500000 	cmp	r0, #0
400082f8:	0a000429 	beq	400093a4 <_dtoa_r+0x15dc>
400082fc:	e59dc018 	ldr	ip, [sp, #24]
40008300:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008304:	e59d9020 	ldr	r9, [sp, #32]
40008308:	e5558001 	ldrb	r8, [r5, #-1]
4000830c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008310:	ea000019 	b	4000837c <_dtoa_r+0x5b4>
40008314:	e1a00000 	nop			; (mov r0, r0)
40008318:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
4000831c:	3fd287a7 	svccc	0x00d287a7
40008320:	8b60c8b3 	blhi	4183a5f4 <__ZI_LIMIT__+0x1822ddc>
40008324:	3fc68a28 	svccc	0x00c68a28
40008328:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
4000832c:	3fd34413 	svccc	0x00d34413
40008330:	7ff00000 	svcvc	0x00f00000	; IMB
40008334:	40016b4d 	andmi	r6, r1, sp, asr #22
40008338:	0000270f 	andeq	r2, r0, pc, lsl #14
4000833c:	40016b5c 	andmi	r6, r1, ip, asr fp
40008340:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
40008344:	3ff80000 	svccc	0x00f80000
40008348:	40016b50 	andmi	r6, r1, r0, asr fp
4000834c:	40016b4c 	andmi	r6, r1, ip, asr #22
40008350:	3ff00000 	svccc	0x00f00000	; IMB
40008354:	400168c8 	andmi	r6, r1, r8, asr #17
40008358:	400167d8 	ldrdmi	r6, [r1], -r8
4000835c:	40140000 	andsmi	r0, r4, r0
40008360:	40240000 	eormi	r0, r4, r0
40008364:	401c0000 	andsmi	r0, ip, r0
40008368:	3fe00000 	svccc	0x00e00000
4000836c:	e1550001 	cmp	r5, r1
40008370:	0a000392 	beq	400091c0 <_dtoa_r+0x13f8>
40008374:	e5558002 	ldrb	r8, [r5, #-2]
40008378:	e1a05003 	mov	r5, r3
4000837c:	e3580039 	cmp	r8, #57	; 0x39
40008380:	e1a02005 	mov	r2, r5
40008384:	e2453001 	sub	r3, r5, #1
40008388:	0afffff7 	beq	4000836c <_dtoa_r+0x5a4>
4000838c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008390:	e2882001 	add	r2, r8, #1
40008394:	e58d5020 	str	r5, [sp, #32]
40008398:	e58dc018 	str	ip, [sp, #24]
4000839c:	e20220ff 	and	r2, r2, #255	; 0xff
400083a0:	e5c32000 	strb	r2, [r3]
400083a4:	ea00008e 	b	400085e4 <_dtoa_r+0x81c>
400083a8:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
400083ac:	e35c0000 	cmp	ip, #0
400083b0:	1a0000b3 	bne	40008684 <_dtoa_r+0x8bc>
400083b4:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
400083b8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400083bc:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
400083c0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400083c4:	e35c0000 	cmp	ip, #0
400083c8:	c3550000 	cmpgt	r5, #0
400083cc:	da000009 	ble	400083f8 <_dtoa_r+0x630>
400083d0:	e1a0300c 	mov	r3, ip
400083d4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400083d8:	e1530005 	cmp	r3, r5
400083dc:	a1a03005 	movge	r3, r5
400083e0:	e063c00c 	rsb	ip, r3, ip
400083e4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400083e8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400083ec:	e063c00c 	rsb	ip, r3, ip
400083f0:	e58dc024 	str	ip, [sp, #36]	; 0x24
400083f4:	e0635005 	rsb	r5, r3, r5
400083f8:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400083fc:	e35c0000 	cmp	ip, #0
40008400:	da000015 	ble	4000845c <_dtoa_r+0x694>
40008404:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008408:	e35c0000 	cmp	ip, #0
4000840c:	0a000347 	beq	40009130 <_dtoa_r+0x1368>
40008410:	e3560000 	cmp	r6, #0
40008414:	da00000d 	ble	40008450 <_dtoa_r+0x688>
40008418:	e1a01008 	mov	r1, r8
4000841c:	e1a02006 	mov	r2, r6
40008420:	e1a00004 	mov	r0, r4
40008424:	eb000801 	bl	4000a430 <__pow5mult>
40008428:	e1a08000 	mov	r8, r0
4000842c:	e1a01008 	mov	r1, r8
40008430:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
40008434:	e1a00004 	mov	r0, r4
40008438:	eb000782 	bl	4000a248 <__multiply>
4000843c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008440:	e1a07000 	mov	r7, r0
40008444:	e1a00004 	mov	r0, r4
40008448:	eb0006c1 	bl	40009f54 <_Bfree>
4000844c:	e58d7030 	str	r7, [sp, #48]	; 0x30
40008450:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008454:	e05c2006 	subs	r2, ip, r6
40008458:	1a000378 	bne	40009240 <_dtoa_r+0x1478>
4000845c:	e1a00004 	mov	r0, r4
40008460:	e3a01001 	mov	r1, #1
40008464:	eb00076e 	bl	4000a224 <__i2b>
40008468:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000846c:	e35c0000 	cmp	ip, #0
40008470:	e1a06000 	mov	r6, r0
40008474:	da000004 	ble	4000848c <_dtoa_r+0x6c4>
40008478:	e1a01000 	mov	r1, r0
4000847c:	e1a0200c 	mov	r2, ip
40008480:	e1a00004 	mov	r0, r4
40008484:	eb0007e9 	bl	4000a430 <__pow5mult>
40008488:	e1a06000 	mov	r6, r0
4000848c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008490:	e35c0001 	cmp	ip, #1
40008494:	da00028a 	ble	40008ec4 <_dtoa_r+0x10fc>
40008498:	e3a07000 	mov	r7, #0
4000849c:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
400084a0:	e35c0000 	cmp	ip, #0
400084a4:	03a00001 	moveq	r0, #1
400084a8:	1a000251 	bne	40008df4 <_dtoa_r+0x102c>
400084ac:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400084b0:	e080300c 	add	r3, r0, ip
400084b4:	e213301f 	ands	r3, r3, #31
400084b8:	0a0001a0 	beq	40008b40 <_dtoa_r+0xd78>
400084bc:	e2632020 	rsb	r2, r3, #32
400084c0:	e3520004 	cmp	r2, #4
400084c4:	da0003f9 	ble	400094b0 <_dtoa_r+0x16e8>
400084c8:	e263301c 	rsb	r3, r3, #28
400084cc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400084d0:	e08cc003 	add	ip, ip, r3
400084d4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400084d8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400084dc:	e08cc003 	add	ip, ip, r3
400084e0:	e58dc024 	str	ip, [sp, #36]	; 0x24
400084e4:	e0855003 	add	r5, r5, r3
400084e8:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400084ec:	e35c0000 	cmp	ip, #0
400084f0:	da000004 	ble	40008508 <_dtoa_r+0x740>
400084f4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400084f8:	e1a0200c 	mov	r2, ip
400084fc:	e1a00004 	mov	r0, r4
40008500:	eb00080b 	bl	4000a534 <__lshift>
40008504:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008508:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000850c:	e35c0000 	cmp	ip, #0
40008510:	da000004 	ble	40008528 <_dtoa_r+0x760>
40008514:	e1a01006 	mov	r1, r6
40008518:	e1a0200c 	mov	r2, ip
4000851c:	e1a00004 	mov	r0, r4
40008520:	eb000803 	bl	4000a534 <__lshift>
40008524:	e1a06000 	mov	r6, r0
40008528:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000852c:	e35c0000 	cmp	ip, #0
40008530:	1a000235 	bne	40008e0c <_dtoa_r+0x1044>
40008534:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008538:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000853c:	e35c0002 	cmp	ip, #2
40008540:	d3a03000 	movle	r3, #0
40008544:	c3a03001 	movgt	r3, #1
40008548:	e3510000 	cmp	r1, #0
4000854c:	c3a03000 	movgt	r3, #0
40008550:	e3530000 	cmp	r3, #0
40008554:	0a00017b 	beq	40008b48 <_dtoa_r+0xd80>
40008558:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000855c:	e35c0000 	cmp	ip, #0
40008560:	1a000170 	bne	40008b28 <_dtoa_r+0xd60>
40008564:	e1a01006 	mov	r1, r6
40008568:	e1a0300c 	mov	r3, ip
4000856c:	e3a02005 	mov	r2, #5
40008570:	e1a00004 	mov	r0, r4
40008574:	eb00067d 	bl	40009f70 <__multadd>
40008578:	e1a06000 	mov	r6, r0
4000857c:	e1a01006 	mov	r1, r6
40008580:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40008584:	eb00082d 	bl	4000a640 <__mcmp>
40008588:	e3500000 	cmp	r0, #0
4000858c:	da000165 	ble	40008b28 <_dtoa_r+0xd60>
40008590:	e59dc018 	ldr	ip, [sp, #24]
40008594:	e28cc001 	add	ip, ip, #1
40008598:	e58dc018 	str	ip, [sp, #24]
4000859c:	e59dc020 	ldr	ip, [sp, #32]
400085a0:	e3a03031 	mov	r3, #49	; 0x31
400085a4:	e5cc3000 	strb	r3, [ip]
400085a8:	e1a0900c 	mov	r9, ip
400085ac:	e28cc001 	add	ip, ip, #1
400085b0:	e58dc020 	str	ip, [sp, #32]
400085b4:	e3a05000 	mov	r5, #0
400085b8:	e1a01006 	mov	r1, r6
400085bc:	e1a00004 	mov	r0, r4
400085c0:	eb000663 	bl	40009f54 <_Bfree>
400085c4:	e3580000 	cmp	r8, #0
400085c8:	0a000005 	beq	400085e4 <_dtoa_r+0x81c>
400085cc:	e1550008 	cmp	r5, r8
400085d0:	13550000 	cmpne	r5, #0
400085d4:	1a000198 	bne	40008c3c <_dtoa_r+0xe74>
400085d8:	e1a01008 	mov	r1, r8
400085dc:	e1a00004 	mov	r0, r4
400085e0:	eb00065b 	bl	40009f54 <_Bfree>
400085e4:	e1a00004 	mov	r0, r4
400085e8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400085ec:	eb000658 	bl	40009f54 <_Bfree>
400085f0:	e59dc018 	ldr	ip, [sp, #24]
400085f4:	e28c3001 	add	r3, ip, #1
400085f8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400085fc:	e35c0000 	cmp	ip, #0
40008600:	e59dc020 	ldr	ip, [sp, #32]
40008604:	e3a02000 	mov	r2, #0
40008608:	e5cc2000 	strb	r2, [ip]
4000860c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008610:	01a00009 	moveq	r0, r9
40008614:	e58c3000 	str	r3, [ip]
40008618:	0afffe19 	beq	40007e84 <_dtoa_r+0xbc>
4000861c:	e59dc020 	ldr	ip, [sp, #32]
40008620:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
40008624:	e1a00009 	mov	r0, r9
40008628:	e581c000 	str	ip, [r1]
4000862c:	e28dd074 	add	sp, sp, #116	; 0x74
40008630:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008634:	e12fff1e 	bx	lr
40008638:	e59d0018 	ldr	r0, [sp, #24]
4000863c:	eb001311 	bl	4000d288 <__aeabi_i2d>
40008640:	e1a02006 	mov	r2, r6
40008644:	e1a03007 	mov	r3, r7
40008648:	eb00149f 	bl	4000d8cc <__aeabi_dcmpeq>
4000864c:	e3500000 	cmp	r0, #0
40008650:	059dc018 	ldreq	ip, [sp, #24]
40008654:	024cc001 	subeq	ip, ip, #1
40008658:	058dc018 	streq	ip, [sp, #24]
4000865c:	eafffe5a 	b	40007fcc <_dtoa_r+0x204>
40008660:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008664:	e59d1018 	ldr	r1, [sp, #24]
40008668:	e061c00c 	rsb	ip, r1, ip
4000866c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008670:	e261c000 	rsb	ip, r1, #0
40008674:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008678:	e3a0c000 	mov	ip, #0
4000867c:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008680:	eafffe75 	b	4000805c <_dtoa_r+0x294>
40008684:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008688:	e35c0001 	cmp	ip, #1
4000868c:	da0002f8 	ble	40009274 <_dtoa_r+0x14ac>
40008690:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008694:	e24c6001 	sub	r6, ip, #1
40008698:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000869c:	e15c0006 	cmp	ip, r6
400086a0:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
400086a4:	b06c3006 	rsblt	r3, ip, r6
400086a8:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
400086ac:	b08cc003 	addlt	ip, ip, r3
400086b0:	a066600c 	rsbge	r6, r6, ip
400086b4:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
400086b8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400086bc:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
400086c0:	b3a06000 	movlt	r6, #0
400086c4:	e35c0000 	cmp	ip, #0
400086c8:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
400086cc:	a28d3028 	addge	r3, sp, #40	; 0x28
400086d0:	a8930028 	ldmge	r3, {r3, r5}
400086d4:	b06c5001 	rsblt	r5, ip, r1
400086d8:	b3a03000 	movlt	r3, #0
400086dc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400086e0:	e08cc003 	add	ip, ip, r3
400086e4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400086e8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400086ec:	e1a00004 	mov	r0, r4
400086f0:	e08cc003 	add	ip, ip, r3
400086f4:	e3a01001 	mov	r1, #1
400086f8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400086fc:	eb0006c8 	bl	4000a224 <__i2b>
40008700:	e1a08000 	mov	r8, r0
40008704:	eaffff2d 	b	400083c0 <_dtoa_r+0x5f8>
40008708:	e3a0c000 	mov	ip, #0
4000870c:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008710:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008714:	e3510000 	cmp	r1, #0
40008718:	da000278 	ble	40009100 <_dtoa_r+0x1338>
4000871c:	e58d103c 	str	r1, [sp, #60]	; 0x3c
40008720:	e58d1028 	str	r1, [sp, #40]	; 0x28
40008724:	e351000e 	cmp	r1, #14
40008728:	83a05000 	movhi	r5, #0
4000872c:	92055001 	andls	r5, r5, #1
40008730:	e1a0c001 	mov	ip, r1
40008734:	e3a01000 	mov	r1, #0
40008738:	e35c0017 	cmp	ip, #23
4000873c:	e5841044 	str	r1, [r4, #68]	; 0x44
40008740:	9a000008 	bls	40008768 <_dtoa_r+0x9a0>
40008744:	e3a02001 	mov	r2, #1
40008748:	e3a03004 	mov	r3, #4
4000874c:	e1a03083 	lsl	r3, r3, #1
40008750:	e2830014 	add	r0, r3, #20
40008754:	e150000c 	cmp	r0, ip
40008758:	e1a01002 	mov	r1, r2
4000875c:	e2822001 	add	r2, r2, #1
40008760:	9afffff9 	bls	4000874c <_dtoa_r+0x984>
40008764:	e5841044 	str	r1, [r4, #68]	; 0x44
40008768:	e1a00004 	mov	r0, r4
4000876c:	eb0005d5 	bl	40009ec8 <_Balloc>
40008770:	e3550000 	cmp	r5, #0
40008774:	e58d0020 	str	r0, [sp, #32]
40008778:	e5840040 	str	r0, [r4, #64]	; 0x40
4000877c:	0afffe6a 	beq	4000812c <_dtoa_r+0x364>
40008780:	e59dc018 	ldr	ip, [sp, #24]
40008784:	e35c0000 	cmp	ip, #0
40008788:	e58da050 	str	sl, [sp, #80]	; 0x50
4000878c:	e58db054 	str	fp, [sp, #84]	; 0x54
40008790:	da000131 	ble	40008c5c <_dtoa_r+0xe94>
40008794:	e51f2444 	ldr	r2, [pc, #-1092]	; 40008358 <_dtoa_r+0x590>
40008798:	e20c300f 	and	r3, ip, #15
4000879c:	e1a0524c 	asr	r5, ip, #4
400087a0:	e0823183 	add	r3, r2, r3, lsl #3
400087a4:	e3150010 	tst	r5, #16
400087a8:	e89300c0 	ldm	r3, {r6, r7}
400087ac:	0a00011e 	beq	40008c2c <_dtoa_r+0xe64>
400087b0:	e51f3464 	ldr	r3, [pc, #-1124]	; 40008354 <_dtoa_r+0x58c>
400087b4:	e1a0000a 	mov	r0, sl
400087b8:	e1a0100b 	mov	r1, fp
400087bc:	e2833020 	add	r3, r3, #32
400087c0:	e893000c 	ldm	r3, {r2, r3}
400087c4:	eb00138a 	bl	4000d5f4 <__aeabi_ddiv>
400087c8:	e205500f 	and	r5, r5, #15
400087cc:	e1a0a000 	mov	sl, r0
400087d0:	e1a0b001 	mov	fp, r1
400087d4:	e3a08003 	mov	r8, #3
400087d8:	e3550000 	cmp	r5, #0
400087dc:	0a00000b 	beq	40008810 <_dtoa_r+0xa48>
400087e0:	e51f9494 	ldr	r9, [pc, #-1172]	; 40008354 <_dtoa_r+0x58c>
400087e4:	e1a00006 	mov	r0, r6
400087e8:	e1a01007 	mov	r1, r7
400087ec:	e3150001 	tst	r5, #1
400087f0:	1899000c 	ldmne	r9, {r2, r3}
400087f4:	12888001 	addne	r8, r8, #1
400087f8:	1b0012d9 	blne	4000d364 <__aeabi_dmul>
400087fc:	e1b050c5 	asrs	r5, r5, #1
40008800:	e2899008 	add	r9, r9, #8
40008804:	1afffff8 	bne	400087ec <_dtoa_r+0xa24>
40008808:	e1a06000 	mov	r6, r0
4000880c:	e1a07001 	mov	r7, r1
40008810:	e1a02006 	mov	r2, r6
40008814:	e1a03007 	mov	r3, r7
40008818:	e1a0000a 	mov	r0, sl
4000881c:	e1a0100b 	mov	r1, fp
40008820:	eb001373 	bl	4000d5f4 <__aeabi_ddiv>
40008824:	e1a06000 	mov	r6, r0
40008828:	e1a07001 	mov	r7, r1
4000882c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008830:	e35c0000 	cmp	ip, #0
40008834:	0a000006 	beq	40008854 <_dtoa_r+0xa8c>
40008838:	e1a00006 	mov	r0, r6
4000883c:	e1a01007 	mov	r1, r7
40008840:	e3a02000 	mov	r2, #0
40008844:	e51f34fc 	ldr	r3, [pc, #-1276]	; 40008350 <_dtoa_r+0x588>
40008848:	eb001425 	bl	4000d8e4 <__aeabi_dcmplt>
4000884c:	e3500000 	cmp	r0, #0
40008850:	1a00023c 	bne	40009148 <_dtoa_r+0x1380>
40008854:	e1a00008 	mov	r0, r8
40008858:	eb00128a 	bl	4000d288 <__aeabi_i2d>
4000885c:	e1a02006 	mov	r2, r6
40008860:	e1a03007 	mov	r3, r7
40008864:	eb0012be 	bl	4000d364 <__aeabi_dmul>
40008868:	e3a02000 	mov	r2, #0
4000886c:	e51f3510 	ldr	r3, [pc, #-1296]	; 40008364 <_dtoa_r+0x59c>
40008870:	eb0011b7 	bl	4000cf54 <__adddf3>
40008874:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008878:	e35c0000 	cmp	ip, #0
4000887c:	e1a08000 	mov	r8, r0
40008880:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008884:	0a000093 	beq	40008ad8 <_dtoa_r+0xd10>
40008888:	e59dc018 	ldr	ip, [sp, #24]
4000888c:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008890:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008894:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
40008898:	e3510000 	cmp	r1, #0
4000889c:	0a00010c 	beq	40008cd4 <_dtoa_r+0xf0c>
400088a0:	e51f3550 	ldr	r3, [pc, #-1360]	; 40008358 <_dtoa_r+0x590>
400088a4:	e083318c 	add	r3, r3, ip, lsl #3
400088a8:	e913000c 	ldmdb	r3, {r2, r3}
400088ac:	e3a00000 	mov	r0, #0
400088b0:	e51f1550 	ldr	r1, [pc, #-1360]	; 40008368 <_dtoa_r+0x5a0>
400088b4:	e58dc00c 	str	ip, [sp, #12]
400088b8:	eb00134d 	bl	4000d5f4 <__aeabi_ddiv>
400088bc:	e1a02008 	mov	r2, r8
400088c0:	e1a03009 	mov	r3, r9
400088c4:	eb0011a1 	bl	4000cf50 <__aeabi_dsub>
400088c8:	e1a0a000 	mov	sl, r0
400088cc:	e1a0b001 	mov	fp, r1
400088d0:	e1a00006 	mov	r0, r6
400088d4:	e1a01007 	mov	r1, r7
400088d8:	eb001419 	bl	4000d944 <__aeabi_d2iz>
400088dc:	e1a05000 	mov	r5, r0
400088e0:	eb001268 	bl	4000d288 <__aeabi_i2d>
400088e4:	e1a02000 	mov	r2, r0
400088e8:	e1a03001 	mov	r3, r1
400088ec:	e1a00006 	mov	r0, r6
400088f0:	e1a01007 	mov	r1, r7
400088f4:	eb001195 	bl	4000cf50 <__aeabi_dsub>
400088f8:	e2855030 	add	r5, r5, #48	; 0x30
400088fc:	e59d2020 	ldr	r2, [sp, #32]
40008900:	e1a06000 	mov	r6, r0
40008904:	e1a07001 	mov	r7, r1
40008908:	e20580ff 	and	r8, r5, #255	; 0xff
4000890c:	e5c28000 	strb	r8, [r2]
40008910:	e1a03007 	mov	r3, r7
40008914:	e1a0000a 	mov	r0, sl
40008918:	e1a0100b 	mov	r1, fp
4000891c:	e1a02006 	mov	r2, r6
40008920:	eb001401 	bl	4000d92c <__aeabi_dcmpgt>
40008924:	e59d3020 	ldr	r3, [sp, #32]
40008928:	e3500000 	cmp	r0, #0
4000892c:	e2833001 	add	r3, r3, #1
40008930:	e58d3058 	str	r3, [sp, #88]	; 0x58
40008934:	e1a05003 	mov	r5, r3
40008938:	1a0002d6 	bne	40009498 <_dtoa_r+0x16d0>
4000893c:	e1a02006 	mov	r2, r6
40008940:	e1a03007 	mov	r3, r7
40008944:	e3a00000 	mov	r0, #0
40008948:	e51f1600 	ldr	r1, [pc, #-1536]	; 40008350 <_dtoa_r+0x588>
4000894c:	eb00117f 	bl	4000cf50 <__aeabi_dsub>
40008950:	e1a02000 	mov	r2, r0
40008954:	e1a03001 	mov	r3, r1
40008958:	e1a0000a 	mov	r0, sl
4000895c:	e1a0100b 	mov	r1, fp
40008960:	eb0013f1 	bl	4000d92c <__aeabi_dcmpgt>
40008964:	e3500000 	cmp	r0, #0
40008968:	e59dc00c 	ldr	ip, [sp, #12]
4000896c:	1a000251 	bne	400092b8 <_dtoa_r+0x14f0>
40008970:	e35c0001 	cmp	ip, #1
40008974:	da0000b5 	ble	40008c50 <_dtoa_r+0xe88>
40008978:	e59d1020 	ldr	r1, [sp, #32]
4000897c:	e081900c 	add	r9, r1, ip
40008980:	e58d9048 	str	r9, [sp, #72]	; 0x48
40008984:	e58d4064 	str	r4, [sp, #100]	; 0x64
40008988:	e1a09005 	mov	r9, r5
4000898c:	ea000008 	b	400089b4 <_dtoa_r+0xbec>
40008990:	eb00116e 	bl	4000cf50 <__aeabi_dsub>
40008994:	e1a0200a 	mov	r2, sl
40008998:	e1a0300b 	mov	r3, fp
4000899c:	eb0013d0 	bl	4000d8e4 <__aeabi_dcmplt>
400089a0:	e3500000 	cmp	r0, #0
400089a4:	1a000241 	bne	400092b0 <_dtoa_r+0x14e8>
400089a8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400089ac:	e159000c 	cmp	r9, ip
400089b0:	0a0000a5 	beq	40008c4c <_dtoa_r+0xe84>
400089b4:	e1a0000a 	mov	r0, sl
400089b8:	e1a0100b 	mov	r1, fp
400089bc:	e3a02000 	mov	r2, #0
400089c0:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008360 <_dtoa_r+0x598>
400089c4:	eb001266 	bl	4000d364 <__aeabi_dmul>
400089c8:	e3a02000 	mov	r2, #0
400089cc:	e51f3674 	ldr	r3, [pc, #-1652]	; 40008360 <_dtoa_r+0x598>
400089d0:	e1a0a000 	mov	sl, r0
400089d4:	e1a0b001 	mov	fp, r1
400089d8:	e1a00006 	mov	r0, r6
400089dc:	e1a01007 	mov	r1, r7
400089e0:	eb00125f 	bl	4000d364 <__aeabi_dmul>
400089e4:	e1a05001 	mov	r5, r1
400089e8:	e1a04000 	mov	r4, r0
400089ec:	eb0013d4 	bl	4000d944 <__aeabi_d2iz>
400089f0:	e1a08000 	mov	r8, r0
400089f4:	eb001223 	bl	4000d288 <__aeabi_i2d>
400089f8:	e1a02000 	mov	r2, r0
400089fc:	e1a03001 	mov	r3, r1
40008a00:	e1a00004 	mov	r0, r4
40008a04:	e1a01005 	mov	r1, r5
40008a08:	eb001150 	bl	4000cf50 <__aeabi_dsub>
40008a0c:	e2888030 	add	r8, r8, #48	; 0x30
40008a10:	e20880ff 	and	r8, r8, #255	; 0xff
40008a14:	e1a0200a 	mov	r2, sl
40008a18:	e1a0300b 	mov	r3, fp
40008a1c:	e4c98001 	strb	r8, [r9], #1
40008a20:	e1a07001 	mov	r7, r1
40008a24:	e1a06000 	mov	r6, r0
40008a28:	eb0013ad 	bl	4000d8e4 <__aeabi_dcmplt>
40008a2c:	e3500000 	cmp	r0, #0
40008a30:	e1a02006 	mov	r2, r6
40008a34:	e1a03007 	mov	r3, r7
40008a38:	e3a00000 	mov	r0, #0
40008a3c:	e51f16f4 	ldr	r1, [pc, #-1780]	; 40008350 <_dtoa_r+0x588>
40008a40:	0affffd2 	beq	40008990 <_dtoa_r+0xbc8>
40008a44:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008a48:	e1a05009 	mov	r5, r9
40008a4c:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008a50:	e59d9020 	ldr	r9, [sp, #32]
40008a54:	e58dc018 	str	ip, [sp, #24]
40008a58:	e58d5020 	str	r5, [sp, #32]
40008a5c:	eafffee0 	b	400085e4 <_dtoa_r+0x81c>
40008a60:	e3a0c000 	mov	ip, #0
40008a64:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008a68:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008a6c:	e59dc018 	ldr	ip, [sp, #24]
40008a70:	e081c00c 	add	ip, r1, ip
40008a74:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40008a78:	e28cc001 	add	ip, ip, #1
40008a7c:	e35c0000 	cmp	ip, #0
40008a80:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008a84:	da0001a5 	ble	40009120 <_dtoa_r+0x1358>
40008a88:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008a8c:	e35c000e 	cmp	ip, #14
40008a90:	83a05000 	movhi	r5, #0
40008a94:	92055001 	andls	r5, r5, #1
40008a98:	eaffff25 	b	40008734 <_dtoa_r+0x96c>
40008a9c:	e3a0c001 	mov	ip, #1
40008aa0:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008aa4:	eaffff19 	b	40008710 <_dtoa_r+0x948>
40008aa8:	e1a00008 	mov	r0, r8
40008aac:	eb0011f5 	bl	4000d288 <__aeabi_i2d>
40008ab0:	e1a02000 	mov	r2, r0
40008ab4:	e1a03001 	mov	r3, r1
40008ab8:	e1a00006 	mov	r0, r6
40008abc:	e1a01007 	mov	r1, r7
40008ac0:	eb001227 	bl	4000d364 <__aeabi_dmul>
40008ac4:	e3a02000 	mov	r2, #0
40008ac8:	e51f376c 	ldr	r3, [pc, #-1900]	; 40008364 <_dtoa_r+0x59c>
40008acc:	eb001120 	bl	4000cf54 <__adddf3>
40008ad0:	e1a08000 	mov	r8, r0
40008ad4:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008ad8:	e1a00006 	mov	r0, r6
40008adc:	e3a02000 	mov	r2, #0
40008ae0:	e51f378c 	ldr	r3, [pc, #-1932]	; 4000835c <_dtoa_r+0x594>
40008ae4:	e1a01007 	mov	r1, r7
40008ae8:	eb001118 	bl	4000cf50 <__aeabi_dsub>
40008aec:	e1a02008 	mov	r2, r8
40008af0:	e1a03009 	mov	r3, r9
40008af4:	e1a0a000 	mov	sl, r0
40008af8:	e1a0b001 	mov	fp, r1
40008afc:	eb00138a 	bl	4000d92c <__aeabi_dcmpgt>
40008b00:	e2506000 	subs	r6, r0, #0
40008b04:	1a00006f 	bne	40008cc8 <_dtoa_r+0xf00>
40008b08:	e1a02008 	mov	r2, r8
40008b0c:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
40008b10:	e1a0000a 	mov	r0, sl
40008b14:	e1a0100b 	mov	r1, fp
40008b18:	eb001371 	bl	4000d8e4 <__aeabi_dcmplt>
40008b1c:	e3500000 	cmp	r0, #0
40008b20:	0a00004a 	beq	40008c50 <_dtoa_r+0xe88>
40008b24:	e1a08006 	mov	r8, r6
40008b28:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
40008b2c:	e1e0c00c 	mvn	ip, ip
40008b30:	e58dc018 	str	ip, [sp, #24]
40008b34:	e59d9020 	ldr	r9, [sp, #32]
40008b38:	e3a05000 	mov	r5, #0
40008b3c:	eafffe9d 	b	400085b8 <_dtoa_r+0x7f0>
40008b40:	e3a0301c 	mov	r3, #28
40008b44:	eafffe60 	b	400084cc <_dtoa_r+0x704>
40008b48:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008b4c:	e35c0000 	cmp	ip, #0
40008b50:	1a0000ff 	bne	40008f54 <_dtoa_r+0x118c>
40008b54:	e3a05000 	mov	r5, #0
40008b58:	e59da028 	ldr	sl, [sp, #40]	; 0x28
40008b5c:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
40008b60:	e59db020 	ldr	fp, [sp, #32]
40008b64:	ea000005 	b	40008b80 <_dtoa_r+0xdb8>
40008b68:	e1a01009 	mov	r1, r9
40008b6c:	e1a00004 	mov	r0, r4
40008b70:	e3a0200a 	mov	r2, #10
40008b74:	e3a03000 	mov	r3, #0
40008b78:	eb0004fc 	bl	40009f70 <__multadd>
40008b7c:	e1a09000 	mov	r9, r0
40008b80:	e1a00009 	mov	r0, r9
40008b84:	e1a01006 	mov	r1, r6
40008b88:	ebfffc16 	bl	40007be8 <quorem>
40008b8c:	e2800030 	add	r0, r0, #48	; 0x30
40008b90:	e7cb0005 	strb	r0, [fp, r5]
40008b94:	e2855001 	add	r5, r5, #1
40008b98:	e155000a 	cmp	r5, sl
40008b9c:	bafffff1 	blt	40008b68 <_dtoa_r+0xda0>
40008ba0:	e59db020 	ldr	fp, [sp, #32]
40008ba4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ba8:	e58d9030 	str	r9, [sp, #48]	; 0x30
40008bac:	e1a07000 	mov	r7, r0
40008bb0:	e35c0001 	cmp	ip, #1
40008bb4:	a08bb00c 	addge	fp, fp, ip
40008bb8:	b28bb001 	addlt	fp, fp, #1
40008bbc:	e3a05000 	mov	r5, #0
40008bc0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008bc4:	e3a02001 	mov	r2, #1
40008bc8:	e1a00004 	mov	r0, r4
40008bcc:	eb000658 	bl	4000a534 <__lshift>
40008bd0:	e1a01006 	mov	r1, r6
40008bd4:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008bd8:	eb000698 	bl	4000a640 <__mcmp>
40008bdc:	e3500000 	cmp	r0, #0
40008be0:	da0001d2 	ble	40009330 <_dtoa_r+0x1568>
40008be4:	e59dc020 	ldr	ip, [sp, #32]
40008be8:	e28cc001 	add	ip, ip, #1
40008bec:	e55b3001 	ldrb	r3, [fp, #-1]
40008bf0:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008bf4:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008bf8:	ea000003 	b	40008c0c <_dtoa_r+0xe44>
40008bfc:	e15b0001 	cmp	fp, r1
40008c00:	0a000193 	beq	40009254 <_dtoa_r+0x148c>
40008c04:	e55b3002 	ldrb	r3, [fp, #-2]
40008c08:	e1a0b002 	mov	fp, r2
40008c0c:	e3530039 	cmp	r3, #57	; 0x39
40008c10:	e24b2001 	sub	r2, fp, #1
40008c14:	0afffff8 	beq	40008bfc <_dtoa_r+0xe34>
40008c18:	e2833001 	add	r3, r3, #1
40008c1c:	e59d9020 	ldr	r9, [sp, #32]
40008c20:	e5c23000 	strb	r3, [r2]
40008c24:	e58db020 	str	fp, [sp, #32]
40008c28:	eafffe62 	b	400085b8 <_dtoa_r+0x7f0>
40008c2c:	e28db050 	add	fp, sp, #80	; 0x50
40008c30:	e89b0c00 	ldm	fp, {sl, fp}
40008c34:	e3a08002 	mov	r8, #2
40008c38:	eafffee6 	b	400087d8 <_dtoa_r+0xa10>
40008c3c:	e1a01005 	mov	r1, r5
40008c40:	e1a00004 	mov	r0, r4
40008c44:	eb0004c2 	bl	40009f54 <_Bfree>
40008c48:	eafffe62 	b	400085d8 <_dtoa_r+0x810>
40008c4c:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008c50:	e28db050 	add	fp, sp, #80	; 0x50
40008c54:	e89b0c00 	ldm	fp, {sl, fp}
40008c58:	eafffd33 	b	4000812c <_dtoa_r+0x364>
40008c5c:	e59dc018 	ldr	ip, [sp, #24]
40008c60:	e26c5000 	rsb	r5, ip, #0
40008c64:	e3550000 	cmp	r5, #0
40008c68:	0a00015c 	beq	400091e0 <_dtoa_r+0x1418>
40008c6c:	e51f391c 	ldr	r3, [pc, #-2332]	; 40008358 <_dtoa_r+0x590>
40008c70:	e205200f 	and	r2, r5, #15
40008c74:	e0833182 	add	r3, r3, r2, lsl #3
40008c78:	e893000c 	ldm	r3, {r2, r3}
40008c7c:	e28d1050 	add	r1, sp, #80	; 0x50
40008c80:	e8910003 	ldm	r1, {r0, r1}
40008c84:	eb0011b6 	bl	4000d364 <__aeabi_dmul>
40008c88:	e1b05245 	asrs	r5, r5, #4
40008c8c:	e1a06000 	mov	r6, r0
40008c90:	e1a07001 	mov	r7, r1
40008c94:	0a0001fd 	beq	40009490 <_dtoa_r+0x16c8>
40008c98:	e51f994c 	ldr	r9, [pc, #-2380]	; 40008354 <_dtoa_r+0x58c>
40008c9c:	e3a08002 	mov	r8, #2
40008ca0:	e3150001 	tst	r5, #1
40008ca4:	1899000c 	ldmne	r9, {r2, r3}
40008ca8:	12888001 	addne	r8, r8, #1
40008cac:	1b0011ac 	blne	4000d364 <__aeabi_dmul>
40008cb0:	e1b050c5 	asrs	r5, r5, #1
40008cb4:	e2899008 	add	r9, r9, #8
40008cb8:	1afffff8 	bne	40008ca0 <_dtoa_r+0xed8>
40008cbc:	e1a06000 	mov	r6, r0
40008cc0:	e1a07001 	mov	r7, r1
40008cc4:	eafffed8 	b	4000882c <_dtoa_r+0xa64>
40008cc8:	e3a06000 	mov	r6, #0
40008ccc:	e1a08006 	mov	r8, r6
40008cd0:	eafffe2e 	b	40008590 <_dtoa_r+0x7c8>
40008cd4:	e51f1984 	ldr	r1, [pc, #-2436]	; 40008358 <_dtoa_r+0x590>
40008cd8:	e24ca001 	sub	sl, ip, #1
40008cdc:	e081118a 	add	r1, r1, sl, lsl #3
40008ce0:	e1a02008 	mov	r2, r8
40008ce4:	e1a03009 	mov	r3, r9
40008ce8:	e8910003 	ldm	r1, {r0, r1}
40008cec:	e58dc00c 	str	ip, [sp, #12]
40008cf0:	eb00119b 	bl	4000d364 <__aeabi_dmul>
40008cf4:	e58d0048 	str	r0, [sp, #72]	; 0x48
40008cf8:	e58d104c 	str	r1, [sp, #76]	; 0x4c
40008cfc:	e1a01007 	mov	r1, r7
40008d00:	e1a00006 	mov	r0, r6
40008d04:	eb00130e 	bl	4000d944 <__aeabi_d2iz>
40008d08:	e1a05000 	mov	r5, r0
40008d0c:	eb00115d 	bl	4000d288 <__aeabi_i2d>
40008d10:	e1a02000 	mov	r2, r0
40008d14:	e1a03001 	mov	r3, r1
40008d18:	e1a00006 	mov	r0, r6
40008d1c:	e1a01007 	mov	r1, r7
40008d20:	eb00108a 	bl	4000cf50 <__aeabi_dsub>
40008d24:	e59dc00c 	ldr	ip, [sp, #12]
40008d28:	e1a07001 	mov	r7, r1
40008d2c:	e59d1020 	ldr	r1, [sp, #32]
40008d30:	e59d2020 	ldr	r2, [sp, #32]
40008d34:	e2855030 	add	r5, r5, #48	; 0x30
40008d38:	e2811001 	add	r1, r1, #1
40008d3c:	e35c0001 	cmp	ip, #1
40008d40:	e5c25000 	strb	r5, [r2]
40008d44:	e1a06000 	mov	r6, r0
40008d48:	e58d1058 	str	r1, [sp, #88]	; 0x58
40008d4c:	e1a05001 	mov	r5, r1
40008d50:	0a00001a 	beq	40008dc0 <_dtoa_r+0xff8>
40008d54:	e59d3020 	ldr	r3, [sp, #32]
40008d58:	e2439001 	sub	r9, r3, #1
40008d5c:	e089900c 	add	r9, r9, ip
40008d60:	e1a05003 	mov	r5, r3
40008d64:	e1a00006 	mov	r0, r6
40008d68:	e1a01007 	mov	r1, r7
40008d6c:	e3a02000 	mov	r2, #0
40008d70:	e51f3a18 	ldr	r3, [pc, #-2584]	; 40008360 <_dtoa_r+0x598>
40008d74:	eb00117a 	bl	4000d364 <__aeabi_dmul>
40008d78:	e1a07001 	mov	r7, r1
40008d7c:	e1a06000 	mov	r6, r0
40008d80:	eb0012ef 	bl	4000d944 <__aeabi_d2iz>
40008d84:	e1a08000 	mov	r8, r0
40008d88:	eb00113e 	bl	4000d288 <__aeabi_i2d>
40008d8c:	e2888030 	add	r8, r8, #48	; 0x30
40008d90:	e1a02000 	mov	r2, r0
40008d94:	e1a03001 	mov	r3, r1
40008d98:	e1a00006 	mov	r0, r6
40008d9c:	e1a01007 	mov	r1, r7
40008da0:	eb00106a 	bl	4000cf50 <__aeabi_dsub>
40008da4:	e5e58001 	strb	r8, [r5, #1]!
40008da8:	e1550009 	cmp	r5, r9
40008dac:	1affffee 	bne	40008d6c <_dtoa_r+0xfa4>
40008db0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40008db4:	e1a06000 	mov	r6, r0
40008db8:	e1a07001 	mov	r7, r1
40008dbc:	e08c500a 	add	r5, ip, sl
40008dc0:	e3a02000 	mov	r2, #0
40008dc4:	e51f3a64 	ldr	r3, [pc, #-2660]	; 40008368 <_dtoa_r+0x5a0>
40008dc8:	e28d1048 	add	r1, sp, #72	; 0x48
40008dcc:	e8910003 	ldm	r1, {r0, r1}
40008dd0:	eb00105f 	bl	4000cf54 <__adddf3>
40008dd4:	e1a02006 	mov	r2, r6
40008dd8:	e1a03007 	mov	r3, r7
40008ddc:	eb0012c0 	bl	4000d8e4 <__aeabi_dcmplt>
40008de0:	e3500000 	cmp	r0, #0
40008de4:	0a000101 	beq	400091f0 <_dtoa_r+0x1428>
40008de8:	e59d9020 	ldr	r9, [sp, #32]
40008dec:	e5558001 	ldrb	r8, [r5, #-1]
40008df0:	eafffd45 	b	4000830c <_dtoa_r+0x544>
40008df4:	e5963010 	ldr	r3, [r6, #16]
40008df8:	e0863103 	add	r3, r6, r3, lsl #2
40008dfc:	e5930010 	ldr	r0, [r3, #16]
40008e00:	eb0004cb 	bl	4000a134 <__hi0bits>
40008e04:	e2600020 	rsb	r0, r0, #32
40008e08:	eafffda7 	b	400084ac <_dtoa_r+0x6e4>
40008e0c:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40008e10:	e1a01006 	mov	r1, r6
40008e14:	eb000609 	bl	4000a640 <__mcmp>
40008e18:	e3500000 	cmp	r0, #0
40008e1c:	aafffdc4 	bge	40008534 <_dtoa_r+0x76c>
40008e20:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008e24:	e1a00004 	mov	r0, r4
40008e28:	e3a0200a 	mov	r2, #10
40008e2c:	e3a03000 	mov	r3, #0
40008e30:	eb00044e 	bl	40009f70 <__multadd>
40008e34:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008e38:	e35c0000 	cmp	ip, #0
40008e3c:	e59dc018 	ldr	ip, [sp, #24]
40008e40:	e24cc001 	sub	ip, ip, #1
40008e44:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008e48:	e58dc018 	str	ip, [sp, #24]
40008e4c:	1a000030 	bne	40008f14 <_dtoa_r+0x114c>
40008e50:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40008e54:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40008e58:	e35c0000 	cmp	ip, #0
40008e5c:	c3a03000 	movgt	r3, #0
40008e60:	d3a03001 	movle	r3, #1
40008e64:	e3510002 	cmp	r1, #2
40008e68:	d3a03000 	movle	r3, #0
40008e6c:	e3530000 	cmp	r3, #0
40008e70:	058dc028 	streq	ip, [sp, #40]	; 0x28
40008e74:	0affff36 	beq	40008b54 <_dtoa_r+0xd8c>
40008e78:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40008e7c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008e80:	eafffdb4 	b	40008558 <_dtoa_r+0x790>
40008e84:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008e88:	e35c0000 	cmp	ip, #0
40008e8c:	1a000132 	bne	4000935c <_dtoa_r+0x1594>
40008e90:	e3a02000 	mov	r2, #0
40008e94:	e51f3b40 	ldr	r3, [pc, #-2880]	; 4000835c <_dtoa_r+0x594>
40008e98:	e28d1010 	add	r1, sp, #16
40008e9c:	e8910003 	ldm	r1, {r0, r1}
40008ea0:	eb00112f 	bl	4000d364 <__aeabi_dmul>
40008ea4:	e1a0200a 	mov	r2, sl
40008ea8:	e1a0300b 	mov	r3, fp
40008eac:	eb001298 	bl	4000d914 <__aeabi_dcmpge>
40008eb0:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
40008eb4:	e3500000 	cmp	r0, #0
40008eb8:	e1a08006 	mov	r8, r6
40008ebc:	1affff19 	bne	40008b28 <_dtoa_r+0xd60>
40008ec0:	eafffdb2 	b	40008590 <_dtoa_r+0x7c8>
40008ec4:	e35a0000 	cmp	sl, #0
40008ec8:	1afffd72 	bne	40008498 <_dtoa_r+0x6d0>
40008ecc:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
40008ed0:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
40008ed4:	e3530000 	cmp	r3, #0
40008ed8:	11a0700a 	movne	r7, sl
40008edc:	1afffd6e 	bne	4000849c <_dtoa_r+0x6d4>
40008ee0:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
40008ee4:	e1a07a27 	lsr	r7, r7, #20
40008ee8:	e1a07a07 	lsl	r7, r7, #20
40008eec:	e3570000 	cmp	r7, #0
40008ef0:	0afffd69 	beq	4000849c <_dtoa_r+0x6d4>
40008ef4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008ef8:	e28cc001 	add	ip, ip, #1
40008efc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008f00:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008f04:	e28cc001 	add	ip, ip, #1
40008f08:	e58dc024 	str	ip, [sp, #36]	; 0x24
40008f0c:	e3a07001 	mov	r7, #1
40008f10:	eafffd61 	b	4000849c <_dtoa_r+0x6d4>
40008f14:	e3a03000 	mov	r3, #0
40008f18:	e1a01008 	mov	r1, r8
40008f1c:	e1a00004 	mov	r0, r4
40008f20:	e3a0200a 	mov	r2, #10
40008f24:	eb000411 	bl	40009f70 <__multadd>
40008f28:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40008f2c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40008f30:	e35c0000 	cmp	ip, #0
40008f34:	c3a03000 	movgt	r3, #0
40008f38:	d3a03001 	movle	r3, #1
40008f3c:	e3510002 	cmp	r1, #2
40008f40:	d3a03000 	movle	r3, #0
40008f44:	e3530000 	cmp	r3, #0
40008f48:	e1a08000 	mov	r8, r0
40008f4c:	058dc028 	streq	ip, [sp, #40]	; 0x28
40008f50:	1affffc8 	bne	40008e78 <_dtoa_r+0x10b0>
40008f54:	e3550000 	cmp	r5, #0
40008f58:	da000004 	ble	40008f70 <_dtoa_r+0x11a8>
40008f5c:	e1a01008 	mov	r1, r8
40008f60:	e1a02005 	mov	r2, r5
40008f64:	e1a00004 	mov	r0, r4
40008f68:	eb000571 	bl	4000a534 <__lshift>
40008f6c:	e1a08000 	mov	r8, r0
40008f70:	e3570000 	cmp	r7, #0
40008f74:	01a0c008 	moveq	ip, r8
40008f78:	1a0000f9 	bne	40009364 <_dtoa_r+0x159c>
40008f7c:	e59d1020 	ldr	r1, [sp, #32]
40008f80:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40008f84:	e59d2020 	ldr	r2, [sp, #32]
40008f88:	e2811001 	add	r1, r1, #1
40008f8c:	e58d1058 	str	r1, [sp, #88]	; 0x58
40008f90:	e0822003 	add	r2, r2, r3
40008f94:	e20a1001 	and	r1, sl, #1
40008f98:	e1a07006 	mov	r7, r6
40008f9c:	e58d202c 	str	r2, [sp, #44]	; 0x2c
40008fa0:	e58d1028 	str	r1, [sp, #40]	; 0x28
40008fa4:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40008fa8:	e1a0900c 	mov	r9, ip
40008fac:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40008fb0:	ea000008 	b	40008fd8 <_dtoa_r+0x1210>
40008fb4:	eb0003ed 	bl	40009f70 <__multadd>
40008fb8:	e1a01009 	mov	r1, r9
40008fbc:	e1a08000 	mov	r8, r0
40008fc0:	e3a0200a 	mov	r2, #10
40008fc4:	e1a00004 	mov	r0, r4
40008fc8:	e3a03000 	mov	r3, #0
40008fcc:	eb0003e7 	bl	40009f70 <__multadd>
40008fd0:	e1a09000 	mov	r9, r0
40008fd4:	e2855001 	add	r5, r5, #1
40008fd8:	e1a01007 	mov	r1, r7
40008fdc:	e1a00006 	mov	r0, r6
40008fe0:	ebfffb00 	bl	40007be8 <quorem>
40008fe4:	e1a01008 	mov	r1, r8
40008fe8:	e1a0a000 	mov	sl, r0
40008fec:	e1a00006 	mov	r0, r6
40008ff0:	eb000592 	bl	4000a640 <__mcmp>
40008ff4:	e1a02009 	mov	r2, r9
40008ff8:	e1a0b000 	mov	fp, r0
40008ffc:	e1a01007 	mov	r1, r7
40009000:	e1a00004 	mov	r0, r4
40009004:	eb0005a5 	bl	4000a6a0 <__mdiff>
40009008:	e590200c 	ldr	r2, [r0, #12]
4000900c:	e245c001 	sub	ip, r5, #1
40009010:	e3520000 	cmp	r2, #0
40009014:	e28a2030 	add	r2, sl, #48	; 0x30
40009018:	e1a03000 	mov	r3, r0
4000901c:	e58d201c 	str	r2, [sp, #28]
40009020:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009024:	1a000030 	bne	400090ec <_dtoa_r+0x1324>
40009028:	e1a01003 	mov	r1, r3
4000902c:	e1a00006 	mov	r0, r6
40009030:	e58d300c 	str	r3, [sp, #12]
40009034:	eb000581 	bl	4000a640 <__mcmp>
40009038:	e59d300c 	ldr	r3, [sp, #12]
4000903c:	e1a02000 	mov	r2, r0
40009040:	e1a01003 	mov	r1, r3
40009044:	e1a00004 	mov	r0, r4
40009048:	e58d200c 	str	r2, [sp, #12]
4000904c:	eb0003c0 	bl	40009f54 <_Bfree>
40009050:	e59d200c 	ldr	r2, [sp, #12]
40009054:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009058:	e192c00c 	orrs	ip, r2, ip
4000905c:	1a000002 	bne	4000906c <_dtoa_r+0x12a4>
40009060:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009064:	e35c0000 	cmp	ip, #0
40009068:	0a0000f7 	beq	4000944c <_dtoa_r+0x1684>
4000906c:	e35b0000 	cmp	fp, #0
40009070:	ba000092 	blt	400092c0 <_dtoa_r+0x14f8>
40009074:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009078:	e19bc00c 	orrs	ip, fp, ip
4000907c:	1a000002 	bne	4000908c <_dtoa_r+0x12c4>
40009080:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009084:	e35c0000 	cmp	ip, #0
40009088:	0a00008c 	beq	400092c0 <_dtoa_r+0x14f8>
4000908c:	e3520000 	cmp	r2, #0
40009090:	ca0000d1 	bgt	400093dc <_dtoa_r+0x1614>
40009094:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009098:	e59d201c 	ldr	r2, [sp, #28]
4000909c:	e155000c 	cmp	r5, ip
400090a0:	e5452001 	strb	r2, [r5, #-1]
400090a4:	e1a0b005 	mov	fp, r5
400090a8:	0a0000da 	beq	40009418 <_dtoa_r+0x1650>
400090ac:	e1a01006 	mov	r1, r6
400090b0:	e3a0200a 	mov	r2, #10
400090b4:	e3a03000 	mov	r3, #0
400090b8:	e1a00004 	mov	r0, r4
400090bc:	eb0003ab 	bl	40009f70 <__multadd>
400090c0:	e1580009 	cmp	r8, r9
400090c4:	e1a06000 	mov	r6, r0
400090c8:	e1a01008 	mov	r1, r8
400090cc:	e1a00004 	mov	r0, r4
400090d0:	e3a0200a 	mov	r2, #10
400090d4:	e3a03000 	mov	r3, #0
400090d8:	1affffb5 	bne	40008fb4 <_dtoa_r+0x11ec>
400090dc:	eb0003a3 	bl	40009f70 <__multadd>
400090e0:	e1a08000 	mov	r8, r0
400090e4:	e1a09000 	mov	r9, r0
400090e8:	eaffffb9 	b	40008fd4 <_dtoa_r+0x120c>
400090ec:	e3a02001 	mov	r2, #1
400090f0:	eaffffd2 	b	40009040 <_dtoa_r+0x1278>
400090f4:	e3a0c001 	mov	ip, #1
400090f8:	e58dc038 	str	ip, [sp, #56]	; 0x38
400090fc:	eafffe59 	b	40008a68 <_dtoa_r+0xca0>
40009100:	e3a03001 	mov	r3, #1
40009104:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40009108:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000910c:	e58d3028 	str	r3, [sp, #40]	; 0x28
40009110:	e3a01000 	mov	r1, #0
40009114:	e0035005 	and	r5, r3, r5
40009118:	e5841044 	str	r1, [r4, #68]	; 0x44
4000911c:	eafffd91 	b	40008768 <_dtoa_r+0x9a0>
40009120:	e35c000e 	cmp	ip, #14
40009124:	83a03000 	movhi	r3, #0
40009128:	93a03001 	movls	r3, #1
4000912c:	eafffff7 	b	40009110 <_dtoa_r+0x1348>
40009130:	e28d1030 	add	r1, sp, #48	; 0x30
40009134:	e8910006 	ldm	r1, {r1, r2}
40009138:	e1a00004 	mov	r0, r4
4000913c:	eb0004bb 	bl	4000a430 <__pow5mult>
40009140:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009144:	eafffcc4 	b	4000845c <_dtoa_r+0x694>
40009148:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000914c:	e35c0000 	cmp	ip, #0
40009150:	0afffe54 	beq	40008aa8 <_dtoa_r+0xce0>
40009154:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009158:	e35c0000 	cmp	ip, #0
4000915c:	dafffebb 	ble	40008c50 <_dtoa_r+0xe88>
40009160:	e3a02000 	mov	r2, #0
40009164:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 40008360 <_dtoa_r+0x598>
40009168:	e1a00006 	mov	r0, r6
4000916c:	e1a01007 	mov	r1, r7
40009170:	eb00107b 	bl	4000d364 <__aeabi_dmul>
40009174:	e1a06000 	mov	r6, r0
40009178:	e2880001 	add	r0, r8, #1
4000917c:	e1a07001 	mov	r7, r1
40009180:	eb001040 	bl	4000d288 <__aeabi_i2d>
40009184:	e1a02000 	mov	r2, r0
40009188:	e1a03001 	mov	r3, r1
4000918c:	e1a00006 	mov	r0, r6
40009190:	e1a01007 	mov	r1, r7
40009194:	eb001072 	bl	4000d364 <__aeabi_dmul>
40009198:	e3a02000 	mov	r2, #0
4000919c:	e51f3e40 	ldr	r3, [pc, #-3648]	; 40008364 <_dtoa_r+0x59c>
400091a0:	eb000f6b 	bl	4000cf54 <__adddf3>
400091a4:	e59dc018 	ldr	ip, [sp, #24]
400091a8:	e24cc001 	sub	ip, ip, #1
400091ac:	e58dc060 	str	ip, [sp, #96]	; 0x60
400091b0:	e1a08000 	mov	r8, r0
400091b4:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
400091b8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400091bc:	eafffdb4 	b	40008894 <_dtoa_r+0xacc>
400091c0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400091c4:	e58d2020 	str	r2, [sp, #32]
400091c8:	e28cc001 	add	ip, ip, #1
400091cc:	e3a02030 	mov	r2, #48	; 0x30
400091d0:	e5c32000 	strb	r2, [r3]
400091d4:	e58dc018 	str	ip, [sp, #24]
400091d8:	e3a02031 	mov	r2, #49	; 0x31
400091dc:	eafffc6f 	b	400083a0 <_dtoa_r+0x5d8>
400091e0:	e28d7050 	add	r7, sp, #80	; 0x50
400091e4:	e89700c0 	ldm	r7, {r6, r7}
400091e8:	e3a08002 	mov	r8, #2
400091ec:	eafffd8e 	b	4000882c <_dtoa_r+0xa64>
400091f0:	e28d3048 	add	r3, sp, #72	; 0x48
400091f4:	e893000c 	ldm	r3, {r2, r3}
400091f8:	e3a00000 	mov	r0, #0
400091fc:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 40008368 <_dtoa_r+0x5a0>
40009200:	eb000f52 	bl	4000cf50 <__aeabi_dsub>
40009204:	e1a02006 	mov	r2, r6
40009208:	e1a03007 	mov	r3, r7
4000920c:	eb0011c6 	bl	4000d92c <__aeabi_dcmpgt>
40009210:	e3500000 	cmp	r0, #0
40009214:	0afffe8d 	beq	40008c50 <_dtoa_r+0xe88>
40009218:	e5552001 	ldrb	r2, [r5, #-1]
4000921c:	e3520030 	cmp	r2, #48	; 0x30
40009220:	e1a03005 	mov	r3, r5
40009224:	e2455001 	sub	r5, r5, #1
40009228:	0afffffa 	beq	40009218 <_dtoa_r+0x1450>
4000922c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009230:	e59d9020 	ldr	r9, [sp, #32]
40009234:	e58dc018 	str	ip, [sp, #24]
40009238:	e58d3020 	str	r3, [sp, #32]
4000923c:	eafffce8 	b	400085e4 <_dtoa_r+0x81c>
40009240:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009244:	e1a00004 	mov	r0, r4
40009248:	eb000478 	bl	4000a430 <__pow5mult>
4000924c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009250:	eafffc81 	b	4000845c <_dtoa_r+0x694>
40009254:	e59dc018 	ldr	ip, [sp, #24]
40009258:	e3a03031 	mov	r3, #49	; 0x31
4000925c:	e28cc001 	add	ip, ip, #1
40009260:	e59d9020 	ldr	r9, [sp, #32]
40009264:	e58dc018 	str	ip, [sp, #24]
40009268:	e58db020 	str	fp, [sp, #32]
4000926c:	e5c23000 	strb	r3, [r2]
40009270:	eafffcd0 	b	400085b8 <_dtoa_r+0x7f0>
40009274:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
40009278:	e35c0000 	cmp	ip, #0
4000927c:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
40009280:	12833e43 	addne	r3, r3, #1072	; 0x430
40009284:	12833003 	addne	r3, r3, #3
40009288:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
4000928c:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
40009290:	02633036 	rsbeq	r3, r3, #54	; 0x36
40009294:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40009298:	eafffd0f 	b	400086dc <_dtoa_r+0x914>
4000929c:	e59d401c 	ldr	r4, [sp, #28]
400092a0:	e1a0500b 	mov	r5, fp
400092a4:	e59d9020 	ldr	r9, [sp, #32]
400092a8:	e58d5020 	str	r5, [sp, #32]
400092ac:	eafffccc 	b	400085e4 <_dtoa_r+0x81c>
400092b0:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
400092b4:	e1a05009 	mov	r5, r9
400092b8:	e59d9020 	ldr	r9, [sp, #32]
400092bc:	eafffc12 	b	4000830c <_dtoa_r+0x544>
400092c0:	e3520000 	cmp	r2, #0
400092c4:	e58d6030 	str	r6, [sp, #48]	; 0x30
400092c8:	e1a0c009 	mov	ip, r9
400092cc:	e1a06007 	mov	r6, r7
400092d0:	e59d701c 	ldr	r7, [sp, #28]
400092d4:	da00000d 	ble	40009310 <_dtoa_r+0x1548>
400092d8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400092dc:	e3a02001 	mov	r2, #1
400092e0:	e1a00004 	mov	r0, r4
400092e4:	e58d900c 	str	r9, [sp, #12]
400092e8:	eb000491 	bl	4000a534 <__lshift>
400092ec:	e1a01006 	mov	r1, r6
400092f0:	e58d0030 	str	r0, [sp, #48]	; 0x30
400092f4:	eb0004d1 	bl	4000a640 <__mcmp>
400092f8:	e3500000 	cmp	r0, #0
400092fc:	e59dc00c 	ldr	ip, [sp, #12]
40009300:	da00005a 	ble	40009470 <_dtoa_r+0x16a8>
40009304:	e3570039 	cmp	r7, #57	; 0x39
40009308:	0a000048 	beq	40009430 <_dtoa_r+0x1668>
4000930c:	e28a7031 	add	r7, sl, #49	; 0x31
40009310:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
40009314:	e2831001 	add	r1, r3, #1
40009318:	e59d9020 	ldr	r9, [sp, #32]
4000931c:	e1a05008 	mov	r5, r8
40009320:	e5c37000 	strb	r7, [r3]
40009324:	e1a0800c 	mov	r8, ip
40009328:	e58d1020 	str	r1, [sp, #32]
4000932c:	eafffca1 	b	400085b8 <_dtoa_r+0x7f0>
40009330:	1a000001 	bne	4000933c <_dtoa_r+0x1574>
40009334:	e3170001 	tst	r7, #1
40009338:	1afffe29 	bne	40008be4 <_dtoa_r+0xe1c>
4000933c:	e55b2001 	ldrb	r2, [fp, #-1]
40009340:	e3520030 	cmp	r2, #48	; 0x30
40009344:	e1a0300b 	mov	r3, fp
40009348:	e24bb001 	sub	fp, fp, #1
4000934c:	0afffffa 	beq	4000933c <_dtoa_r+0x1574>
40009350:	e59d9020 	ldr	r9, [sp, #32]
40009354:	e58d3020 	str	r3, [sp, #32]
40009358:	eafffc96 	b	400085b8 <_dtoa_r+0x7f0>
4000935c:	e3a06000 	mov	r6, #0
40009360:	eafffdef 	b	40008b24 <_dtoa_r+0xd5c>
40009364:	e5981004 	ldr	r1, [r8, #4]
40009368:	e1a00004 	mov	r0, r4
4000936c:	eb0002d5 	bl	40009ec8 <_Balloc>
40009370:	e5982010 	ldr	r2, [r8, #16]
40009374:	e2822002 	add	r2, r2, #2
40009378:	e1a05000 	mov	r5, r0
4000937c:	e1a02102 	lsl	r2, r2, #2
40009380:	e288100c 	add	r1, r8, #12
40009384:	e280000c 	add	r0, r0, #12
40009388:	eb000290 	bl	40009dd0 <memcpy>
4000938c:	e1a00004 	mov	r0, r4
40009390:	e1a01005 	mov	r1, r5
40009394:	e3a02001 	mov	r2, #1
40009398:	eb000465 	bl	4000a534 <__lshift>
4000939c:	e1a0c000 	mov	ip, r0
400093a0:	eafffef5 	b	40008f7c <_dtoa_r+0x11b4>
400093a4:	e28d1010 	add	r1, sp, #16
400093a8:	e8910003 	ldm	r1, {r0, r1}
400093ac:	e1a02006 	mov	r2, r6
400093b0:	e1a03007 	mov	r3, r7
400093b4:	eb001144 	bl	4000d8cc <__aeabi_dcmpeq>
400093b8:	e3500000 	cmp	r0, #0
400093bc:	0affffb8 	beq	400092a4 <_dtoa_r+0x14dc>
400093c0:	e3180001 	tst	r8, #1
400093c4:	e59d9020 	ldr	r9, [sp, #32]
400093c8:	0affffb6 	beq	400092a8 <_dtoa_r+0x14e0>
400093cc:	e59dc018 	ldr	ip, [sp, #24]
400093d0:	e58dc060 	str	ip, [sp, #96]	; 0x60
400093d4:	e5558001 	ldrb	r8, [r5, #-1]
400093d8:	eafffbcb 	b	4000830c <_dtoa_r+0x544>
400093dc:	e58d6030 	str	r6, [sp, #48]	; 0x30
400093e0:	e1a06007 	mov	r6, r7
400093e4:	e59d701c 	ldr	r7, [sp, #28]
400093e8:	e3570039 	cmp	r7, #57	; 0x39
400093ec:	e1a0c009 	mov	ip, r9
400093f0:	0a00000e 	beq	40009430 <_dtoa_r+0x1668>
400093f4:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
400093f8:	e2877001 	add	r7, r7, #1
400093fc:	e2831001 	add	r1, r3, #1
40009400:	e59d9020 	ldr	r9, [sp, #32]
40009404:	e1a05008 	mov	r5, r8
40009408:	e5c37000 	strb	r7, [r3]
4000940c:	e58d1020 	str	r1, [sp, #32]
40009410:	e1a0800c 	mov	r8, ip
40009414:	eafffc67 	b	400085b8 <_dtoa_r+0x7f0>
40009418:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000941c:	e1a05008 	mov	r5, r8
40009420:	e1a06007 	mov	r6, r7
40009424:	e1a08009 	mov	r8, r9
40009428:	e59d701c 	ldr	r7, [sp, #28]
4000942c:	eafffde3 	b	40008bc0 <_dtoa_r+0xdf8>
40009430:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
40009434:	e3a03039 	mov	r3, #57	; 0x39
40009438:	e1a05008 	mov	r5, r8
4000943c:	e5c23000 	strb	r3, [r2]
40009440:	e1a0800c 	mov	r8, ip
40009444:	e282b001 	add	fp, r2, #1
40009448:	eafffde9 	b	40008bf4 <_dtoa_r+0xe2c>
4000944c:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009450:	e1a06007 	mov	r6, r7
40009454:	e59d701c 	ldr	r7, [sp, #28]
40009458:	e3570039 	cmp	r7, #57	; 0x39
4000945c:	e1a0c009 	mov	ip, r9
40009460:	0afffff2 	beq	40009430 <_dtoa_r+0x1668>
40009464:	e35b0000 	cmp	fp, #0
40009468:	caffffa7 	bgt	4000930c <_dtoa_r+0x1544>
4000946c:	eaffffa7 	b	40009310 <_dtoa_r+0x1548>
40009470:	1affffa6 	bne	40009310 <_dtoa_r+0x1548>
40009474:	e3170001 	tst	r7, #1
40009478:	0affffa4 	beq	40009310 <_dtoa_r+0x1548>
4000947c:	eaffffa0 	b	40009304 <_dtoa_r+0x153c>
40009480:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40009484:	e59d9020 	ldr	r9, [sp, #32]
40009488:	e58dc020 	str	ip, [sp, #32]
4000948c:	eafffc54 	b	400085e4 <_dtoa_r+0x81c>
40009490:	e3a08002 	mov	r8, #2
40009494:	eafffce4 	b	4000882c <_dtoa_r+0xa64>
40009498:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000949c:	e58dc018 	str	ip, [sp, #24]
400094a0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
400094a4:	e59d9020 	ldr	r9, [sp, #32]
400094a8:	e58dc020 	str	ip, [sp, #32]
400094ac:	eafffc4c 	b	400085e4 <_dtoa_r+0x81c>
400094b0:	1263303c 	rsbne	r3, r3, #60	; 0x3c
400094b4:	0afffc0b 	beq	400084e8 <_dtoa_r+0x720>
400094b8:	eafffc03 	b	400084cc <_dtoa_r+0x704>
400094bc:	e1a00000 	nop			; (mov r0, r0)

400094c0 <_setlocale_r>:
400094c0:	e92d4010 	push	{r4, lr}
400094c4:	e2524000 	subs	r4, r2, #0
400094c8:	0a000004 	beq	400094e0 <_setlocale_r+0x20>
400094cc:	e1a00004 	mov	r0, r4
400094d0:	e59f104c 	ldr	r1, [pc, #76]	; 40009524 <_setlocale_r+0x64>
400094d4:	eb0005f2 	bl	4000aca4 <strcmp>
400094d8:	e3500000 	cmp	r0, #0
400094dc:	1a000002 	bne	400094ec <_setlocale_r+0x2c>
400094e0:	e59f0040 	ldr	r0, [pc, #64]	; 40009528 <_setlocale_r+0x68>
400094e4:	e8bd4010 	pop	{r4, lr}
400094e8:	e12fff1e 	bx	lr
400094ec:	e1a00004 	mov	r0, r4
400094f0:	e59f1030 	ldr	r1, [pc, #48]	; 40009528 <_setlocale_r+0x68>
400094f4:	eb0005ea 	bl	4000aca4 <strcmp>
400094f8:	e3500000 	cmp	r0, #0
400094fc:	0afffff7 	beq	400094e0 <_setlocale_r+0x20>
40009500:	e1a00004 	mov	r0, r4
40009504:	e59f1020 	ldr	r1, [pc, #32]	; 4000952c <_setlocale_r+0x6c>
40009508:	eb0005e5 	bl	4000aca4 <strcmp>
4000950c:	e59f3014 	ldr	r3, [pc, #20]	; 40009528 <_setlocale_r+0x68>
40009510:	e3500000 	cmp	r0, #0
40009514:	01a00003 	moveq	r0, r3
40009518:	13a00000 	movne	r0, #0
4000951c:	e8bd4010 	pop	{r4, lr}
40009520:	e12fff1e 	bx	lr
40009524:	40016b60 	andmi	r6, r1, r0, ror #22
40009528:	40016b08 	andmi	r6, r1, r8, lsl #22
4000952c:	4001691c 	andmi	r6, r1, ip, lsl r9

40009530 <__locale_charset>:
40009530:	e59f0000 	ldr	r0, [pc]	; 40009538 <__locale_charset+0x8>
40009534:	e12fff1e 	bx	lr
40009538:	40017270 	andmi	r7, r1, r0, ror r2

4000953c <__locale_mb_cur_max>:
4000953c:	e59f3004 	ldr	r3, [pc, #4]	; 40009548 <__locale_mb_cur_max+0xc>
40009540:	e5930020 	ldr	r0, [r3, #32]
40009544:	e12fff1e 	bx	lr
40009548:	40017270 	andmi	r7, r1, r0, ror r2

4000954c <__locale_msgcharset>:
4000954c:	e59f0000 	ldr	r0, [pc]	; 40009554 <__locale_msgcharset+0x8>
40009550:	e12fff1e 	bx	lr
40009554:	40017294 	mulmi	r1, r4, r2

40009558 <__locale_cjk_lang>:
40009558:	e3a00000 	mov	r0, #0
4000955c:	e12fff1e 	bx	lr

40009560 <_localeconv_r>:
40009560:	e59f0000 	ldr	r0, [pc]	; 40009568 <_localeconv_r+0x8>
40009564:	e12fff1e 	bx	lr
40009568:	400172b4 			; <UNDEFINED> instruction: 0x400172b4

4000956c <setlocale>:
4000956c:	e59f300c 	ldr	r3, [pc, #12]	; 40009580 <setlocale+0x14>
40009570:	e1a02001 	mov	r2, r1
40009574:	e1a01000 	mov	r1, r0
40009578:	e5930000 	ldr	r0, [r3]
4000957c:	eaffffcf 	b	400094c0 <_setlocale_r>
40009580:	40016e40 	andmi	r6, r1, r0, asr #28

40009584 <localeconv>:
40009584:	e59f0000 	ldr	r0, [pc]	; 4000958c <localeconv+0x8>
40009588:	e12fff1e 	bx	lr
4000958c:	400172b4 			; <UNDEFINED> instruction: 0x400172b4

40009590 <_malloc_r>:
40009590:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009594:	e281500b 	add	r5, r1, #11
40009598:	e3550016 	cmp	r5, #22
4000959c:	83c55007 	bichi	r5, r5, #7
400095a0:	81a03fa5 	lsrhi	r3, r5, #31
400095a4:	93a03000 	movls	r3, #0
400095a8:	93a05010 	movls	r5, #16
400095ac:	e1550001 	cmp	r5, r1
400095b0:	21a01003 	movcs	r1, r3
400095b4:	33831001 	orrcc	r1, r3, #1
400095b8:	e3510000 	cmp	r1, #0
400095bc:	13a0300c 	movne	r3, #12
400095c0:	e24dd00c 	sub	sp, sp, #12
400095c4:	e1a06000 	mov	r6, r0
400095c8:	15803000 	strne	r3, [r0]
400095cc:	13a04000 	movne	r4, #0
400095d0:	1a000015 	bne	4000962c <_malloc_r+0x9c>
400095d4:	eb000239 	bl	40009ec0 <__malloc_lock>
400095d8:	e3550f7e 	cmp	r5, #504	; 0x1f8
400095dc:	2a000016 	bcs	4000963c <_malloc_r+0xac>
400095e0:	e59f76c8 	ldr	r7, [pc, #1736]	; 40009cb0 <_malloc_r+0x720>
400095e4:	e1a0e1a5 	lsr	lr, r5, #3
400095e8:	e087318e 	add	r3, r7, lr, lsl #3
400095ec:	e593400c 	ldr	r4, [r3, #12]
400095f0:	e1540003 	cmp	r4, r3
400095f4:	0a000145 	beq	40009b10 <_malloc_r+0x580>
400095f8:	e5943004 	ldr	r3, [r4, #4]
400095fc:	e3c33003 	bic	r3, r3, #3
40009600:	e0843003 	add	r3, r4, r3
40009604:	e593c004 	ldr	ip, [r3, #4]
40009608:	e2841008 	add	r1, r4, #8
4000960c:	e8910006 	ldm	r1, {r1, r2}
40009610:	e38cc001 	orr	ip, ip, #1
40009614:	e581200c 	str	r2, [r1, #12]
40009618:	e1a00006 	mov	r0, r6
4000961c:	e5821008 	str	r1, [r2, #8]
40009620:	e583c004 	str	ip, [r3, #4]
40009624:	eb000226 	bl	40009ec4 <__malloc_unlock>
40009628:	e2844008 	add	r4, r4, #8
4000962c:	e1a00004 	mov	r0, r4
40009630:	e28dd00c 	add	sp, sp, #12
40009634:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009638:	e12fff1e 	bx	lr
4000963c:	e1b0e4a5 	lsrs	lr, r5, #9
40009640:	03a0107e 	moveq	r1, #126	; 0x7e
40009644:	03a0e03f 	moveq	lr, #63	; 0x3f
40009648:	1a000061 	bne	400097d4 <_malloc_r+0x244>
4000964c:	e59f765c 	ldr	r7, [pc, #1628]	; 40009cb0 <_malloc_r+0x720>
40009650:	e0871101 	add	r1, r7, r1, lsl #2
40009654:	e591400c 	ldr	r4, [r1, #12]
40009658:	e1510004 	cmp	r1, r4
4000965c:	1a000005 	bne	40009678 <_malloc_r+0xe8>
40009660:	ea00000a 	b	40009690 <_malloc_r+0x100>
40009664:	e3530000 	cmp	r3, #0
40009668:	aa0000de 	bge	400099e8 <_malloc_r+0x458>
4000966c:	e594400c 	ldr	r4, [r4, #12]
40009670:	e1510004 	cmp	r1, r4
40009674:	0a000005 	beq	40009690 <_malloc_r+0x100>
40009678:	e5942004 	ldr	r2, [r4, #4]
4000967c:	e3c22003 	bic	r2, r2, #3
40009680:	e0653002 	rsb	r3, r5, r2
40009684:	e353000f 	cmp	r3, #15
40009688:	dafffff5 	ble	40009664 <_malloc_r+0xd4>
4000968c:	e24ee001 	sub	lr, lr, #1
40009690:	e28ee001 	add	lr, lr, #1
40009694:	e59f3614 	ldr	r3, [pc, #1556]	; 40009cb0 <_malloc_r+0x720>
40009698:	e5974010 	ldr	r4, [r7, #16]
4000969c:	e2838008 	add	r8, r3, #8
400096a0:	e1540008 	cmp	r4, r8
400096a4:	05931004 	ldreq	r1, [r3, #4]
400096a8:	0a000016 	beq	40009708 <_malloc_r+0x178>
400096ac:	e5942004 	ldr	r2, [r4, #4]
400096b0:	e3c22003 	bic	r2, r2, #3
400096b4:	e0651002 	rsb	r1, r5, r2
400096b8:	e351000f 	cmp	r1, #15
400096bc:	ca000101 	bgt	40009ac8 <_malloc_r+0x538>
400096c0:	e3510000 	cmp	r1, #0
400096c4:	e5838014 	str	r8, [r3, #20]
400096c8:	e5838010 	str	r8, [r3, #16]
400096cc:	aa000046 	bge	400097ec <_malloc_r+0x25c>
400096d0:	e3520c02 	cmp	r2, #512	; 0x200
400096d4:	2a0000dc 	bcs	40009a4c <_malloc_r+0x4bc>
400096d8:	e5930004 	ldr	r0, [r3, #4]
400096dc:	e1a021a2 	lsr	r2, r2, #3
400096e0:	e1a01142 	asr	r1, r2, #2
400096e4:	e3a0c001 	mov	ip, #1
400096e8:	e180111c 	orr	r1, r0, ip, lsl r1
400096ec:	e0832182 	add	r2, r3, r2, lsl #3
400096f0:	e5920008 	ldr	r0, [r2, #8]
400096f4:	e5831004 	str	r1, [r3, #4]
400096f8:	e5840008 	str	r0, [r4, #8]
400096fc:	e584200c 	str	r2, [r4, #12]
40009700:	e5824008 	str	r4, [r2, #8]
40009704:	e580400c 	str	r4, [r0, #12]
40009708:	e1a0314e 	asr	r3, lr, #2
4000970c:	e3a00001 	mov	r0, #1
40009710:	e1a00310 	lsl	r0, r0, r3
40009714:	e1500001 	cmp	r0, r1
40009718:	8a00003e 	bhi	40009818 <_malloc_r+0x288>
4000971c:	e1110000 	tst	r1, r0
40009720:	1a000008 	bne	40009748 <_malloc_r+0x1b8>
40009724:	e1a00080 	lsl	r0, r0, #1
40009728:	e3cee003 	bic	lr, lr, #3
4000972c:	e1110000 	tst	r1, r0
40009730:	e28ee004 	add	lr, lr, #4
40009734:	1a000003 	bne	40009748 <_malloc_r+0x1b8>
40009738:	e1a00080 	lsl	r0, r0, #1
4000973c:	e1110000 	tst	r1, r0
40009740:	e28ee004 	add	lr, lr, #4
40009744:	0afffffb 	beq	40009738 <_malloc_r+0x1a8>
40009748:	e087418e 	add	r4, r7, lr, lsl #3
4000974c:	e1a0c004 	mov	ip, r4
40009750:	e1a0900e 	mov	r9, lr
40009754:	e59c300c 	ldr	r3, [ip, #12]
40009758:	e15c0003 	cmp	ip, r3
4000975c:	1a000005 	bne	40009778 <_malloc_r+0x1e8>
40009760:	ea0000e5 	b	40009afc <_malloc_r+0x56c>
40009764:	e3520000 	cmp	r2, #0
40009768:	aa0000ee 	bge	40009b28 <_malloc_r+0x598>
4000976c:	e593300c 	ldr	r3, [r3, #12]
40009770:	e15c0003 	cmp	ip, r3
40009774:	0a0000e0 	beq	40009afc <_malloc_r+0x56c>
40009778:	e5931004 	ldr	r1, [r3, #4]
4000977c:	e3c11003 	bic	r1, r1, #3
40009780:	e0652001 	rsb	r2, r5, r1
40009784:	e352000f 	cmp	r2, #15
40009788:	dafffff5 	ble	40009764 <_malloc_r+0x1d4>
4000978c:	e1a04003 	mov	r4, r3
40009790:	e5b4c008 	ldr	ip, [r4, #8]!
40009794:	e593100c 	ldr	r1, [r3, #12]
40009798:	e3859001 	orr	r9, r5, #1
4000979c:	e382e001 	orr	lr, r2, #1
400097a0:	e0835005 	add	r5, r3, r5
400097a4:	e5839004 	str	r9, [r3, #4]
400097a8:	e1a00006 	mov	r0, r6
400097ac:	e58c100c 	str	r1, [ip, #12]
400097b0:	e581c008 	str	ip, [r1, #8]
400097b4:	e5875014 	str	r5, [r7, #20]
400097b8:	e5875010 	str	r5, [r7, #16]
400097bc:	e585800c 	str	r8, [r5, #12]
400097c0:	e5858008 	str	r8, [r5, #8]
400097c4:	e585e004 	str	lr, [r5, #4]
400097c8:	e7852002 	str	r2, [r5, r2]
400097cc:	eb0001bc 	bl	40009ec4 <__malloc_unlock>
400097d0:	eaffff95 	b	4000962c <_malloc_r+0x9c>
400097d4:	e35e0004 	cmp	lr, #4
400097d8:	8a000091 	bhi	40009a24 <_malloc_r+0x494>
400097dc:	e1a0e325 	lsr	lr, r5, #6
400097e0:	e28ee038 	add	lr, lr, #56	; 0x38
400097e4:	e1a0108e 	lsl	r1, lr, #1
400097e8:	eaffff97 	b	4000964c <_malloc_r+0xbc>
400097ec:	e0842002 	add	r2, r4, r2
400097f0:	e5923004 	ldr	r3, [r2, #4]
400097f4:	e3833001 	orr	r3, r3, #1
400097f8:	e1a00006 	mov	r0, r6
400097fc:	e5823004 	str	r3, [r2, #4]
40009800:	eb0001af 	bl	40009ec4 <__malloc_unlock>
40009804:	e2844008 	add	r4, r4, #8
40009808:	e1a00004 	mov	r0, r4
4000980c:	e28dd00c 	add	sp, sp, #12
40009810:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009814:	e12fff1e 	bx	lr
40009818:	e5974008 	ldr	r4, [r7, #8]
4000981c:	e5949004 	ldr	r9, [r4, #4]
40009820:	e3c99003 	bic	r9, r9, #3
40009824:	e1550009 	cmp	r5, r9
40009828:	8a000002 	bhi	40009838 <_malloc_r+0x2a8>
4000982c:	e0653009 	rsb	r3, r5, r9
40009830:	e353000f 	cmp	r3, #15
40009834:	ca00005e 	bgt	400099b4 <_malloc_r+0x424>
40009838:	e59fa474 	ldr	sl, [pc, #1140]	; 40009cb4 <_malloc_r+0x724>
4000983c:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
40009840:	e59ab000 	ldr	fp, [sl]
40009844:	e3730001 	cmn	r3, #1
40009848:	e085b00b 	add	fp, r5, fp
4000984c:	128bba01 	addne	fp, fp, #4096	; 0x1000
40009850:	128bb00f 	addne	fp, fp, #15
40009854:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
40009858:	028bb010 	addeq	fp, fp, #16
4000985c:	13cbb00f 	bicne	fp, fp, #15
40009860:	e0842009 	add	r2, r4, r9
40009864:	e1a00006 	mov	r0, r6
40009868:	e1a0100b 	mov	r1, fp
4000986c:	e58d2004 	str	r2, [sp, #4]
40009870:	eb0004fa 	bl	4000ac60 <_sbrk_r>
40009874:	e3700001 	cmn	r0, #1
40009878:	e1a08000 	mov	r8, r0
4000987c:	e59d2004 	ldr	r2, [sp, #4]
40009880:	0a0000ba 	beq	40009b70 <_malloc_r+0x5e0>
40009884:	e1520000 	cmp	r2, r0
40009888:	8a0000b6 	bhi	40009b68 <_malloc_r+0x5d8>
4000988c:	e59a3004 	ldr	r3, [sl, #4]
40009890:	e1520008 	cmp	r2, r8
40009894:	e08b3003 	add	r3, fp, r3
40009898:	e58a3004 	str	r3, [sl, #4]
4000989c:	0a0000e8 	beq	40009c44 <_malloc_r+0x6b4>
400098a0:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
400098a4:	e3710001 	cmn	r1, #1
400098a8:	10622008 	rsbne	r2, r2, r8
400098ac:	e59f13fc 	ldr	r1, [pc, #1020]	; 40009cb0 <_malloc_r+0x720>
400098b0:	10833002 	addne	r3, r3, r2
400098b4:	05818408 	streq	r8, [r1, #1032]	; 0x408
400098b8:	158a3004 	strne	r3, [sl, #4]
400098bc:	e2183007 	ands	r3, r8, #7
400098c0:	12632008 	rsbne	r2, r3, #8
400098c4:	10888002 	addne	r8, r8, r2
400098c8:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
400098cc:	12832008 	addne	r2, r3, #8
400098d0:	e088300b 	add	r3, r8, fp
400098d4:	03a02a01 	moveq	r2, #4096	; 0x1000
400098d8:	e1a03a03 	lsl	r3, r3, #20
400098dc:	e042ba23 	sub	fp, r2, r3, lsr #20
400098e0:	e1a0100b 	mov	r1, fp
400098e4:	e1a00006 	mov	r0, r6
400098e8:	eb0004dc 	bl	4000ac60 <_sbrk_r>
400098ec:	e3700001 	cmn	r0, #1
400098f0:	10682000 	rsbne	r2, r8, r0
400098f4:	e59a3004 	ldr	r3, [sl, #4]
400098f8:	108b2002 	addne	r2, fp, r2
400098fc:	03a0b000 	moveq	fp, #0
40009900:	13822001 	orrne	r2, r2, #1
40009904:	03a02001 	moveq	r2, #1
40009908:	e08b3003 	add	r3, fp, r3
4000990c:	e1540007 	cmp	r4, r7
40009910:	e5878008 	str	r8, [r7, #8]
40009914:	e58a3004 	str	r3, [sl, #4]
40009918:	e5882004 	str	r2, [r8, #4]
4000991c:	e59fb390 	ldr	fp, [pc, #912]	; 40009cb4 <_malloc_r+0x724>
40009920:	0a00000d 	beq	4000995c <_malloc_r+0x3cc>
40009924:	e359000f 	cmp	r9, #15
40009928:	9a0000b1 	bls	40009bf4 <_malloc_r+0x664>
4000992c:	e5940004 	ldr	r0, [r4, #4]
40009930:	e249200c 	sub	r2, r9, #12
40009934:	e3c22007 	bic	r2, r2, #7
40009938:	e2000001 	and	r0, r0, #1
4000993c:	e1820000 	orr	r0, r2, r0
40009940:	e3a01005 	mov	r1, #5
40009944:	e352000f 	cmp	r2, #15
40009948:	e0842002 	add	r2, r4, r2
4000994c:	e5840004 	str	r0, [r4, #4]
40009950:	e5821004 	str	r1, [r2, #4]
40009954:	e5821008 	str	r1, [r2, #8]
40009958:	8a0000c0 	bhi	40009c60 <_malloc_r+0x6d0>
4000995c:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40009960:	e1530002 	cmp	r3, r2
40009964:	e59f2348 	ldr	r2, [pc, #840]	; 40009cb4 <_malloc_r+0x724>
40009968:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
4000996c:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40009970:	e5974008 	ldr	r4, [r7, #8]
40009974:	e1530002 	cmp	r3, r2
40009978:	95943004 	ldrls	r3, [r4, #4]
4000997c:	e59f2330 	ldr	r2, [pc, #816]	; 40009cb4 <_malloc_r+0x724>
40009980:	85941004 	ldrhi	r1, [r4, #4]
40009984:	85823030 	strhi	r3, [r2, #48]	; 0x30
40009988:	93c33003 	bicls	r3, r3, #3
4000998c:	83c13003 	bichi	r3, r1, #3
40009990:	e1550003 	cmp	r5, r3
40009994:	e0653003 	rsb	r3, r5, r3
40009998:	8a000001 	bhi	400099a4 <_malloc_r+0x414>
4000999c:	e353000f 	cmp	r3, #15
400099a0:	ca000003 	bgt	400099b4 <_malloc_r+0x424>
400099a4:	e1a00006 	mov	r0, r6
400099a8:	eb000145 	bl	40009ec4 <__malloc_unlock>
400099ac:	e3a04000 	mov	r4, #0
400099b0:	eaffff1d 	b	4000962c <_malloc_r+0x9c>
400099b4:	e3852001 	orr	r2, r5, #1
400099b8:	e3833001 	orr	r3, r3, #1
400099bc:	e0845005 	add	r5, r4, r5
400099c0:	e5842004 	str	r2, [r4, #4]
400099c4:	e1a00006 	mov	r0, r6
400099c8:	e5875008 	str	r5, [r7, #8]
400099cc:	e5853004 	str	r3, [r5, #4]
400099d0:	eb00013b 	bl	40009ec4 <__malloc_unlock>
400099d4:	e2844008 	add	r4, r4, #8
400099d8:	e1a00004 	mov	r0, r4
400099dc:	e28dd00c 	add	sp, sp, #12
400099e0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400099e4:	e12fff1e 	bx	lr
400099e8:	e0842002 	add	r2, r4, r2
400099ec:	e592c004 	ldr	ip, [r2, #4]
400099f0:	e2841008 	add	r1, r4, #8
400099f4:	e891000a 	ldm	r1, {r1, r3}
400099f8:	e38cc001 	orr	ip, ip, #1
400099fc:	e581300c 	str	r3, [r1, #12]
40009a00:	e1a00006 	mov	r0, r6
40009a04:	e5831008 	str	r1, [r3, #8]
40009a08:	e582c004 	str	ip, [r2, #4]
40009a0c:	eb00012c 	bl	40009ec4 <__malloc_unlock>
40009a10:	e2844008 	add	r4, r4, #8
40009a14:	e1a00004 	mov	r0, r4
40009a18:	e28dd00c 	add	sp, sp, #12
40009a1c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009a20:	e12fff1e 	bx	lr
40009a24:	e35e0014 	cmp	lr, #20
40009a28:	928ee05b 	addls	lr, lr, #91	; 0x5b
40009a2c:	91a0108e 	lslls	r1, lr, #1
40009a30:	9affff05 	bls	4000964c <_malloc_r+0xbc>
40009a34:	e35e0054 	cmp	lr, #84	; 0x54
40009a38:	8a000067 	bhi	40009bdc <_malloc_r+0x64c>
40009a3c:	e1a0e625 	lsr	lr, r5, #12
40009a40:	e28ee06e 	add	lr, lr, #110	; 0x6e
40009a44:	e1a0108e 	lsl	r1, lr, #1
40009a48:	eafffeff 	b	4000964c <_malloc_r+0xbc>
40009a4c:	e1a034a2 	lsr	r3, r2, #9
40009a50:	e3530004 	cmp	r3, #4
40009a54:	9a00003f 	bls	40009b58 <_malloc_r+0x5c8>
40009a58:	e3530014 	cmp	r3, #20
40009a5c:	9283105b 	addls	r1, r3, #91	; 0x5b
40009a60:	91a00081 	lslls	r0, r1, #1
40009a64:	9a000004 	bls	40009a7c <_malloc_r+0x4ec>
40009a68:	e3530054 	cmp	r3, #84	; 0x54
40009a6c:	8a000080 	bhi	40009c74 <_malloc_r+0x6e4>
40009a70:	e1a01622 	lsr	r1, r2, #12
40009a74:	e281106e 	add	r1, r1, #110	; 0x6e
40009a78:	e1a00081 	lsl	r0, r1, #1
40009a7c:	e0870100 	add	r0, r7, r0, lsl #2
40009a80:	e5903008 	ldr	r3, [r0, #8]
40009a84:	e1530000 	cmp	r3, r0
40009a88:	e59fc220 	ldr	ip, [pc, #544]	; 40009cb0 <_malloc_r+0x720>
40009a8c:	0a00005d 	beq	40009c08 <_malloc_r+0x678>
40009a90:	e5931004 	ldr	r1, [r3, #4]
40009a94:	e3c11003 	bic	r1, r1, #3
40009a98:	e1520001 	cmp	r2, r1
40009a9c:	2a000002 	bcs	40009aac <_malloc_r+0x51c>
40009aa0:	e5933008 	ldr	r3, [r3, #8]
40009aa4:	e1500003 	cmp	r0, r3
40009aa8:	1afffff8 	bne	40009a90 <_malloc_r+0x500>
40009aac:	e593200c 	ldr	r2, [r3, #12]
40009ab0:	e5971004 	ldr	r1, [r7, #4]
40009ab4:	e584200c 	str	r2, [r4, #12]
40009ab8:	e5843008 	str	r3, [r4, #8]
40009abc:	e5824008 	str	r4, [r2, #8]
40009ac0:	e583400c 	str	r4, [r3, #12]
40009ac4:	eaffff0f 	b	40009708 <_malloc_r+0x178>
40009ac8:	e385c001 	orr	ip, r5, #1
40009acc:	e3812001 	orr	r2, r1, #1
40009ad0:	e0845005 	add	r5, r4, r5
40009ad4:	e584c004 	str	ip, [r4, #4]
40009ad8:	e1a00006 	mov	r0, r6
40009adc:	e5835014 	str	r5, [r3, #20]
40009ae0:	e5835010 	str	r5, [r3, #16]
40009ae4:	e585800c 	str	r8, [r5, #12]
40009ae8:	e9850104 	stmib	r5, {r2, r8}
40009aec:	e7851001 	str	r1, [r5, r1]
40009af0:	e2844008 	add	r4, r4, #8
40009af4:	eb0000f2 	bl	40009ec4 <__malloc_unlock>
40009af8:	eafffecb 	b	4000962c <_malloc_r+0x9c>
40009afc:	e2899001 	add	r9, r9, #1
40009b00:	e3190003 	tst	r9, #3
40009b04:	e28cc008 	add	ip, ip, #8
40009b08:	1affff11 	bne	40009754 <_malloc_r+0x1c4>
40009b0c:	ea00001f 	b	40009b90 <_malloc_r+0x600>
40009b10:	e2843008 	add	r3, r4, #8
40009b14:	e5944014 	ldr	r4, [r4, #20]
40009b18:	e1530004 	cmp	r3, r4
40009b1c:	028ee002 	addeq	lr, lr, #2
40009b20:	0afffedb 	beq	40009694 <_malloc_r+0x104>
40009b24:	eafffeb3 	b	400095f8 <_malloc_r+0x68>
40009b28:	e0831001 	add	r1, r3, r1
40009b2c:	e591c004 	ldr	ip, [r1, #4]
40009b30:	e1a04003 	mov	r4, r3
40009b34:	e5b42008 	ldr	r2, [r4, #8]!
40009b38:	e593300c 	ldr	r3, [r3, #12]
40009b3c:	e38cc001 	orr	ip, ip, #1
40009b40:	e581c004 	str	ip, [r1, #4]
40009b44:	e1a00006 	mov	r0, r6
40009b48:	e582300c 	str	r3, [r2, #12]
40009b4c:	e5832008 	str	r2, [r3, #8]
40009b50:	eb0000db 	bl	40009ec4 <__malloc_unlock>
40009b54:	eafffeb4 	b	4000962c <_malloc_r+0x9c>
40009b58:	e1a01322 	lsr	r1, r2, #6
40009b5c:	e2811038 	add	r1, r1, #56	; 0x38
40009b60:	e1a00081 	lsl	r0, r1, #1
40009b64:	eaffffc4 	b	40009a7c <_malloc_r+0x4ec>
40009b68:	e1540007 	cmp	r4, r7
40009b6c:	0affff46 	beq	4000988c <_malloc_r+0x2fc>
40009b70:	e5974008 	ldr	r4, [r7, #8]
40009b74:	e5943004 	ldr	r3, [r4, #4]
40009b78:	e3c33003 	bic	r3, r3, #3
40009b7c:	eaffff83 	b	40009990 <_malloc_r+0x400>
40009b80:	e5944000 	ldr	r4, [r4]
40009b84:	e1540003 	cmp	r4, r3
40009b88:	e24ee001 	sub	lr, lr, #1
40009b8c:	1a000045 	bne	40009ca8 <_malloc_r+0x718>
40009b90:	e31e0003 	tst	lr, #3
40009b94:	e2443008 	sub	r3, r4, #8
40009b98:	1afffff8 	bne	40009b80 <_malloc_r+0x5f0>
40009b9c:	e5973004 	ldr	r3, [r7, #4]
40009ba0:	e1c33000 	bic	r3, r3, r0
40009ba4:	e5873004 	str	r3, [r7, #4]
40009ba8:	e1a00080 	lsl	r0, r0, #1
40009bac:	e1500003 	cmp	r0, r3
40009bb0:	8affff18 	bhi	40009818 <_malloc_r+0x288>
40009bb4:	e3500000 	cmp	r0, #0
40009bb8:	0affff16 	beq	40009818 <_malloc_r+0x288>
40009bbc:	e1130000 	tst	r3, r0
40009bc0:	e1a0e009 	mov	lr, r9
40009bc4:	1afffedf 	bne	40009748 <_malloc_r+0x1b8>
40009bc8:	e1a00080 	lsl	r0, r0, #1
40009bcc:	e1130000 	tst	r3, r0
40009bd0:	e28ee004 	add	lr, lr, #4
40009bd4:	0afffffb 	beq	40009bc8 <_malloc_r+0x638>
40009bd8:	eafffeda 	b	40009748 <_malloc_r+0x1b8>
40009bdc:	e35e0f55 	cmp	lr, #340	; 0x154
40009be0:	8a00000f 	bhi	40009c24 <_malloc_r+0x694>
40009be4:	e1a0e7a5 	lsr	lr, r5, #15
40009be8:	e28ee077 	add	lr, lr, #119	; 0x77
40009bec:	e1a0108e 	lsl	r1, lr, #1
40009bf0:	eafffe95 	b	4000964c <_malloc_r+0xbc>
40009bf4:	e3a03001 	mov	r3, #1
40009bf8:	e5883004 	str	r3, [r8, #4]
40009bfc:	e1a04008 	mov	r4, r8
40009c00:	e3a03000 	mov	r3, #0
40009c04:	eaffff61 	b	40009990 <_malloc_r+0x400>
40009c08:	e59c2004 	ldr	r2, [ip, #4]
40009c0c:	e1a01141 	asr	r1, r1, #2
40009c10:	e3a00001 	mov	r0, #1
40009c14:	e1821110 	orr	r1, r2, r0, lsl r1
40009c18:	e1a02003 	mov	r2, r3
40009c1c:	e58c1004 	str	r1, [ip, #4]
40009c20:	eaffffa3 	b	40009ab4 <_malloc_r+0x524>
40009c24:	e59f308c 	ldr	r3, [pc, #140]	; 40009cb8 <_malloc_r+0x728>
40009c28:	e15e0003 	cmp	lr, r3
40009c2c:	91a0e925 	lsrls	lr, r5, #18
40009c30:	928ee07c 	addls	lr, lr, #124	; 0x7c
40009c34:	91a0108e 	lslls	r1, lr, #1
40009c38:	83a010fc 	movhi	r1, #252	; 0xfc
40009c3c:	83a0e07e 	movhi	lr, #126	; 0x7e
40009c40:	eafffe81 	b	4000964c <_malloc_r+0xbc>
40009c44:	e1b01a02 	lsls	r1, r2, #20
40009c48:	1affff14 	bne	400098a0 <_malloc_r+0x310>
40009c4c:	e08b1009 	add	r1, fp, r9
40009c50:	e5972008 	ldr	r2, [r7, #8]
40009c54:	e3811001 	orr	r1, r1, #1
40009c58:	e5821004 	str	r1, [r2, #4]
40009c5c:	eaffff3e 	b	4000995c <_malloc_r+0x3cc>
40009c60:	e2841008 	add	r1, r4, #8
40009c64:	e1a00006 	mov	r0, r6
40009c68:	eb0009a3 	bl	4000c2fc <_free_r>
40009c6c:	e59b3004 	ldr	r3, [fp, #4]
40009c70:	eaffff39 	b	4000995c <_malloc_r+0x3cc>
40009c74:	e3530f55 	cmp	r3, #340	; 0x154
40009c78:	91a017a2 	lsrls	r1, r2, #15
40009c7c:	92811077 	addls	r1, r1, #119	; 0x77
40009c80:	91a00081 	lslls	r0, r1, #1
40009c84:	9affff7c 	bls	40009a7c <_malloc_r+0x4ec>
40009c88:	e59f1028 	ldr	r1, [pc, #40]	; 40009cb8 <_malloc_r+0x728>
40009c8c:	e1530001 	cmp	r3, r1
40009c90:	91a01922 	lsrls	r1, r2, #18
40009c94:	9281107c 	addls	r1, r1, #124	; 0x7c
40009c98:	91a00081 	lslls	r0, r1, #1
40009c9c:	83a000fc 	movhi	r0, #252	; 0xfc
40009ca0:	83a0107e 	movhi	r1, #126	; 0x7e
40009ca4:	eaffff74 	b	40009a7c <_malloc_r+0x4ec>
40009ca8:	e5973004 	ldr	r3, [r7, #4]
40009cac:	eaffffbd 	b	40009ba8 <_malloc_r+0x618>
40009cb0:	400172ec 	andmi	r7, r1, ip, ror #5
40009cb4:	400177e4 	andmi	r7, r1, r4, ror #15
40009cb8:	00000554 	andeq	r0, r0, r4, asr r5

40009cbc <memchr>:
40009cbc:	e3100003 	tst	r0, #3
40009cc0:	e92d0070 	push	{r4, r5, r6}
40009cc4:	e20110ff 	and	r1, r1, #255	; 0xff
40009cc8:	0a00003a 	beq	40009db8 <memchr+0xfc>
40009ccc:	e3520000 	cmp	r2, #0
40009cd0:	e242c001 	sub	ip, r2, #1
40009cd4:	0a000021 	beq	40009d60 <memchr+0xa4>
40009cd8:	e5d03000 	ldrb	r3, [r0]
40009cdc:	e1530001 	cmp	r3, r1
40009ce0:	0a00001f 	beq	40009d64 <memchr+0xa8>
40009ce4:	e2803001 	add	r3, r0, #1
40009ce8:	ea000006 	b	40009d08 <memchr+0x4c>
40009cec:	e35c0000 	cmp	ip, #0
40009cf0:	0a00001a 	beq	40009d60 <memchr+0xa4>
40009cf4:	e5d02000 	ldrb	r2, [r0]
40009cf8:	e1520001 	cmp	r2, r1
40009cfc:	e2833001 	add	r3, r3, #1
40009d00:	e24cc001 	sub	ip, ip, #1
40009d04:	0a000016 	beq	40009d64 <memchr+0xa8>
40009d08:	e3130003 	tst	r3, #3
40009d0c:	e1a00003 	mov	r0, r3
40009d10:	1afffff5 	bne	40009cec <memchr+0x30>
40009d14:	e35c0003 	cmp	ip, #3
40009d18:	8a000013 	bhi	40009d6c <memchr+0xb0>
40009d1c:	e35c0000 	cmp	ip, #0
40009d20:	e24c4001 	sub	r4, ip, #1
40009d24:	0a000025 	beq	40009dc0 <memchr+0x104>
40009d28:	e5d03000 	ldrb	r3, [r0]
40009d2c:	e1530001 	cmp	r3, r1
40009d30:	0a00000b 	beq	40009d64 <memchr+0xa8>
40009d34:	e2802001 	add	r2, r0, #1
40009d38:	e3a03000 	mov	r3, #0
40009d3c:	ea000004 	b	40009d54 <memchr+0x98>
40009d40:	e5d0c000 	ldrb	ip, [r0]
40009d44:	e15c0001 	cmp	ip, r1
40009d48:	e2822001 	add	r2, r2, #1
40009d4c:	e2833001 	add	r3, r3, #1
40009d50:	0a000003 	beq	40009d64 <memchr+0xa8>
40009d54:	e1530004 	cmp	r3, r4
40009d58:	e1a00002 	mov	r0, r2
40009d5c:	1afffff7 	bne	40009d40 <memchr+0x84>
40009d60:	e3a00000 	mov	r0, #0
40009d64:	e8bd0070 	pop	{r4, r5, r6}
40009d68:	e12fff1e 	bx	lr
40009d6c:	e1816401 	orr	r6, r1, r1, lsl #8
40009d70:	e1a03000 	mov	r3, r0
40009d74:	e1866806 	orr	r6, r6, r6, lsl #16
40009d78:	e5935000 	ldr	r5, [r3]
40009d7c:	e59f4044 	ldr	r4, [pc, #68]	; 40009dc8 <memchr+0x10c>
40009d80:	e0265005 	eor	r5, r6, r5
40009d84:	e0854004 	add	r4, r5, r4
40009d88:	e59f203c 	ldr	r2, [pc, #60]	; 40009dcc <memchr+0x110>
40009d8c:	e1c44005 	bic	r4, r4, r5
40009d90:	e0042002 	and	r2, r4, r2
40009d94:	e3520000 	cmp	r2, #0
40009d98:	e1a00003 	mov	r0, r3
40009d9c:	e2833004 	add	r3, r3, #4
40009da0:	1affffdd 	bne	40009d1c <memchr+0x60>
40009da4:	e24cc004 	sub	ip, ip, #4
40009da8:	e35c0003 	cmp	ip, #3
40009dac:	e1a00003 	mov	r0, r3
40009db0:	8afffff0 	bhi	40009d78 <memchr+0xbc>
40009db4:	eaffffd8 	b	40009d1c <memchr+0x60>
40009db8:	e1a0c002 	mov	ip, r2
40009dbc:	eaffffd4 	b	40009d14 <memchr+0x58>
40009dc0:	e1a0000c 	mov	r0, ip
40009dc4:	eaffffe6 	b	40009d64 <memchr+0xa8>
40009dc8:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
40009dcc:	80808080 	addhi	r8, r0, r0, lsl #1

40009dd0 <memcpy>:
40009dd0:	e352000f 	cmp	r2, #15
40009dd4:	e92d00f0 	push	{r4, r5, r6, r7}
40009dd8:	9a00002a 	bls	40009e88 <memcpy+0xb8>
40009ddc:	e1803001 	orr	r3, r0, r1
40009de0:	e3130003 	tst	r3, #3
40009de4:	1a000031 	bne	40009eb0 <memcpy+0xe0>
40009de8:	e2426010 	sub	r6, r2, #16
40009dec:	e1a06226 	lsr	r6, r6, #4
40009df0:	e0805206 	add	r5, r0, r6, lsl #4
40009df4:	e2855010 	add	r5, r5, #16
40009df8:	e1a0c001 	mov	ip, r1
40009dfc:	e1a03000 	mov	r3, r0
40009e00:	e59c4000 	ldr	r4, [ip]
40009e04:	e5834000 	str	r4, [r3]
40009e08:	e59c4004 	ldr	r4, [ip, #4]
40009e0c:	e5834004 	str	r4, [r3, #4]
40009e10:	e59c4008 	ldr	r4, [ip, #8]
40009e14:	e5834008 	str	r4, [r3, #8]
40009e18:	e59c400c 	ldr	r4, [ip, #12]
40009e1c:	e2833010 	add	r3, r3, #16
40009e20:	e5034004 	str	r4, [r3, #-4]
40009e24:	e1530005 	cmp	r3, r5
40009e28:	e28cc010 	add	ip, ip, #16
40009e2c:	1afffff3 	bne	40009e00 <memcpy+0x30>
40009e30:	e2863001 	add	r3, r6, #1
40009e34:	e202700f 	and	r7, r2, #15
40009e38:	e1a03203 	lsl	r3, r3, #4
40009e3c:	e3570003 	cmp	r7, #3
40009e40:	e0811003 	add	r1, r1, r3
40009e44:	e0803003 	add	r3, r0, r3
40009e48:	9a00001a 	bls	40009eb8 <memcpy+0xe8>
40009e4c:	e1a05001 	mov	r5, r1
40009e50:	e1a04003 	mov	r4, r3
40009e54:	e1a0c007 	mov	ip, r7
40009e58:	e24cc004 	sub	ip, ip, #4
40009e5c:	e4956004 	ldr	r6, [r5], #4
40009e60:	e35c0003 	cmp	ip, #3
40009e64:	e4846004 	str	r6, [r4], #4
40009e68:	8afffffa 	bhi	40009e58 <memcpy+0x88>
40009e6c:	e247c004 	sub	ip, r7, #4
40009e70:	e3ccc003 	bic	ip, ip, #3
40009e74:	e28cc004 	add	ip, ip, #4
40009e78:	e083300c 	add	r3, r3, ip
40009e7c:	e081100c 	add	r1, r1, ip
40009e80:	e2022003 	and	r2, r2, #3
40009e84:	ea000000 	b	40009e8c <memcpy+0xbc>
40009e88:	e1a03000 	mov	r3, r0
40009e8c:	e3520000 	cmp	r2, #0
40009e90:	0a000004 	beq	40009ea8 <memcpy+0xd8>
40009e94:	e0812002 	add	r2, r1, r2
40009e98:	e4d1c001 	ldrb	ip, [r1], #1
40009e9c:	e1510002 	cmp	r1, r2
40009ea0:	e4c3c001 	strb	ip, [r3], #1
40009ea4:	1afffffb 	bne	40009e98 <memcpy+0xc8>
40009ea8:	e8bd00f0 	pop	{r4, r5, r6, r7}
40009eac:	e12fff1e 	bx	lr
40009eb0:	e1a03000 	mov	r3, r0
40009eb4:	eafffff6 	b	40009e94 <memcpy+0xc4>
40009eb8:	e1a02007 	mov	r2, r7
40009ebc:	eafffff2 	b	40009e8c <memcpy+0xbc>

40009ec0 <__malloc_lock>:
40009ec0:	e12fff1e 	bx	lr

40009ec4 <__malloc_unlock>:
40009ec4:	e12fff1e 	bx	lr

40009ec8 <_Balloc>:
40009ec8:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
40009ecc:	e3520000 	cmp	r2, #0
40009ed0:	e92d4070 	push	{r4, r5, r6, lr}
40009ed4:	e1a05000 	mov	r5, r0
40009ed8:	e1a04001 	mov	r4, r1
40009edc:	0a000009 	beq	40009f08 <_Balloc+0x40>
40009ee0:	e7920104 	ldr	r0, [r2, r4, lsl #2]
40009ee4:	e3500000 	cmp	r0, #0
40009ee8:	0a00000f 	beq	40009f2c <_Balloc+0x64>
40009eec:	e5901000 	ldr	r1, [r0]
40009ef0:	e7821104 	str	r1, [r2, r4, lsl #2]
40009ef4:	e3a02000 	mov	r2, #0
40009ef8:	e5802010 	str	r2, [r0, #16]
40009efc:	e580200c 	str	r2, [r0, #12]
40009f00:	e8bd4070 	pop	{r4, r5, r6, lr}
40009f04:	e12fff1e 	bx	lr
40009f08:	e3a02021 	mov	r2, #33	; 0x21
40009f0c:	e3a01004 	mov	r1, #4
40009f10:	eb000892 	bl	4000c160 <_calloc_r>
40009f14:	e3500000 	cmp	r0, #0
40009f18:	e585004c 	str	r0, [r5, #76]	; 0x4c
40009f1c:	11a02000 	movne	r2, r0
40009f20:	1affffee 	bne	40009ee0 <_Balloc+0x18>
40009f24:	e3a00000 	mov	r0, #0
40009f28:	eafffff4 	b	40009f00 <_Balloc+0x38>
40009f2c:	e3a01001 	mov	r1, #1
40009f30:	e1a06411 	lsl	r6, r1, r4
40009f34:	e2862005 	add	r2, r6, #5
40009f38:	e1a00005 	mov	r0, r5
40009f3c:	e1a02102 	lsl	r2, r2, #2
40009f40:	eb000886 	bl	4000c160 <_calloc_r>
40009f44:	e3500000 	cmp	r0, #0
40009f48:	0afffff5 	beq	40009f24 <_Balloc+0x5c>
40009f4c:	e9800050 	stmib	r0, {r4, r6}
40009f50:	eaffffe7 	b	40009ef4 <_Balloc+0x2c>

40009f54 <_Bfree>:
40009f54:	e3510000 	cmp	r1, #0
40009f58:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
40009f5c:	15912004 	ldrne	r2, [r1, #4]
40009f60:	17930102 	ldrne	r0, [r3, r2, lsl #2]
40009f64:	15810000 	strne	r0, [r1]
40009f68:	17831102 	strne	r1, [r3, r2, lsl #2]
40009f6c:	e12fff1e 	bx	lr

40009f70 <__multadd>:
40009f70:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
40009f74:	e5917010 	ldr	r7, [r1, #16]
40009f78:	e24dd00c 	sub	sp, sp, #12
40009f7c:	e1a08001 	mov	r8, r1
40009f80:	e1a09000 	mov	r9, r0
40009f84:	e2814014 	add	r4, r1, #20
40009f88:	e3a0c000 	mov	ip, #0
40009f8c:	e5946000 	ldr	r6, [r4]
40009f90:	e1a05806 	lsl	r5, r6, #16
40009f94:	e1a05825 	lsr	r5, r5, #16
40009f98:	e0253592 	mla	r5, r2, r5, r3
40009f9c:	e1a03826 	lsr	r3, r6, #16
40009fa0:	e0030392 	mul	r3, r2, r3
40009fa4:	e1a01805 	lsl	r1, r5, #16
40009fa8:	e0833825 	add	r3, r3, r5, lsr #16
40009fac:	e28cc001 	add	ip, ip, #1
40009fb0:	e1a01821 	lsr	r1, r1, #16
40009fb4:	e0811803 	add	r1, r1, r3, lsl #16
40009fb8:	e157000c 	cmp	r7, ip
40009fbc:	e4841004 	str	r1, [r4], #4
40009fc0:	e1a03823 	lsr	r3, r3, #16
40009fc4:	cafffff0 	bgt	40009f8c <__multadd+0x1c>
40009fc8:	e3530000 	cmp	r3, #0
40009fcc:	0a000006 	beq	40009fec <__multadd+0x7c>
40009fd0:	e5982008 	ldr	r2, [r8, #8]
40009fd4:	e1570002 	cmp	r7, r2
40009fd8:	aa000007 	bge	40009ffc <__multadd+0x8c>
40009fdc:	e0882107 	add	r2, r8, r7, lsl #2
40009fe0:	e2877001 	add	r7, r7, #1
40009fe4:	e5823014 	str	r3, [r2, #20]
40009fe8:	e5887010 	str	r7, [r8, #16]
40009fec:	e1a00008 	mov	r0, r8
40009ff0:	e28dd00c 	add	sp, sp, #12
40009ff4:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
40009ff8:	e12fff1e 	bx	lr
40009ffc:	e5981004 	ldr	r1, [r8, #4]
4000a000:	e1a00009 	mov	r0, r9
4000a004:	e2811001 	add	r1, r1, #1
4000a008:	e58d3004 	str	r3, [sp, #4]
4000a00c:	ebffffad 	bl	40009ec8 <_Balloc>
4000a010:	e5982010 	ldr	r2, [r8, #16]
4000a014:	e2822002 	add	r2, r2, #2
4000a018:	e288100c 	add	r1, r8, #12
4000a01c:	e1a04000 	mov	r4, r0
4000a020:	e1a02102 	lsl	r2, r2, #2
4000a024:	e280000c 	add	r0, r0, #12
4000a028:	ebffff68 	bl	40009dd0 <memcpy>
4000a02c:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000a030:	e5981004 	ldr	r1, [r8, #4]
4000a034:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000a038:	e59d3004 	ldr	r3, [sp, #4]
4000a03c:	e5880000 	str	r0, [r8]
4000a040:	e7828101 	str	r8, [r2, r1, lsl #2]
4000a044:	e1a08004 	mov	r8, r4
4000a048:	eaffffe3 	b	40009fdc <__multadd+0x6c>

4000a04c <__s2b>:
4000a04c:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a050:	e1a08003 	mov	r8, r3
4000a054:	e59f30d4 	ldr	r3, [pc, #212]	; 4000a130 <__s2b+0xe4>
4000a058:	e288c008 	add	ip, r8, #8
4000a05c:	e0c3e39c 	smull	lr, r3, ip, r3
4000a060:	e1a0cfcc 	asr	ip, ip, #31
4000a064:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000a068:	e3530001 	cmp	r3, #1
4000a06c:	e1a05000 	mov	r5, r0
4000a070:	e1a04001 	mov	r4, r1
4000a074:	e1a07002 	mov	r7, r2
4000a078:	e59d6020 	ldr	r6, [sp, #32]
4000a07c:	da000029 	ble	4000a128 <__s2b+0xdc>
4000a080:	e3a0c001 	mov	ip, #1
4000a084:	e3a01000 	mov	r1, #0
4000a088:	e1a0c08c 	lsl	ip, ip, #1
4000a08c:	e153000c 	cmp	r3, ip
4000a090:	e2811001 	add	r1, r1, #1
4000a094:	cafffffb 	bgt	4000a088 <__s2b+0x3c>
4000a098:	e1a00005 	mov	r0, r5
4000a09c:	ebffff89 	bl	40009ec8 <_Balloc>
4000a0a0:	e3570009 	cmp	r7, #9
4000a0a4:	e3a03001 	mov	r3, #1
4000a0a8:	e5806014 	str	r6, [r0, #20]
4000a0ac:	e5803010 	str	r3, [r0, #16]
4000a0b0:	d284400a 	addle	r4, r4, #10
4000a0b4:	d3a07009 	movle	r7, #9
4000a0b8:	da00000c 	ble	4000a0f0 <__s2b+0xa4>
4000a0bc:	e2849009 	add	r9, r4, #9
4000a0c0:	e1a06009 	mov	r6, r9
4000a0c4:	e0844007 	add	r4, r4, r7
4000a0c8:	e4d63001 	ldrb	r3, [r6], #1
4000a0cc:	e1a01000 	mov	r1, r0
4000a0d0:	e2433030 	sub	r3, r3, #48	; 0x30
4000a0d4:	e1a00005 	mov	r0, r5
4000a0d8:	e3a0200a 	mov	r2, #10
4000a0dc:	ebffffa3 	bl	40009f70 <__multadd>
4000a0e0:	e1560004 	cmp	r6, r4
4000a0e4:	1afffff7 	bne	4000a0c8 <__s2b+0x7c>
4000a0e8:	e0894007 	add	r4, r9, r7
4000a0ec:	e2444008 	sub	r4, r4, #8
4000a0f0:	e1580007 	cmp	r8, r7
4000a0f4:	da000009 	ble	4000a120 <__s2b+0xd4>
4000a0f8:	e0677008 	rsb	r7, r7, r8
4000a0fc:	e0847007 	add	r7, r4, r7
4000a100:	e4d43001 	ldrb	r3, [r4], #1
4000a104:	e1a01000 	mov	r1, r0
4000a108:	e2433030 	sub	r3, r3, #48	; 0x30
4000a10c:	e1a00005 	mov	r0, r5
4000a110:	e3a0200a 	mov	r2, #10
4000a114:	ebffff95 	bl	40009f70 <__multadd>
4000a118:	e1540007 	cmp	r4, r7
4000a11c:	1afffff7 	bne	4000a100 <__s2b+0xb4>
4000a120:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a124:	e12fff1e 	bx	lr
4000a128:	e3a01000 	mov	r1, #0
4000a12c:	eaffffd9 	b	4000a098 <__s2b+0x4c>
4000a130:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000a134 <__hi0bits>:
4000a134:	e1b03820 	lsrs	r3, r0, #16
4000a138:	01a00800 	lsleq	r0, r0, #16
4000a13c:	03a03010 	moveq	r3, #16
4000a140:	13a03000 	movne	r3, #0
4000a144:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000a148:	01a00400 	lsleq	r0, r0, #8
4000a14c:	02833008 	addeq	r3, r3, #8
4000a150:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000a154:	01a00200 	lsleq	r0, r0, #4
4000a158:	02833004 	addeq	r3, r3, #4
4000a15c:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000a160:	01a00100 	lsleq	r0, r0, #2
4000a164:	02833002 	addeq	r3, r3, #2
4000a168:	e3500000 	cmp	r0, #0
4000a16c:	ba000005 	blt	4000a188 <__hi0bits+0x54>
4000a170:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000a174:	1a000001 	bne	4000a180 <__hi0bits+0x4c>
4000a178:	e3a00020 	mov	r0, #32
4000a17c:	e12fff1e 	bx	lr
4000a180:	e2830001 	add	r0, r3, #1
4000a184:	e12fff1e 	bx	lr
4000a188:	e1a00003 	mov	r0, r3
4000a18c:	e12fff1e 	bx	lr

4000a190 <__lo0bits>:
4000a190:	e5903000 	ldr	r3, [r0]
4000a194:	e2132007 	ands	r2, r3, #7
4000a198:	0a000009 	beq	4000a1c4 <__lo0bits+0x34>
4000a19c:	e3130001 	tst	r3, #1
4000a1a0:	1a00001d 	bne	4000a21c <__lo0bits+0x8c>
4000a1a4:	e3130002 	tst	r3, #2
4000a1a8:	11a030a3 	lsrne	r3, r3, #1
4000a1ac:	01a03123 	lsreq	r3, r3, #2
4000a1b0:	15803000 	strne	r3, [r0]
4000a1b4:	05803000 	streq	r3, [r0]
4000a1b8:	13a00001 	movne	r0, #1
4000a1bc:	03a00002 	moveq	r0, #2
4000a1c0:	e12fff1e 	bx	lr
4000a1c4:	e1b01803 	lsls	r1, r3, #16
4000a1c8:	01a03823 	lsreq	r3, r3, #16
4000a1cc:	03a02010 	moveq	r2, #16
4000a1d0:	e31300ff 	tst	r3, #255	; 0xff
4000a1d4:	01a03423 	lsreq	r3, r3, #8
4000a1d8:	02822008 	addeq	r2, r2, #8
4000a1dc:	e313000f 	tst	r3, #15
4000a1e0:	01a03223 	lsreq	r3, r3, #4
4000a1e4:	02822004 	addeq	r2, r2, #4
4000a1e8:	e3130003 	tst	r3, #3
4000a1ec:	01a03123 	lsreq	r3, r3, #2
4000a1f0:	02822002 	addeq	r2, r2, #2
4000a1f4:	e3130001 	tst	r3, #1
4000a1f8:	1a000004 	bne	4000a210 <__lo0bits+0x80>
4000a1fc:	e1b030a3 	lsrs	r3, r3, #1
4000a200:	1a000001 	bne	4000a20c <__lo0bits+0x7c>
4000a204:	e3a00020 	mov	r0, #32
4000a208:	e12fff1e 	bx	lr
4000a20c:	e2822001 	add	r2, r2, #1
4000a210:	e5803000 	str	r3, [r0]
4000a214:	e1a00002 	mov	r0, r2
4000a218:	e12fff1e 	bx	lr
4000a21c:	e3a00000 	mov	r0, #0
4000a220:	e12fff1e 	bx	lr

4000a224 <__i2b>:
4000a224:	e92d4010 	push	{r4, lr}
4000a228:	e1a04001 	mov	r4, r1
4000a22c:	e3a01001 	mov	r1, #1
4000a230:	ebffff24 	bl	40009ec8 <_Balloc>
4000a234:	e3a02001 	mov	r2, #1
4000a238:	e5804014 	str	r4, [r0, #20]
4000a23c:	e5802010 	str	r2, [r0, #16]
4000a240:	e8bd4010 	pop	{r4, lr}
4000a244:	e12fff1e 	bx	lr

4000a248 <__multiply>:
4000a248:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a24c:	e5919010 	ldr	r9, [r1, #16]
4000a250:	e592a010 	ldr	sl, [r2, #16]
4000a254:	e159000a 	cmp	r9, sl
4000a258:	e24dd014 	sub	sp, sp, #20
4000a25c:	e1a08001 	mov	r8, r1
4000a260:	e1a06002 	mov	r6, r2
4000a264:	aa000004 	bge	4000a27c <__multiply+0x34>
4000a268:	e1a02009 	mov	r2, r9
4000a26c:	e1a08006 	mov	r8, r6
4000a270:	e1a0900a 	mov	r9, sl
4000a274:	e1a06001 	mov	r6, r1
4000a278:	e1a0a002 	mov	sl, r2
4000a27c:	e5983008 	ldr	r3, [r8, #8]
4000a280:	e089500a 	add	r5, r9, sl
4000a284:	e5981004 	ldr	r1, [r8, #4]
4000a288:	e1550003 	cmp	r5, r3
4000a28c:	c2811001 	addgt	r1, r1, #1
4000a290:	ebffff0c 	bl	40009ec8 <_Balloc>
4000a294:	e2804014 	add	r4, r0, #20
4000a298:	e0847105 	add	r7, r4, r5, lsl #2
4000a29c:	e1540007 	cmp	r4, r7
4000a2a0:	e58d0004 	str	r0, [sp, #4]
4000a2a4:	31a03004 	movcc	r3, r4
4000a2a8:	33a00000 	movcc	r0, #0
4000a2ac:	2a000002 	bcs	4000a2bc <__multiply+0x74>
4000a2b0:	e4830004 	str	r0, [r3], #4
4000a2b4:	e1570003 	cmp	r7, r3
4000a2b8:	8afffffc 	bhi	4000a2b0 <__multiply+0x68>
4000a2bc:	e2866014 	add	r6, r6, #20
4000a2c0:	e086a10a 	add	sl, r6, sl, lsl #2
4000a2c4:	e156000a 	cmp	r6, sl
4000a2c8:	e2888014 	add	r8, r8, #20
4000a2cc:	358d7008 	strcc	r7, [sp, #8]
4000a2d0:	358d500c 	strcc	r5, [sp, #12]
4000a2d4:	e088c109 	add	ip, r8, r9, lsl #2
4000a2d8:	31a0700a 	movcc	r7, sl
4000a2dc:	31a05008 	movcc	r5, r8
4000a2e0:	2a000040 	bcs	4000a3e8 <__multiply+0x1a0>
4000a2e4:	e4968004 	ldr	r8, [r6], #4
4000a2e8:	e1a09808 	lsl	r9, r8, #16
4000a2ec:	e1b09829 	lsrs	r9, r9, #16
4000a2f0:	0a00001b 	beq	4000a364 <__multiply+0x11c>
4000a2f4:	e3a08000 	mov	r8, #0
4000a2f8:	e1a02005 	mov	r2, r5
4000a2fc:	e1a03004 	mov	r3, r4
4000a300:	e1a0a008 	mov	sl, r8
4000a304:	ea000000 	b	4000a30c <__multiply+0xc4>
4000a308:	e1a03001 	mov	r3, r1
4000a30c:	e4920004 	ldr	r0, [r2], #4
4000a310:	e5931000 	ldr	r1, [r3]
4000a314:	e1a0b800 	lsl	fp, r0, #16
4000a318:	e1a08801 	lsl	r8, r1, #16
4000a31c:	e1a0b82b 	lsr	fp, fp, #16
4000a320:	e1a08828 	lsr	r8, r8, #16
4000a324:	e0288b99 	mla	r8, r9, fp, r8
4000a328:	e1a00820 	lsr	r0, r0, #16
4000a32c:	e1a01821 	lsr	r1, r1, #16
4000a330:	e0211099 	mla	r1, r9, r0, r1
4000a334:	e088800a 	add	r8, r8, sl
4000a338:	e1a00808 	lsl	r0, r8, #16
4000a33c:	e1a00820 	lsr	r0, r0, #16
4000a340:	e0818828 	add	r8, r1, r8, lsr #16
4000a344:	e1800808 	orr	r0, r0, r8, lsl #16
4000a348:	e1a01003 	mov	r1, r3
4000a34c:	e15c0002 	cmp	ip, r2
4000a350:	e1a0a828 	lsr	sl, r8, #16
4000a354:	e4810004 	str	r0, [r1], #4
4000a358:	8affffea 	bhi	4000a308 <__multiply+0xc0>
4000a35c:	e583a004 	str	sl, [r3, #4]
4000a360:	e5168004 	ldr	r8, [r6, #-4]
4000a364:	e1b08828 	lsrs	r8, r8, #16
4000a368:	0a000019 	beq	4000a3d4 <__multiply+0x18c>
4000a36c:	e5949000 	ldr	r9, [r4]
4000a370:	e3a0a000 	mov	sl, #0
4000a374:	e1a02004 	mov	r2, r4
4000a378:	e1a00009 	mov	r0, r9
4000a37c:	e1a03005 	mov	r3, r5
4000a380:	e1a0100a 	mov	r1, sl
4000a384:	e1d3a0b0 	ldrh	sl, [r3]
4000a388:	e1a00820 	lsr	r0, r0, #16
4000a38c:	e02a0a98 	mla	sl, r8, sl, r0
4000a390:	e1a09809 	lsl	r9, r9, #16
4000a394:	e08aa001 	add	sl, sl, r1
4000a398:	e1a09829 	lsr	r9, r9, #16
4000a39c:	e189980a 	orr	r9, r9, sl, lsl #16
4000a3a0:	e5829000 	str	r9, [r2]
4000a3a4:	e1a0b002 	mov	fp, r2
4000a3a8:	e5b20004 	ldr	r0, [r2, #4]!
4000a3ac:	e4939004 	ldr	r9, [r3], #4
4000a3b0:	e1a01800 	lsl	r1, r0, #16
4000a3b4:	e1a01821 	lsr	r1, r1, #16
4000a3b8:	e1a09829 	lsr	r9, r9, #16
4000a3bc:	e0291998 	mla	r9, r8, r9, r1
4000a3c0:	e15c0003 	cmp	ip, r3
4000a3c4:	e089982a 	add	r9, r9, sl, lsr #16
4000a3c8:	e1a01829 	lsr	r1, r9, #16
4000a3cc:	8affffec 	bhi	4000a384 <__multiply+0x13c>
4000a3d0:	e58b9004 	str	r9, [fp, #4]
4000a3d4:	e1570006 	cmp	r7, r6
4000a3d8:	e2844004 	add	r4, r4, #4
4000a3dc:	8affffc0 	bhi	4000a2e4 <__multiply+0x9c>
4000a3e0:	e59d7008 	ldr	r7, [sp, #8]
4000a3e4:	e59d500c 	ldr	r5, [sp, #12]
4000a3e8:	e3550000 	cmp	r5, #0
4000a3ec:	da000009 	ble	4000a418 <__multiply+0x1d0>
4000a3f0:	e5173004 	ldr	r3, [r7, #-4]
4000a3f4:	e3530000 	cmp	r3, #0
4000a3f8:	e2477004 	sub	r7, r7, #4
4000a3fc:	0a000003 	beq	4000a410 <__multiply+0x1c8>
4000a400:	ea000004 	b	4000a418 <__multiply+0x1d0>
4000a404:	e5373004 	ldr	r3, [r7, #-4]!
4000a408:	e3530000 	cmp	r3, #0
4000a40c:	1a000001 	bne	4000a418 <__multiply+0x1d0>
4000a410:	e2555001 	subs	r5, r5, #1
4000a414:	1afffffa 	bne	4000a404 <__multiply+0x1bc>
4000a418:	e59d3004 	ldr	r3, [sp, #4]
4000a41c:	e1a00003 	mov	r0, r3
4000a420:	e5835010 	str	r5, [r3, #16]
4000a424:	e28dd014 	add	sp, sp, #20
4000a428:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a42c:	e12fff1e 	bx	lr

4000a430 <__pow5mult>:
4000a430:	e2123003 	ands	r3, r2, #3
4000a434:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000a438:	e1a04002 	mov	r4, r2
4000a43c:	e1a07000 	mov	r7, r0
4000a440:	e1a06001 	mov	r6, r1
4000a444:	1a000025 	bne	4000a4e0 <__pow5mult+0xb0>
4000a448:	e1b04144 	asrs	r4, r4, #2
4000a44c:	0a000019 	beq	4000a4b8 <__pow5mult+0x88>
4000a450:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000a454:	e3550000 	cmp	r5, #0
4000a458:	0a000027 	beq	4000a4fc <__pow5mult+0xcc>
4000a45c:	e3a08000 	mov	r8, #0
4000a460:	ea000005 	b	4000a47c <__pow5mult+0x4c>
4000a464:	e1b040c4 	asrs	r4, r4, #1
4000a468:	0a000012 	beq	4000a4b8 <__pow5mult+0x88>
4000a46c:	e5950000 	ldr	r0, [r5]
4000a470:	e3500000 	cmp	r0, #0
4000a474:	0a000012 	beq	4000a4c4 <__pow5mult+0x94>
4000a478:	e1a05000 	mov	r5, r0
4000a47c:	e3140001 	tst	r4, #1
4000a480:	0afffff7 	beq	4000a464 <__pow5mult+0x34>
4000a484:	e1a01006 	mov	r1, r6
4000a488:	e1a02005 	mov	r2, r5
4000a48c:	e1a00007 	mov	r0, r7
4000a490:	ebffff6c 	bl	4000a248 <__multiply>
4000a494:	e3560000 	cmp	r6, #0
4000a498:	15962004 	ldrne	r2, [r6, #4]
4000a49c:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000a4a0:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000a4a4:	15861000 	strne	r1, [r6]
4000a4a8:	17836102 	strne	r6, [r3, r2, lsl #2]
4000a4ac:	e1b040c4 	asrs	r4, r4, #1
4000a4b0:	e1a06000 	mov	r6, r0
4000a4b4:	1affffec 	bne	4000a46c <__pow5mult+0x3c>
4000a4b8:	e1a00006 	mov	r0, r6
4000a4bc:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000a4c0:	e12fff1e 	bx	lr
4000a4c4:	e1a00007 	mov	r0, r7
4000a4c8:	e1a01005 	mov	r1, r5
4000a4cc:	e1a02005 	mov	r2, r5
4000a4d0:	ebffff5c 	bl	4000a248 <__multiply>
4000a4d4:	e5850000 	str	r0, [r5]
4000a4d8:	e5808000 	str	r8, [r0]
4000a4dc:	eaffffe5 	b	4000a478 <__pow5mult+0x48>
4000a4e0:	e59f2044 	ldr	r2, [pc, #68]	; 4000a52c <__pow5mult+0xfc>
4000a4e4:	e2433001 	sub	r3, r3, #1
4000a4e8:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000a4ec:	e3a03000 	mov	r3, #0
4000a4f0:	ebfffe9e 	bl	40009f70 <__multadd>
4000a4f4:	e1a06000 	mov	r6, r0
4000a4f8:	eaffffd2 	b	4000a448 <__pow5mult+0x18>
4000a4fc:	e3a01001 	mov	r1, #1
4000a500:	e1a00007 	mov	r0, r7
4000a504:	ebfffe6f 	bl	40009ec8 <_Balloc>
4000a508:	e59f1020 	ldr	r1, [pc, #32]	; 4000a530 <__pow5mult+0x100>
4000a50c:	e3a02001 	mov	r2, #1
4000a510:	e3a03000 	mov	r3, #0
4000a514:	e5801014 	str	r1, [r0, #20]
4000a518:	e5802010 	str	r2, [r0, #16]
4000a51c:	e1a05000 	mov	r5, r0
4000a520:	e5870048 	str	r0, [r7, #72]	; 0x48
4000a524:	e5803000 	str	r3, [r0]
4000a528:	eaffffcb 	b	4000a45c <__pow5mult+0x2c>
4000a52c:	400167c8 	andmi	r6, r1, r8, asr #15
4000a530:	00000271 	andeq	r0, r0, r1, ror r2

4000a534 <__lshift>:
4000a534:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a538:	e5918010 	ldr	r8, [r1, #16]
4000a53c:	e1a092c2 	asr	r9, r2, #5
4000a540:	e5913008 	ldr	r3, [r1, #8]
4000a544:	e0898008 	add	r8, r9, r8
4000a548:	e2885001 	add	r5, r8, #1
4000a54c:	e1550003 	cmp	r5, r3
4000a550:	e1a06001 	mov	r6, r1
4000a554:	e1a0a002 	mov	sl, r2
4000a558:	e1a07000 	mov	r7, r0
4000a55c:	e5911004 	ldr	r1, [r1, #4]
4000a560:	da000003 	ble	4000a574 <__lshift+0x40>
4000a564:	e1a03083 	lsl	r3, r3, #1
4000a568:	e1550003 	cmp	r5, r3
4000a56c:	e2811001 	add	r1, r1, #1
4000a570:	cafffffb 	bgt	4000a564 <__lshift+0x30>
4000a574:	e1a00007 	mov	r0, r7
4000a578:	ebfffe52 	bl	40009ec8 <_Balloc>
4000a57c:	e3590000 	cmp	r9, #0
4000a580:	e280c014 	add	ip, r0, #20
4000a584:	da000007 	ble	4000a5a8 <__lshift+0x74>
4000a588:	e3a03000 	mov	r3, #0
4000a58c:	e1a02003 	mov	r2, r3
4000a590:	e1a0400c 	mov	r4, ip
4000a594:	e2833001 	add	r3, r3, #1
4000a598:	e1530009 	cmp	r3, r9
4000a59c:	e4842004 	str	r2, [r4], #4
4000a5a0:	1afffffb 	bne	4000a594 <__lshift+0x60>
4000a5a4:	e08cc103 	add	ip, ip, r3, lsl #2
4000a5a8:	e5961010 	ldr	r1, [r6, #16]
4000a5ac:	e2863014 	add	r3, r6, #20
4000a5b0:	e21aa01f 	ands	sl, sl, #31
4000a5b4:	e0831101 	add	r1, r3, r1, lsl #2
4000a5b8:	0a000017 	beq	4000a61c <__lshift+0xe8>
4000a5bc:	e26a9020 	rsb	r9, sl, #32
4000a5c0:	e3a02000 	mov	r2, #0
4000a5c4:	ea000000 	b	4000a5cc <__lshift+0x98>
4000a5c8:	e1a0c004 	mov	ip, r4
4000a5cc:	e5934000 	ldr	r4, [r3]
4000a5d0:	e1822a14 	orr	r2, r2, r4, lsl sl
4000a5d4:	e1a0400c 	mov	r4, ip
4000a5d8:	e4842004 	str	r2, [r4], #4
4000a5dc:	e4932004 	ldr	r2, [r3], #4
4000a5e0:	e1530001 	cmp	r3, r1
4000a5e4:	e1a02932 	lsr	r2, r2, r9
4000a5e8:	3afffff6 	bcc	4000a5c8 <__lshift+0x94>
4000a5ec:	e3520000 	cmp	r2, #0
4000a5f0:	e58c2004 	str	r2, [ip, #4]
4000a5f4:	12885002 	addne	r5, r8, #2
4000a5f8:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000a5fc:	e5962004 	ldr	r2, [r6, #4]
4000a600:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000a604:	e2455001 	sub	r5, r5, #1
4000a608:	e5805010 	str	r5, [r0, #16]
4000a60c:	e5861000 	str	r1, [r6]
4000a610:	e7836102 	str	r6, [r3, r2, lsl #2]
4000a614:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a618:	e12fff1e 	bx	lr
4000a61c:	e4932004 	ldr	r2, [r3], #4
4000a620:	e1510003 	cmp	r1, r3
4000a624:	e48c2004 	str	r2, [ip], #4
4000a628:	9afffff2 	bls	4000a5f8 <__lshift+0xc4>
4000a62c:	e4932004 	ldr	r2, [r3], #4
4000a630:	e1510003 	cmp	r1, r3
4000a634:	e48c2004 	str	r2, [ip], #4
4000a638:	8afffff7 	bhi	4000a61c <__lshift+0xe8>
4000a63c:	eaffffed 	b	4000a5f8 <__lshift+0xc4>

4000a640 <__mcmp>:
4000a640:	e5902010 	ldr	r2, [r0, #16]
4000a644:	e5913010 	ldr	r3, [r1, #16]
4000a648:	e0522003 	subs	r2, r2, r3
4000a64c:	1a00000f 	bne	4000a690 <__mcmp+0x50>
4000a650:	e1a03103 	lsl	r3, r3, #2
4000a654:	e2800014 	add	r0, r0, #20
4000a658:	e2811014 	add	r1, r1, #20
4000a65c:	e0811003 	add	r1, r1, r3
4000a660:	e0803003 	add	r3, r0, r3
4000a664:	ea000001 	b	4000a670 <__mcmp+0x30>
4000a668:	e1500003 	cmp	r0, r3
4000a66c:	2a000009 	bcs	4000a698 <__mcmp+0x58>
4000a670:	e5332004 	ldr	r2, [r3, #-4]!
4000a674:	e531c004 	ldr	ip, [r1, #-4]!
4000a678:	e152000c 	cmp	r2, ip
4000a67c:	0afffff9 	beq	4000a668 <__mcmp+0x28>
4000a680:	e15c0002 	cmp	ip, r2
4000a684:	93a00001 	movls	r0, #1
4000a688:	83e00000 	mvnhi	r0, #0
4000a68c:	e12fff1e 	bx	lr
4000a690:	e1a00002 	mov	r0, r2
4000a694:	e12fff1e 	bx	lr
4000a698:	e3a00000 	mov	r0, #0
4000a69c:	e12fff1e 	bx	lr

4000a6a0 <__mdiff>:
4000a6a0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a6a4:	e1a05001 	mov	r5, r1
4000a6a8:	e1a06000 	mov	r6, r0
4000a6ac:	e1a01002 	mov	r1, r2
4000a6b0:	e1a00005 	mov	r0, r5
4000a6b4:	e1a04002 	mov	r4, r2
4000a6b8:	ebffffe0 	bl	4000a640 <__mcmp>
4000a6bc:	e2507000 	subs	r7, r0, #0
4000a6c0:	0a00003f 	beq	4000a7c4 <__mdiff+0x124>
4000a6c4:	b1a03005 	movlt	r3, r5
4000a6c8:	b1a05004 	movlt	r5, r4
4000a6cc:	e1a00006 	mov	r0, r6
4000a6d0:	e5951004 	ldr	r1, [r5, #4]
4000a6d4:	b1a04003 	movlt	r4, r3
4000a6d8:	a3a08000 	movge	r8, #0
4000a6dc:	b3a08001 	movlt	r8, #1
4000a6e0:	ebfffdf8 	bl	40009ec8 <_Balloc>
4000a6e4:	e5949010 	ldr	r9, [r4, #16]
4000a6e8:	e5957010 	ldr	r7, [r5, #16]
4000a6ec:	e285c014 	add	ip, r5, #20
4000a6f0:	e2844014 	add	r4, r4, #20
4000a6f4:	e580800c 	str	r8, [r0, #12]
4000a6f8:	e2803014 	add	r3, r0, #20
4000a6fc:	e08c8107 	add	r8, ip, r7, lsl #2
4000a700:	e0849109 	add	r9, r4, r9, lsl #2
4000a704:	e3a02000 	mov	r2, #0
4000a708:	e49c5004 	ldr	r5, [ip], #4
4000a70c:	e4946004 	ldr	r6, [r4], #4
4000a710:	e1a01805 	lsl	r1, r5, #16
4000a714:	e0822821 	add	r2, r2, r1, lsr #16
4000a718:	e1a0a806 	lsl	sl, r6, #16
4000a71c:	e042182a 	sub	r1, r2, sl, lsr #16
4000a720:	e1a02826 	lsr	r2, r6, #16
4000a724:	e0622825 	rsb	r2, r2, r5, lsr #16
4000a728:	e1a05801 	lsl	r5, r1, #16
4000a72c:	e0822841 	add	r2, r2, r1, asr #16
4000a730:	e1a05825 	lsr	r5, r5, #16
4000a734:	e1855802 	orr	r5, r5, r2, lsl #16
4000a738:	e1590004 	cmp	r9, r4
4000a73c:	e4835004 	str	r5, [r3], #4
4000a740:	e1a02842 	asr	r2, r2, #16
4000a744:	e1a0100c 	mov	r1, ip
4000a748:	8affffee 	bhi	4000a708 <__mdiff+0x68>
4000a74c:	e158000c 	cmp	r8, ip
4000a750:	e1a06003 	mov	r6, r3
4000a754:	9a000010 	bls	4000a79c <__mdiff+0xfc>
4000a758:	e4914004 	ldr	r4, [r1], #4
4000a75c:	e1a05804 	lsl	r5, r4, #16
4000a760:	e0822825 	add	r2, r2, r5, lsr #16
4000a764:	e1a05802 	lsl	r5, r2, #16
4000a768:	e1a04824 	lsr	r4, r4, #16
4000a76c:	e0842842 	add	r2, r4, r2, asr #16
4000a770:	e1a05825 	lsr	r5, r5, #16
4000a774:	e1855802 	orr	r5, r5, r2, lsl #16
4000a778:	e1580001 	cmp	r8, r1
4000a77c:	e4835004 	str	r5, [r3], #4
4000a780:	e1a02842 	asr	r2, r2, #16
4000a784:	8afffff3 	bhi	4000a758 <__mdiff+0xb8>
4000a788:	e1e0300c 	mvn	r3, ip
4000a78c:	e0833008 	add	r3, r3, r8
4000a790:	e3c33003 	bic	r3, r3, #3
4000a794:	e2833004 	add	r3, r3, #4
4000a798:	e0863003 	add	r3, r6, r3
4000a79c:	e3550000 	cmp	r5, #0
4000a7a0:	e2433004 	sub	r3, r3, #4
4000a7a4:	1a000003 	bne	4000a7b8 <__mdiff+0x118>
4000a7a8:	e5332004 	ldr	r2, [r3, #-4]!
4000a7ac:	e3520000 	cmp	r2, #0
4000a7b0:	e2477001 	sub	r7, r7, #1
4000a7b4:	0afffffb 	beq	4000a7a8 <__mdiff+0x108>
4000a7b8:	e5807010 	str	r7, [r0, #16]
4000a7bc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a7c0:	e12fff1e 	bx	lr
4000a7c4:	e1a00006 	mov	r0, r6
4000a7c8:	e1a01007 	mov	r1, r7
4000a7cc:	ebfffdbd 	bl	40009ec8 <_Balloc>
4000a7d0:	e3a03001 	mov	r3, #1
4000a7d4:	e5807014 	str	r7, [r0, #20]
4000a7d8:	e5803010 	str	r3, [r0, #16]
4000a7dc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a7e0:	e12fff1e 	bx	lr

4000a7e4 <__ulp>:
4000a7e4:	e59f3058 	ldr	r3, [pc, #88]	; 4000a844 <__ulp+0x60>
4000a7e8:	e0013003 	and	r3, r1, r3
4000a7ec:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000a7f0:	e3530000 	cmp	r3, #0
4000a7f4:	da000002 	ble	4000a804 <__ulp+0x20>
4000a7f8:	e1a01003 	mov	r1, r3
4000a7fc:	e3a00000 	mov	r0, #0
4000a800:	e12fff1e 	bx	lr
4000a804:	e2633000 	rsb	r3, r3, #0
4000a808:	e1a03a43 	asr	r3, r3, #20
4000a80c:	e3530013 	cmp	r3, #19
4000a810:	da000007 	ble	4000a834 <__ulp+0x50>
4000a814:	e3530032 	cmp	r3, #50	; 0x32
4000a818:	d2633033 	rsble	r3, r3, #51	; 0x33
4000a81c:	d3a02001 	movle	r2, #1
4000a820:	d1a03312 	lslle	r3, r2, r3
4000a824:	c3a03001 	movgt	r3, #1
4000a828:	e3a01000 	mov	r1, #0
4000a82c:	e1a00003 	mov	r0, r3
4000a830:	e12fff1e 	bx	lr
4000a834:	e3a02702 	mov	r2, #524288	; 0x80000
4000a838:	e1a01352 	asr	r1, r2, r3
4000a83c:	e3a00000 	mov	r0, #0
4000a840:	e12fff1e 	bx	lr
4000a844:	7ff00000 	svcvc	0x00f00000	; IMB

4000a848 <__b2d>:
4000a848:	e590c010 	ldr	ip, [r0, #16]
4000a84c:	e2802014 	add	r2, r0, #20
4000a850:	e082c10c 	add	ip, r2, ip, lsl #2
4000a854:	e92d4038 	push	{r3, r4, r5, lr}
4000a858:	e51c4004 	ldr	r4, [ip, #-4]
4000a85c:	e1a00004 	mov	r0, r4
4000a860:	ebfffe33 	bl	4000a134 <__hi0bits>
4000a864:	e2603020 	rsb	r3, r0, #32
4000a868:	e350000a 	cmp	r0, #10
4000a86c:	e5813000 	str	r3, [r1]
4000a870:	e24c1004 	sub	r1, ip, #4
4000a874:	ca00000d 	bgt	4000a8b0 <__b2d+0x68>
4000a878:	e260500b 	rsb	r5, r0, #11
4000a87c:	e1a03534 	lsr	r3, r4, r5
4000a880:	e1520001 	cmp	r2, r1
4000a884:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000a888:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000a88c:	351c1008 	ldrcc	r1, [ip, #-8]
4000a890:	31a05531 	lsrcc	r5, r1, r5
4000a894:	23a05000 	movcs	r5, #0
4000a898:	e2800015 	add	r0, r0, #21
4000a89c:	e1852014 	orr	r2, r5, r4, lsl r0
4000a8a0:	e1a01003 	mov	r1, r3
4000a8a4:	e1a00002 	mov	r0, r2
4000a8a8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000a8ac:	e12fff1e 	bx	lr
4000a8b0:	e1520001 	cmp	r2, r1
4000a8b4:	324c1008 	subcc	r1, ip, #8
4000a8b8:	23a0c000 	movcs	ip, #0
4000a8bc:	351cc008 	ldrcc	ip, [ip, #-8]
4000a8c0:	e250500b 	subs	r5, r0, #11
4000a8c4:	0a00000d 	beq	4000a900 <__b2d+0xb8>
4000a8c8:	e1a04514 	lsl	r4, r4, r5
4000a8cc:	e1510002 	cmp	r1, r2
4000a8d0:	85111004 	ldrhi	r1, [r1, #-4]
4000a8d4:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000a8d8:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000a8dc:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000a8e0:	e184303c 	orr	r3, r4, ip, lsr r0
4000a8e4:	81a00031 	lsrhi	r0, r1, r0
4000a8e8:	93a00000 	movls	r0, #0
4000a8ec:	e180251c 	orr	r2, r0, ip, lsl r5
4000a8f0:	e1a01003 	mov	r1, r3
4000a8f4:	e1a00002 	mov	r0, r2
4000a8f8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000a8fc:	e12fff1e 	bx	lr
4000a900:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000a904:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000a908:	e1a0200c 	mov	r2, ip
4000a90c:	e1a01003 	mov	r1, r3
4000a910:	e1a00002 	mov	r0, r2
4000a914:	e8bd4038 	pop	{r3, r4, r5, lr}
4000a918:	e12fff1e 	bx	lr

4000a91c <__d2b>:
4000a91c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000a920:	e3a01001 	mov	r1, #1
4000a924:	e24dd008 	sub	sp, sp, #8
4000a928:	e1a05003 	mov	r5, r3
4000a92c:	e1a04002 	mov	r4, r2
4000a930:	e59d7020 	ldr	r7, [sp, #32]
4000a934:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000a938:	ebfffd62 	bl	40009ec8 <_Balloc>
4000a93c:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000a940:	e1b08a23 	lsrs	r8, r3, #20
4000a944:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000a948:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000a94c:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000a950:	e3540000 	cmp	r4, #0
4000a954:	e1a0c000 	mov	ip, r0
4000a958:	e58d3004 	str	r3, [sp, #4]
4000a95c:	0a00001e 	beq	4000a9dc <__d2b+0xc0>
4000a960:	e28d0008 	add	r0, sp, #8
4000a964:	e5204008 	str	r4, [r0, #-8]!
4000a968:	e1a0000d 	mov	r0, sp
4000a96c:	ebfffe07 	bl	4000a190 <__lo0bits>
4000a970:	e89d000c 	ldm	sp, {r2, r3}
4000a974:	e3500000 	cmp	r0, #0
4000a978:	12601020 	rsbne	r1, r0, #32
4000a97c:	11822113 	orrne	r2, r2, r3, lsl r1
4000a980:	11a03033 	lsrne	r3, r3, r0
4000a984:	158c2014 	strne	r2, [ip, #20]
4000a988:	058c2014 	streq	r2, [ip, #20]
4000a98c:	158d3004 	strne	r3, [sp, #4]
4000a990:	e3530000 	cmp	r3, #0
4000a994:	03a02001 	moveq	r2, #1
4000a998:	13a02002 	movne	r2, #2
4000a99c:	e3580000 	cmp	r8, #0
4000a9a0:	e58c3018 	str	r3, [ip, #24]
4000a9a4:	e58c2010 	str	r2, [ip, #16]
4000a9a8:	1a000014 	bne	4000aa00 <__d2b+0xe4>
4000a9ac:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000a9b0:	e08c3102 	add	r3, ip, r2, lsl #2
4000a9b4:	e2400002 	sub	r0, r0, #2
4000a9b8:	e5870000 	str	r0, [r7]
4000a9bc:	e5930010 	ldr	r0, [r3, #16]
4000a9c0:	ebfffddb 	bl	4000a134 <__hi0bits>
4000a9c4:	e0600282 	rsb	r0, r0, r2, lsl #5
4000a9c8:	e5860000 	str	r0, [r6]
4000a9cc:	e1a0000c 	mov	r0, ip
4000a9d0:	e28dd008 	add	sp, sp, #8
4000a9d4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000a9d8:	e12fff1e 	bx	lr
4000a9dc:	e28d0004 	add	r0, sp, #4
4000a9e0:	ebfffdea 	bl	4000a190 <__lo0bits>
4000a9e4:	e59d3004 	ldr	r3, [sp, #4]
4000a9e8:	e3a02001 	mov	r2, #1
4000a9ec:	e3580000 	cmp	r8, #0
4000a9f0:	e58c3014 	str	r3, [ip, #20]
4000a9f4:	e58c2010 	str	r2, [ip, #16]
4000a9f8:	e2800020 	add	r0, r0, #32
4000a9fc:	0affffea 	beq	4000a9ac <__d2b+0x90>
4000aa00:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000aa04:	e2488003 	sub	r8, r8, #3
4000aa08:	e0888000 	add	r8, r8, r0
4000aa0c:	e2600035 	rsb	r0, r0, #53	; 0x35
4000aa10:	e5878000 	str	r8, [r7]
4000aa14:	e5860000 	str	r0, [r6]
4000aa18:	e1a0000c 	mov	r0, ip
4000aa1c:	e28dd008 	add	sp, sp, #8
4000aa20:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000aa24:	e12fff1e 	bx	lr

4000aa28 <__ratio>:
4000aa28:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000aa2c:	e24dd00c 	sub	sp, sp, #12
4000aa30:	e1a06001 	mov	r6, r1
4000aa34:	e1a0100d 	mov	r1, sp
4000aa38:	e1a07000 	mov	r7, r0
4000aa3c:	ebffff81 	bl	4000a848 <__b2d>
4000aa40:	e1a05001 	mov	r5, r1
4000aa44:	e1a04000 	mov	r4, r0
4000aa48:	e28d1004 	add	r1, sp, #4
4000aa4c:	e1a00006 	mov	r0, r6
4000aa50:	ebffff7c 	bl	4000a848 <__b2d>
4000aa54:	e597e010 	ldr	lr, [r7, #16]
4000aa58:	e1a03001 	mov	r3, r1
4000aa5c:	e1a02000 	mov	r2, r0
4000aa60:	e596c010 	ldr	ip, [r6, #16]
4000aa64:	e89d0003 	ldm	sp, {r0, r1}
4000aa68:	e06cc00e 	rsb	ip, ip, lr
4000aa6c:	e0611000 	rsb	r1, r1, r0
4000aa70:	e081c28c 	add	ip, r1, ip, lsl #5
4000aa74:	e35c0000 	cmp	ip, #0
4000aa78:	e1a01005 	mov	r1, r5
4000aa7c:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000aa80:	e1a07003 	mov	r7, r3
4000aa84:	c1a04004 	movgt	r4, r4
4000aa88:	c1a05001 	movgt	r5, r1
4000aa8c:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000aa90:	d1a02002 	movle	r2, r2
4000aa94:	d1a03007 	movle	r3, r7
4000aa98:	e1a00004 	mov	r0, r4
4000aa9c:	e1a01005 	mov	r1, r5
4000aaa0:	eb000ad3 	bl	4000d5f4 <__aeabi_ddiv>
4000aaa4:	e28dd00c 	add	sp, sp, #12
4000aaa8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000aaac:	e12fff1e 	bx	lr

4000aab0 <_mprec_log10>:
4000aab0:	e3500017 	cmp	r0, #23
4000aab4:	e92d4010 	push	{r4, lr}
4000aab8:	e1a04000 	mov	r4, r0
4000aabc:	da000008 	ble	4000aae4 <_mprec_log10+0x34>
4000aac0:	e59f1034 	ldr	r1, [pc, #52]	; 4000aafc <_mprec_log10+0x4c>
4000aac4:	e3a00000 	mov	r0, #0
4000aac8:	e3a02000 	mov	r2, #0
4000aacc:	e59f302c 	ldr	r3, [pc, #44]	; 4000ab00 <_mprec_log10+0x50>
4000aad0:	eb000a23 	bl	4000d364 <__aeabi_dmul>
4000aad4:	e2544001 	subs	r4, r4, #1
4000aad8:	1afffffa 	bne	4000aac8 <_mprec_log10+0x18>
4000aadc:	e8bd4010 	pop	{r4, lr}
4000aae0:	e12fff1e 	bx	lr
4000aae4:	e59f3018 	ldr	r3, [pc, #24]	; 4000ab04 <_mprec_log10+0x54>
4000aae8:	e0834180 	add	r4, r3, r0, lsl #3
4000aaec:	e2841010 	add	r1, r4, #16
4000aaf0:	e8910003 	ldm	r1, {r0, r1}
4000aaf4:	e8bd4010 	pop	{r4, lr}
4000aaf8:	e12fff1e 	bx	lr
4000aafc:	3ff00000 	svccc	0x00f00000	; IMB
4000ab00:	40240000 	eormi	r0, r4, r0
4000ab04:	400167c8 	andmi	r6, r1, r8, asr #15

4000ab08 <__copybits>:
4000ab08:	e92d0030 	push	{r4, r5}
4000ab0c:	e5924010 	ldr	r4, [r2, #16]
4000ab10:	e2823014 	add	r3, r2, #20
4000ab14:	e2411001 	sub	r1, r1, #1
4000ab18:	e1a052c1 	asr	r5, r1, #5
4000ab1c:	e0834104 	add	r4, r3, r4, lsl #2
4000ab20:	e2855001 	add	r5, r5, #1
4000ab24:	e1530004 	cmp	r3, r4
4000ab28:	e0805105 	add	r5, r0, r5, lsl #2
4000ab2c:	2a000009 	bcs	4000ab58 <__copybits+0x50>
4000ab30:	e1a01000 	mov	r1, r0
4000ab34:	e493c004 	ldr	ip, [r3], #4
4000ab38:	e1540003 	cmp	r4, r3
4000ab3c:	e481c004 	str	ip, [r1], #4
4000ab40:	8afffffb 	bhi	4000ab34 <__copybits+0x2c>
4000ab44:	e0623004 	rsb	r3, r2, r4
4000ab48:	e2433015 	sub	r3, r3, #21
4000ab4c:	e3c33003 	bic	r3, r3, #3
4000ab50:	e2833004 	add	r3, r3, #4
4000ab54:	e0800003 	add	r0, r0, r3
4000ab58:	e1550000 	cmp	r5, r0
4000ab5c:	9a000003 	bls	4000ab70 <__copybits+0x68>
4000ab60:	e3a03000 	mov	r3, #0
4000ab64:	e4803004 	str	r3, [r0], #4
4000ab68:	e1550000 	cmp	r5, r0
4000ab6c:	8afffffc 	bhi	4000ab64 <__copybits+0x5c>
4000ab70:	e8bd0030 	pop	{r4, r5}
4000ab74:	e12fff1e 	bx	lr

4000ab78 <__any_on>:
4000ab78:	e5903010 	ldr	r3, [r0, #16]
4000ab7c:	e1a022c1 	asr	r2, r1, #5
4000ab80:	e1530002 	cmp	r3, r2
4000ab84:	e2800014 	add	r0, r0, #20
4000ab88:	b0803103 	addlt	r3, r0, r3, lsl #2
4000ab8c:	ba00000a 	blt	4000abbc <__any_on+0x44>
4000ab90:	da000008 	ble	4000abb8 <__any_on+0x40>
4000ab94:	e211101f 	ands	r1, r1, #31
4000ab98:	0a000006 	beq	4000abb8 <__any_on+0x40>
4000ab9c:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000aba0:	e1a0c133 	lsr	ip, r3, r1
4000aba4:	e153011c 	cmp	r3, ip, lsl r1
4000aba8:	e0803102 	add	r3, r0, r2, lsl #2
4000abac:	0a000002 	beq	4000abbc <__any_on+0x44>
4000abb0:	e3a00001 	mov	r0, #1
4000abb4:	e12fff1e 	bx	lr
4000abb8:	e0803102 	add	r3, r0, r2, lsl #2
4000abbc:	e1500003 	cmp	r0, r3
4000abc0:	2a000009 	bcs	4000abec <__any_on+0x74>
4000abc4:	e5132004 	ldr	r2, [r3, #-4]
4000abc8:	e3520000 	cmp	r2, #0
4000abcc:	e2433004 	sub	r3, r3, #4
4000abd0:	0a000003 	beq	4000abe4 <__any_on+0x6c>
4000abd4:	eafffff5 	b	4000abb0 <__any_on+0x38>
4000abd8:	e5332004 	ldr	r2, [r3, #-4]!
4000abdc:	e3520000 	cmp	r2, #0
4000abe0:	1afffff2 	bne	4000abb0 <__any_on+0x38>
4000abe4:	e1500003 	cmp	r0, r3
4000abe8:	3afffffa 	bcc	4000abd8 <__any_on+0x60>
4000abec:	e3a00000 	mov	r0, #0
4000abf0:	e12fff1e 	bx	lr

4000abf4 <__fpclassifyd>:
4000abf4:	e1903001 	orrs	r3, r0, r1
4000abf8:	1a000001 	bne	4000ac04 <__fpclassifyd+0x10>
4000abfc:	e3a00002 	mov	r0, #2
4000ac00:	e12fff1e 	bx	lr
4000ac04:	e2703001 	rsbs	r3, r0, #1
4000ac08:	33a03000 	movcc	r3, #0
4000ac0c:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000ac10:	03500000 	cmpeq	r0, #0
4000ac14:	0afffff8 	beq	4000abfc <__fpclassifyd+0x8>
4000ac18:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000ac1c:	e59f1034 	ldr	r1, [pc, #52]	; 4000ac58 <__fpclassifyd+0x64>
4000ac20:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000ac24:	e1500001 	cmp	r0, r1
4000ac28:	8a000001 	bhi	4000ac34 <__fpclassifyd+0x40>
4000ac2c:	e3a00004 	mov	r0, #4
4000ac30:	e12fff1e 	bx	lr
4000ac34:	e3520601 	cmp	r2, #1048576	; 0x100000
4000ac38:	2a000001 	bcs	4000ac44 <__fpclassifyd+0x50>
4000ac3c:	e3a00003 	mov	r0, #3
4000ac40:	e12fff1e 	bx	lr
4000ac44:	e59f0010 	ldr	r0, [pc, #16]	; 4000ac5c <__fpclassifyd+0x68>
4000ac48:	e1520000 	cmp	r2, r0
4000ac4c:	13a00000 	movne	r0, #0
4000ac50:	02030001 	andeq	r0, r3, #1
4000ac54:	e12fff1e 	bx	lr
4000ac58:	7fdfffff 	svcvc	0x00dfffff
4000ac5c:	7ff00000 	svcvc	0x00f00000	; IMB

4000ac60 <_sbrk_r>:
4000ac60:	e92d4038 	push	{r3, r4, r5, lr}
4000ac64:	e59f4034 	ldr	r4, [pc, #52]	; 4000aca0 <_sbrk_r+0x40>
4000ac68:	e3a03000 	mov	r3, #0
4000ac6c:	e1a05000 	mov	r5, r0
4000ac70:	e1a00001 	mov	r0, r1
4000ac74:	e5843000 	str	r3, [r4]
4000ac78:	ebffe4b0 	bl	40003f40 <_sbrk>
4000ac7c:	e3700001 	cmn	r0, #1
4000ac80:	0a000001 	beq	4000ac8c <_sbrk_r+0x2c>
4000ac84:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ac88:	e12fff1e 	bx	lr
4000ac8c:	e5943000 	ldr	r3, [r4]
4000ac90:	e3530000 	cmp	r3, #0
4000ac94:	15853000 	strne	r3, [r5]
4000ac98:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ac9c:	e12fff1e 	bx	lr
4000aca0:	40017818 	andmi	r7, r1, r8, lsl r8

4000aca4 <strcmp>:
4000aca4:	e0202001 	eor	r2, r0, r1
4000aca8:	e3120003 	tst	r2, #3
4000acac:	1a000021 	bne	4000ad38 <strcmp+0x94>
4000acb0:	e2102003 	ands	r2, r0, #3
4000acb4:	e3c00003 	bic	r0, r0, #3
4000acb8:	e3c11003 	bic	r1, r1, #3
4000acbc:	e490c004 	ldr	ip, [r0], #4
4000acc0:	04913004 	ldreq	r3, [r1], #4
4000acc4:	0a000006 	beq	4000ace4 <strcmp+0x40>
4000acc8:	e2222003 	eor	r2, r2, #3
4000accc:	e1a02182 	lsl	r2, r2, #3
4000acd0:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000acd4:	e1a02233 	lsr	r2, r3, r2
4000acd8:	e4913004 	ldr	r3, [r1], #4
4000acdc:	e18cc002 	orr	ip, ip, r2
4000ace0:	e1833002 	orr	r3, r3, r2
4000ace4:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000ace8:	e3a04001 	mov	r4, #1
4000acec:	e1844404 	orr	r4, r4, r4, lsl #8
4000acf0:	e1844804 	orr	r4, r4, r4, lsl #16
4000acf4:	e04c2004 	sub	r2, ip, r4
4000acf8:	e15c0003 	cmp	ip, r3
4000acfc:	01c2200c 	biceq	r2, r2, ip
4000ad00:	01120384 	tsteq	r2, r4, lsl #7
4000ad04:	0490c004 	ldreq	ip, [r0], #4
4000ad08:	04913004 	ldreq	r3, [r1], #4
4000ad0c:	0afffff8 	beq	4000acf4 <strcmp+0x50>
4000ad10:	e1a00c0c 	lsl	r0, ip, #24
4000ad14:	e1a0c42c 	lsr	ip, ip, #8
4000ad18:	e3500001 	cmp	r0, #1
4000ad1c:	21500c03 	cmpcs	r0, r3, lsl #24
4000ad20:	01a03423 	lsreq	r3, r3, #8
4000ad24:	0afffff9 	beq	4000ad10 <strcmp+0x6c>
4000ad28:	e20330ff 	and	r3, r3, #255	; 0xff
4000ad2c:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000ad30:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000ad34:	e12fff1e 	bx	lr
4000ad38:	e3100003 	tst	r0, #3
4000ad3c:	0a000006 	beq	4000ad5c <strcmp+0xb8>
4000ad40:	e4d02001 	ldrb	r2, [r0], #1
4000ad44:	e4d13001 	ldrb	r3, [r1], #1
4000ad48:	e3520001 	cmp	r2, #1
4000ad4c:	21520003 	cmpcs	r2, r3
4000ad50:	0afffff8 	beq	4000ad38 <strcmp+0x94>
4000ad54:	e0420003 	sub	r0, r2, r3
4000ad58:	e12fff1e 	bx	lr
4000ad5c:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000ad60:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000ad64:	e3a02001 	mov	r2, #1
4000ad68:	e1822402 	orr	r2, r2, r2, lsl #8
4000ad6c:	e1822802 	orr	r2, r2, r2, lsl #16
4000ad70:	e201c003 	and	ip, r1, #3
4000ad74:	e3c11003 	bic	r1, r1, #3
4000ad78:	e4904004 	ldr	r4, [r0], #4
4000ad7c:	e4915004 	ldr	r5, [r1], #4
4000ad80:	e35c0002 	cmp	ip, #2
4000ad84:	0a000017 	beq	4000ade8 <strcmp+0x144>
4000ad88:	8a00002d 	bhi	4000ae44 <strcmp+0x1a0>
4000ad8c:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000ad90:	e15c0425 	cmp	ip, r5, lsr #8
4000ad94:	e0443002 	sub	r3, r4, r2
4000ad98:	e1c33004 	bic	r3, r3, r4
4000ad9c:	1a000007 	bne	4000adc0 <strcmp+0x11c>
4000ada0:	e0133382 	ands	r3, r3, r2, lsl #7
4000ada4:	04915004 	ldreq	r5, [r1], #4
4000ada8:	1a000006 	bne	4000adc8 <strcmp+0x124>
4000adac:	e02cc004 	eor	ip, ip, r4
4000adb0:	e15c0c05 	cmp	ip, r5, lsl #24
4000adb4:	1a000008 	bne	4000addc <strcmp+0x138>
4000adb8:	e4904004 	ldr	r4, [r0], #4
4000adbc:	eafffff2 	b	4000ad8c <strcmp+0xe8>
4000adc0:	e1a05425 	lsr	r5, r5, #8
4000adc4:	ea000037 	b	4000aea8 <strcmp+0x204>
4000adc8:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000adcc:	1a000031 	bne	4000ae98 <strcmp+0x1f4>
4000add0:	e5d15000 	ldrb	r5, [r1]
4000add4:	e1a0cc24 	lsr	ip, r4, #24
4000add8:	ea000032 	b	4000aea8 <strcmp+0x204>
4000addc:	e1a0cc24 	lsr	ip, r4, #24
4000ade0:	e20550ff 	and	r5, r5, #255	; 0xff
4000ade4:	ea00002f 	b	4000aea8 <strcmp+0x204>
4000ade8:	e1a0c804 	lsl	ip, r4, #16
4000adec:	e0443002 	sub	r3, r4, r2
4000adf0:	e1a0c82c 	lsr	ip, ip, #16
4000adf4:	e1c33004 	bic	r3, r3, r4
4000adf8:	e15c0825 	cmp	ip, r5, lsr #16
4000adfc:	1a00000e 	bne	4000ae3c <strcmp+0x198>
4000ae00:	e0133382 	ands	r3, r3, r2, lsl #7
4000ae04:	04915004 	ldreq	r5, [r1], #4
4000ae08:	1a000004 	bne	4000ae20 <strcmp+0x17c>
4000ae0c:	e02cc004 	eor	ip, ip, r4
4000ae10:	e15c0805 	cmp	ip, r5, lsl #16
4000ae14:	1a000006 	bne	4000ae34 <strcmp+0x190>
4000ae18:	e4904004 	ldr	r4, [r0], #4
4000ae1c:	eafffff1 	b	4000ade8 <strcmp+0x144>
4000ae20:	e1b03803 	lsls	r3, r3, #16
4000ae24:	1a00001b 	bne	4000ae98 <strcmp+0x1f4>
4000ae28:	e1d150b0 	ldrh	r5, [r1]
4000ae2c:	e1a0c824 	lsr	ip, r4, #16
4000ae30:	ea00001c 	b	4000aea8 <strcmp+0x204>
4000ae34:	e1a05805 	lsl	r5, r5, #16
4000ae38:	e1a0c824 	lsr	ip, r4, #16
4000ae3c:	e1a05825 	lsr	r5, r5, #16
4000ae40:	ea000018 	b	4000aea8 <strcmp+0x204>
4000ae44:	e204c0ff 	and	ip, r4, #255	; 0xff
4000ae48:	e15c0c25 	cmp	ip, r5, lsr #24
4000ae4c:	e0443002 	sub	r3, r4, r2
4000ae50:	e1c33004 	bic	r3, r3, r4
4000ae54:	1a000007 	bne	4000ae78 <strcmp+0x1d4>
4000ae58:	e0133382 	ands	r3, r3, r2, lsl #7
4000ae5c:	04915004 	ldreq	r5, [r1], #4
4000ae60:	1a000006 	bne	4000ae80 <strcmp+0x1dc>
4000ae64:	e02cc004 	eor	ip, ip, r4
4000ae68:	e15c0405 	cmp	ip, r5, lsl #8
4000ae6c:	1a000006 	bne	4000ae8c <strcmp+0x1e8>
4000ae70:	e4904004 	ldr	r4, [r0], #4
4000ae74:	eafffff2 	b	4000ae44 <strcmp+0x1a0>
4000ae78:	e1a05c25 	lsr	r5, r5, #24
4000ae7c:	ea000009 	b	4000aea8 <strcmp+0x204>
4000ae80:	e31400ff 	tst	r4, #255	; 0xff
4000ae84:	0a000003 	beq	4000ae98 <strcmp+0x1f4>
4000ae88:	e4915004 	ldr	r5, [r1], #4
4000ae8c:	e1a0c424 	lsr	ip, r4, #8
4000ae90:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000ae94:	ea000003 	b	4000aea8 <strcmp+0x204>
4000ae98:	e3a00000 	mov	r0, #0
4000ae9c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000aea0:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000aea4:	e12fff1e 	bx	lr
4000aea8:	e20c20ff 	and	r2, ip, #255	; 0xff
4000aeac:	e20500ff 	and	r0, r5, #255	; 0xff
4000aeb0:	e3500001 	cmp	r0, #1
4000aeb4:	21500002 	cmpcs	r0, r2
4000aeb8:	01a0c42c 	lsreq	ip, ip, #8
4000aebc:	01a05425 	lsreq	r5, r5, #8
4000aec0:	0afffff8 	beq	4000aea8 <strcmp+0x204>
4000aec4:	e0420000 	sub	r0, r2, r0
4000aec8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000aecc:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000aed0:	e12fff1e 	bx	lr

4000aed4 <__ssprint_r>:
4000aed4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000aed8:	e5924008 	ldr	r4, [r2, #8]
4000aedc:	e3540000 	cmp	r4, #0
4000aee0:	e24dd00c 	sub	sp, sp, #12
4000aee4:	e1a0a002 	mov	sl, r2
4000aee8:	e1a08000 	mov	r8, r0
4000aeec:	e1a05001 	mov	r5, r1
4000aef0:	e5926000 	ldr	r6, [r2]
4000aef4:	0a00005c 	beq	4000b06c <__ssprint_r+0x198>
4000aef8:	e3a0b000 	mov	fp, #0
4000aefc:	e1a0400b 	mov	r4, fp
4000af00:	e3540000 	cmp	r4, #0
4000af04:	e5910000 	ldr	r0, [r1]
4000af08:	e5913008 	ldr	r3, [r1, #8]
4000af0c:	0a000037 	beq	4000aff0 <__ssprint_r+0x11c>
4000af10:	e1540003 	cmp	r4, r3
4000af14:	e1a07003 	mov	r7, r3
4000af18:	3a00003c 	bcc	4000b010 <__ssprint_r+0x13c>
4000af1c:	e1d530bc 	ldrh	r3, [r5, #12]
4000af20:	e3130d12 	tst	r3, #1152	; 0x480
4000af24:	01a09007 	moveq	r9, r7
4000af28:	0a000022 	beq	4000afb8 <__ssprint_r+0xe4>
4000af2c:	e2851010 	add	r1, r5, #16
4000af30:	e8910082 	ldm	r1, {r1, r7}
4000af34:	e0877087 	add	r7, r7, r7, lsl #1
4000af38:	e0877fa7 	add	r7, r7, r7, lsr #31
4000af3c:	e0619000 	rsb	r9, r1, r0
4000af40:	e2842001 	add	r2, r4, #1
4000af44:	e1a070c7 	asr	r7, r7, #1
4000af48:	e0822009 	add	r2, r2, r9
4000af4c:	e1570002 	cmp	r7, r2
4000af50:	31a07002 	movcc	r7, r2
4000af54:	21a02007 	movcs	r2, r7
4000af58:	e3130b01 	tst	r3, #1024	; 0x400
4000af5c:	0a00002e 	beq	4000b01c <__ssprint_r+0x148>
4000af60:	e1a01002 	mov	r1, r2
4000af64:	e1a00008 	mov	r0, r8
4000af68:	ebfff988 	bl	40009590 <_malloc_r>
4000af6c:	e2503000 	subs	r3, r0, #0
4000af70:	0a000030 	beq	4000b038 <__ssprint_r+0x164>
4000af74:	e5951010 	ldr	r1, [r5, #16]
4000af78:	e1a02009 	mov	r2, r9
4000af7c:	e58d3004 	str	r3, [sp, #4]
4000af80:	ebfffb92 	bl	40009dd0 <memcpy>
4000af84:	e1d520bc 	ldrh	r2, [r5, #12]
4000af88:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000af8c:	e3822080 	orr	r2, r2, #128	; 0x80
4000af90:	e1c520bc 	strh	r2, [r5, #12]
4000af94:	e59d3004 	ldr	r3, [sp, #4]
4000af98:	e0830009 	add	r0, r3, r9
4000af9c:	e5853010 	str	r3, [r5, #16]
4000afa0:	e0699007 	rsb	r9, r9, r7
4000afa4:	e5850000 	str	r0, [r5]
4000afa8:	e5859008 	str	r9, [r5, #8]
4000afac:	e5857014 	str	r7, [r5, #20]
4000afb0:	e1a09004 	mov	r9, r4
4000afb4:	e1a07004 	mov	r7, r4
4000afb8:	e1a02009 	mov	r2, r9
4000afbc:	e1a0100b 	mov	r1, fp
4000afc0:	eb000568 	bl	4000c568 <memmove>
4000afc4:	e59a2008 	ldr	r2, [sl, #8]
4000afc8:	e5953008 	ldr	r3, [r5, #8]
4000afcc:	e5950000 	ldr	r0, [r5]
4000afd0:	e0644002 	rsb	r4, r4, r2
4000afd4:	e0673003 	rsb	r3, r7, r3
4000afd8:	e0800009 	add	r0, r0, r9
4000afdc:	e3540000 	cmp	r4, #0
4000afe0:	e5853008 	str	r3, [r5, #8]
4000afe4:	e5850000 	str	r0, [r5]
4000afe8:	e58a4008 	str	r4, [sl, #8]
4000afec:	0a00001e 	beq	4000b06c <__ssprint_r+0x198>
4000aff0:	e5964004 	ldr	r4, [r6, #4]
4000aff4:	e3540000 	cmp	r4, #0
4000aff8:	e596b000 	ldr	fp, [r6]
4000affc:	e2866008 	add	r6, r6, #8
4000b000:	0afffffa 	beq	4000aff0 <__ssprint_r+0x11c>
4000b004:	e1540003 	cmp	r4, r3
4000b008:	e1a07003 	mov	r7, r3
4000b00c:	2affffc2 	bcs	4000af1c <__ssprint_r+0x48>
4000b010:	e1a07004 	mov	r7, r4
4000b014:	e1a09004 	mov	r9, r4
4000b018:	eaffffe6 	b	4000afb8 <__ssprint_r+0xe4>
4000b01c:	e1a00008 	mov	r0, r8
4000b020:	eb0005da 	bl	4000c790 <_realloc_r>
4000b024:	e2503000 	subs	r3, r0, #0
4000b028:	1affffda 	bne	4000af98 <__ssprint_r+0xc4>
4000b02c:	e1a00008 	mov	r0, r8
4000b030:	e5951010 	ldr	r1, [r5, #16]
4000b034:	eb0004b0 	bl	4000c2fc <_free_r>
4000b038:	e1d520bc 	ldrh	r2, [r5, #12]
4000b03c:	e3a0300c 	mov	r3, #12
4000b040:	e3e04000 	mvn	r4, #0
4000b044:	e5883000 	str	r3, [r8]
4000b048:	e3822040 	orr	r2, r2, #64	; 0x40
4000b04c:	e3a03000 	mov	r3, #0
4000b050:	e1a00004 	mov	r0, r4
4000b054:	e1c520bc 	strh	r2, [r5, #12]
4000b058:	e58a3008 	str	r3, [sl, #8]
4000b05c:	e58a3004 	str	r3, [sl, #4]
4000b060:	e28dd00c 	add	sp, sp, #12
4000b064:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b068:	e12fff1e 	bx	lr
4000b06c:	e1a00004 	mov	r0, r4
4000b070:	e58a4004 	str	r4, [sl, #4]
4000b074:	e28dd00c 	add	sp, sp, #12
4000b078:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b07c:	e12fff1e 	bx	lr

4000b080 <_svfiprintf_r>:
4000b080:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b084:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000b088:	e58d1018 	str	r1, [sp, #24]
4000b08c:	e1d110bc 	ldrh	r1, [r1, #12]
4000b090:	e3110080 	tst	r1, #128	; 0x80
4000b094:	e1a07002 	mov	r7, r2
4000b098:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b09c:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000b0a0:	0a000003 	beq	4000b0b4 <_svfiprintf_r+0x34>
4000b0a4:	e59d4018 	ldr	r4, [sp, #24]
4000b0a8:	e5943010 	ldr	r3, [r4, #16]
4000b0ac:	e3530000 	cmp	r3, #0
4000b0b0:	0a0003fb 	beq	4000c0a4 <_svfiprintf_r+0x1024>
4000b0b4:	e28d4080 	add	r4, sp, #128	; 0x80
4000b0b8:	e28d507f 	add	r5, sp, #127	; 0x7f
4000b0bc:	e3a03000 	mov	r3, #0
4000b0c0:	e1a0c004 	mov	ip, r4
4000b0c4:	e58d4004 	str	r4, [sp, #4]
4000b0c8:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000c090 <_svfiprintf_r+0x1010>
4000b0cc:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000b0d0:	e0654004 	rsb	r4, r5, r4
4000b0d4:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000b0d8:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b0dc:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000b0e0:	e58d5000 	str	r5, [sp]
4000b0e4:	e58d3020 	str	r3, [sp, #32]
4000b0e8:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000b0ec:	e28a8010 	add	r8, sl, #16
4000b0f0:	e1a0600c 	mov	r6, ip
4000b0f4:	e5d73000 	ldrb	r3, [r7]
4000b0f8:	e3530000 	cmp	r3, #0
4000b0fc:	13530025 	cmpne	r3, #37	; 0x25
4000b100:	0a0002f7 	beq	4000bce4 <_svfiprintf_r+0xc64>
4000b104:	e2873001 	add	r3, r7, #1
4000b108:	e1a04003 	mov	r4, r3
4000b10c:	e5d33000 	ldrb	r3, [r3]
4000b110:	e3530025 	cmp	r3, #37	; 0x25
4000b114:	13530000 	cmpne	r3, #0
4000b118:	e2843001 	add	r3, r4, #1
4000b11c:	1afffff9 	bne	4000b108 <_svfiprintf_r+0x88>
4000b120:	e0545007 	subs	r5, r4, r7
4000b124:	0a00000d 	beq	4000b160 <_svfiprintf_r+0xe0>
4000b128:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000b12c:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000b130:	e2833001 	add	r3, r3, #1
4000b134:	e3530007 	cmp	r3, #7
4000b138:	e0822005 	add	r2, r2, r5
4000b13c:	e5867000 	str	r7, [r6]
4000b140:	e5865004 	str	r5, [r6, #4]
4000b144:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b148:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000b14c:	d2866008 	addle	r6, r6, #8
4000b150:	ca000350 	bgt	4000be98 <_svfiprintf_r+0xe18>
4000b154:	e59dc020 	ldr	ip, [sp, #32]
4000b158:	e08cc005 	add	ip, ip, r5
4000b15c:	e58dc020 	str	ip, [sp, #32]
4000b160:	e5d43000 	ldrb	r3, [r4]
4000b164:	e3530000 	cmp	r3, #0
4000b168:	0a0002ec 	beq	4000bd20 <_svfiprintf_r+0xca0>
4000b16c:	e3a03000 	mov	r3, #0
4000b170:	e1a01003 	mov	r1, r3
4000b174:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b178:	e58d3014 	str	r3, [sp, #20]
4000b17c:	e58d3008 	str	r3, [sp, #8]
4000b180:	e2847001 	add	r7, r4, #1
4000b184:	e5d43001 	ldrb	r3, [r4, #1]
4000b188:	e3e04000 	mvn	r4, #0
4000b18c:	e58d400c 	str	r4, [sp, #12]
4000b190:	e1a00001 	mov	r0, r1
4000b194:	e2877001 	add	r7, r7, #1
4000b198:	e2432020 	sub	r2, r3, #32
4000b19c:	e3520058 	cmp	r2, #88	; 0x58
4000b1a0:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000b1a4:	ea00021b 	b	4000ba18 <_svfiprintf_r+0x998>
4000b1a8:	4000b68c 	andmi	fp, r0, ip, lsl #13
4000b1ac:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1b0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1b4:	4000b69c 	mulmi	r0, ip, r6
4000b1b8:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1bc:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1c0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1c4:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1c8:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1cc:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1d0:	4000b30c 	andmi	fp, r0, ip, lsl #6
4000b1d4:	4000b61c 	andmi	fp, r0, ip, lsl r6
4000b1d8:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1dc:	4000b328 	andmi	fp, r0, r8, lsr #6
4000b1e0:	4000b9bc 			; <UNDEFINED> instruction: 0x4000b9bc
4000b1e4:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b1e8:	4000b9a8 	andmi	fp, r0, r8, lsr #19
4000b1ec:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b1f0:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b1f4:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b1f8:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b1fc:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b200:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b204:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b208:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b20c:	4000b820 	andmi	fp, r0, r0, lsr #16
4000b210:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b214:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b218:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b21c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b220:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b224:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b228:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b22c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b230:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b234:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b238:	4000b7c8 	andmi	fp, r0, r8, asr #15
4000b23c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b240:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b244:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b248:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b24c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b250:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b254:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b258:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b25c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b260:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b264:	4000b788 	andmi	fp, r0, r8, lsl #15
4000b268:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b26c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b270:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b274:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b278:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b27c:	4000b738 	andmi	fp, r0, r8, lsr r7
4000b280:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b284:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b288:	4000b6ec 	andmi	fp, r0, ip, ror #13
4000b28c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b290:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b294:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b298:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b29c:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2a0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2a4:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2a8:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2ac:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2b0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2b4:	4000b6b0 			; <UNDEFINED> instruction: 0x4000b6b0
4000b2b8:	4000b8c0 	andmi	fp, r0, r0, asr #17
4000b2bc:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2c0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2c4:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2c8:	4000b8ac 	andmi	fp, r0, ip, lsr #17
4000b2cc:	4000b8c0 	andmi	fp, r0, r0, asr #17
4000b2d0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2d4:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2d8:	4000b87c 	andmi	fp, r0, ip, ror r8
4000b2dc:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2e0:	4000b844 	andmi	fp, r0, r4, asr #16
4000b2e4:	4000b5a4 	andmi	fp, r0, r4, lsr #11
4000b2e8:	4000b5d4 	ldrdmi	fp, [r0], -r4
4000b2ec:	4000b994 	mulmi	r0, r4, r9
4000b2f0:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2f4:	4000b930 	andmi	fp, r0, r0, lsr r9
4000b2f8:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b2fc:	4000b33c 	andmi	fp, r0, ip, lsr r3
4000b300:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b304:	4000ba18 	andmi	fp, r0, r8, lsl sl
4000b308:	4000b628 	andmi	fp, r0, r8, lsr #12
4000b30c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b310:	e5940000 	ldr	r0, [r4]
4000b314:	e3500000 	cmp	r0, #0
4000b318:	e2843004 	add	r3, r4, #4
4000b31c:	aa000313 	bge	4000bf70 <_svfiprintf_r+0xef0>
4000b320:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b324:	e2600000 	rsb	r0, r0, #0
4000b328:	e59d5008 	ldr	r5, [sp, #8]
4000b32c:	e3855004 	orr	r5, r5, #4
4000b330:	e58d5008 	str	r5, [sp, #8]
4000b334:	e5d73000 	ldrb	r3, [r7]
4000b338:	eaffff95 	b	4000b194 <_svfiprintf_r+0x114>
4000b33c:	e59d5008 	ldr	r5, [sp, #8]
4000b340:	e3150020 	tst	r5, #32
4000b344:	e58d0014 	str	r0, [sp, #20]
4000b348:	0a000101 	beq	4000b754 <_svfiprintf_r+0x6d4>
4000b34c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b350:	e28c3007 	add	r3, ip, #7
4000b354:	e3c33007 	bic	r3, r3, #7
4000b358:	e2834008 	add	r4, r3, #8
4000b35c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b360:	e8930030 	ldm	r3, {r4, r5}
4000b364:	e3a03001 	mov	r3, #1
4000b368:	e3a0b000 	mov	fp, #0
4000b36c:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b370:	e59dc00c 	ldr	ip, [sp, #12]
4000b374:	e35c0000 	cmp	ip, #0
4000b378:	a59dc008 	ldrge	ip, [sp, #8]
4000b37c:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000b380:	a58dc008 	strge	ip, [sp, #8]
4000b384:	e1940005 	orrs	r0, r4, r5
4000b388:	e59dc00c 	ldr	ip, [sp, #12]
4000b38c:	03a02000 	moveq	r2, #0
4000b390:	13a02001 	movne	r2, #1
4000b394:	e35c0000 	cmp	ip, #0
4000b398:	13822001 	orrne	r2, r2, #1
4000b39c:	e3520000 	cmp	r2, #0
4000b3a0:	0a000251 	beq	4000bcec <_svfiprintf_r+0xc6c>
4000b3a4:	e3530001 	cmp	r3, #1
4000b3a8:	0a0002d6 	beq	4000bf08 <_svfiprintf_r+0xe88>
4000b3ac:	e3530002 	cmp	r3, #2
4000b3b0:	e28d207f 	add	r2, sp, #127	; 0x7f
4000b3b4:	1a000061 	bne	4000b540 <_svfiprintf_r+0x4c0>
4000b3b8:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000b3bc:	e1a03224 	lsr	r3, r4, #4
4000b3c0:	e204c00f 	and	ip, r4, #15
4000b3c4:	e1833e05 	orr	r3, r3, r5, lsl #28
4000b3c8:	e1a01225 	lsr	r1, r5, #4
4000b3cc:	e1a04003 	mov	r4, r3
4000b3d0:	e1a05001 	mov	r5, r1
4000b3d4:	e7d0300c 	ldrb	r3, [r0, ip]
4000b3d8:	e194c005 	orrs	ip, r4, r5
4000b3dc:	e1a09002 	mov	r9, r2
4000b3e0:	e5c23000 	strb	r3, [r2]
4000b3e4:	e2422001 	sub	r2, r2, #1
4000b3e8:	1afffff3 	bne	4000b3bc <_svfiprintf_r+0x33c>
4000b3ec:	e59d5004 	ldr	r5, [sp, #4]
4000b3f0:	e0694005 	rsb	r4, r9, r5
4000b3f4:	e59d500c 	ldr	r5, [sp, #12]
4000b3f8:	e1550004 	cmp	r5, r4
4000b3fc:	b1a05004 	movlt	r5, r4
4000b400:	e35b0000 	cmp	fp, #0
4000b404:	e58d5010 	str	r5, [sp, #16]
4000b408:	12855001 	addne	r5, r5, #1
4000b40c:	158d5010 	strne	r5, [sp, #16]
4000b410:	e59dc008 	ldr	ip, [sp, #8]
4000b414:	e21cc002 	ands	ip, ip, #2
4000b418:	159d3010 	ldrne	r3, [sp, #16]
4000b41c:	e59d5008 	ldr	r5, [sp, #8]
4000b420:	12833002 	addne	r3, r3, #2
4000b424:	158d3010 	strne	r3, [sp, #16]
4000b428:	e2155084 	ands	r5, r5, #132	; 0x84
4000b42c:	e58dc01c 	str	ip, [sp, #28]
4000b430:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000b434:	1a000182 	bne	4000ba44 <_svfiprintf_r+0x9c4>
4000b438:	e28d3010 	add	r3, sp, #16
4000b43c:	e8931008 	ldm	r3, {r3, ip}
4000b440:	e063500c 	rsb	r5, r3, ip
4000b444:	e3550000 	cmp	r5, #0
4000b448:	da00017d 	ble	4000ba44 <_svfiprintf_r+0x9c4>
4000b44c:	e3550010 	cmp	r5, #16
4000b450:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000c090 <_svfiprintf_r+0x1010>
4000b454:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b458:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b45c:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000b460:	da000022 	ble	4000b4f0 <_svfiprintf_r+0x470>
4000b464:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000c090 <_svfiprintf_r+0x1010>
4000b468:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000b46c:	e1a00006 	mov	r0, r6
4000b470:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000b474:	e1a06005 	mov	r6, r5
4000b478:	e3a0b010 	mov	fp, #16
4000b47c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000b480:	e59d5018 	ldr	r5, [sp, #24]
4000b484:	ea000002 	b	4000b494 <_svfiprintf_r+0x414>
4000b488:	e2466010 	sub	r6, r6, #16
4000b48c:	e3560010 	cmp	r6, #16
4000b490:	da000013 	ble	4000b4e4 <_svfiprintf_r+0x464>
4000b494:	e2822001 	add	r2, r2, #1
4000b498:	e3520007 	cmp	r2, #7
4000b49c:	e2811010 	add	r1, r1, #16
4000b4a0:	e8800c00 	stm	r0, {sl, fp}
4000b4a4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b4a8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b4ac:	d2800008 	addle	r0, r0, #8
4000b4b0:	dafffff4 	ble	4000b488 <_svfiprintf_r+0x408>
4000b4b4:	e1a00004 	mov	r0, r4
4000b4b8:	e1a01005 	mov	r1, r5
4000b4bc:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b4c0:	ebfffe83 	bl	4000aed4 <__ssprint_r>
4000b4c4:	e3500000 	cmp	r0, #0
4000b4c8:	1a00021a 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000b4cc:	e2466010 	sub	r6, r6, #16
4000b4d0:	e3560010 	cmp	r6, #16
4000b4d4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b4d8:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b4dc:	e28d0080 	add	r0, sp, #128	; 0x80
4000b4e0:	caffffeb 	bgt	4000b494 <_svfiprintf_r+0x414>
4000b4e4:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000b4e8:	e1a05006 	mov	r5, r6
4000b4ec:	e1a06000 	mov	r6, r0
4000b4f0:	e2822001 	add	r2, r2, #1
4000b4f4:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000b4f8:	e3520007 	cmp	r2, #7
4000b4fc:	e0851001 	add	r1, r5, r1
4000b500:	e586c000 	str	ip, [r6]
4000b504:	e5865004 	str	r5, [r6, #4]
4000b508:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b50c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b510:	d2866008 	addle	r6, r6, #8
4000b514:	da00014c 	ble	4000ba4c <_svfiprintf_r+0x9cc>
4000b518:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000b51c:	e59d1018 	ldr	r1, [sp, #24]
4000b520:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b524:	ebfffe6a 	bl	4000aed4 <__ssprint_r>
4000b528:	e3500000 	cmp	r0, #0
4000b52c:	1a000201 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000b530:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b534:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b538:	e28d6080 	add	r6, sp, #128	; 0x80
4000b53c:	ea000142 	b	4000ba4c <_svfiprintf_r+0x9cc>
4000b540:	e1a031a4 	lsr	r3, r4, #3
4000b544:	e1833e85 	orr	r3, r3, r5, lsl #29
4000b548:	e1a001a5 	lsr	r0, r5, #3
4000b54c:	e2041007 	and	r1, r4, #7
4000b550:	e1a05000 	mov	r5, r0
4000b554:	e1a04003 	mov	r4, r3
4000b558:	e1940005 	orrs	r0, r4, r5
4000b55c:	e2813030 	add	r3, r1, #48	; 0x30
4000b560:	e1a09002 	mov	r9, r2
4000b564:	e5c23000 	strb	r3, [r2]
4000b568:	e2422001 	sub	r2, r2, #1
4000b56c:	1afffff3 	bne	4000b540 <_svfiprintf_r+0x4c0>
4000b570:	e59d4008 	ldr	r4, [sp, #8]
4000b574:	e3140001 	tst	r4, #1
4000b578:	e1a01009 	mov	r1, r9
4000b57c:	0affff9a 	beq	4000b3ec <_svfiprintf_r+0x36c>
4000b580:	e3530030 	cmp	r3, #48	; 0x30
4000b584:	059dc004 	ldreq	ip, [sp, #4]
4000b588:	159d5004 	ldrne	r5, [sp, #4]
4000b58c:	11a09002 	movne	r9, r2
4000b590:	13a03030 	movne	r3, #48	; 0x30
4000b594:	0069400c 	rsbeq	r4, r9, ip
4000b598:	10694005 	rsbne	r4, r9, r5
4000b59c:	15413001 	strbne	r3, [r1, #-1]
4000b5a0:	eaffff93 	b	4000b3f4 <_svfiprintf_r+0x374>
4000b5a4:	e59dc008 	ldr	ip, [sp, #8]
4000b5a8:	e21c3020 	ands	r3, ip, #32
4000b5ac:	e58d0014 	str	r0, [sp, #20]
4000b5b0:	0a00007b 	beq	4000b7a4 <_svfiprintf_r+0x724>
4000b5b4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b5b8:	e2843007 	add	r3, r4, #7
4000b5bc:	e3c33007 	bic	r3, r3, #7
4000b5c0:	e2835008 	add	r5, r3, #8
4000b5c4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b5c8:	e8930030 	ldm	r3, {r4, r5}
4000b5cc:	e3a03000 	mov	r3, #0
4000b5d0:	eaffff64 	b	4000b368 <_svfiprintf_r+0x2e8>
4000b5d4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b5d8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b5dc:	e59d5008 	ldr	r5, [sp, #8]
4000b5e0:	e28cc004 	add	ip, ip, #4
4000b5e4:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b5e8:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000c094 <_svfiprintf_r+0x1014>
4000b5ec:	e3855002 	orr	r5, r5, #2
4000b5f0:	e5934000 	ldr	r4, [r3]
4000b5f4:	e3a02030 	mov	r2, #48	; 0x30
4000b5f8:	e3a03078 	mov	r3, #120	; 0x78
4000b5fc:	e58d5008 	str	r5, [sp, #8]
4000b600:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b604:	e58d0014 	str	r0, [sp, #20]
4000b608:	e3a05000 	mov	r5, #0
4000b60c:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b610:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000b614:	e3a03002 	mov	r3, #2
4000b618:	eaffff52 	b	4000b368 <_svfiprintf_r+0x2e8>
4000b61c:	e5d73000 	ldrb	r3, [r7]
4000b620:	e3a0102b 	mov	r1, #43	; 0x2b
4000b624:	eafffeda 	b	4000b194 <_svfiprintf_r+0x114>
4000b628:	e59d5008 	ldr	r5, [sp, #8]
4000b62c:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000c094 <_svfiprintf_r+0x1014>
4000b630:	e3150020 	tst	r5, #32
4000b634:	e58d0014 	str	r0, [sp, #20]
4000b638:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b63c:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000b640:	0a000030 	beq	4000b708 <_svfiprintf_r+0x688>
4000b644:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b648:	e28c2007 	add	r2, ip, #7
4000b64c:	e3c22007 	bic	r2, r2, #7
4000b650:	e2824008 	add	r4, r2, #8
4000b654:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b658:	e8920030 	ldm	r2, {r4, r5}
4000b65c:	e59dc008 	ldr	ip, [sp, #8]
4000b660:	e31c0001 	tst	ip, #1
4000b664:	0a0000e9 	beq	4000ba10 <_svfiprintf_r+0x990>
4000b668:	e1940005 	orrs	r0, r4, r5
4000b66c:	0a0000e7 	beq	4000ba10 <_svfiprintf_r+0x990>
4000b670:	e3a02030 	mov	r2, #48	; 0x30
4000b674:	e38cc002 	orr	ip, ip, #2
4000b678:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b67c:	e58dc008 	str	ip, [sp, #8]
4000b680:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b684:	e3a03002 	mov	r3, #2
4000b688:	eaffff36 	b	4000b368 <_svfiprintf_r+0x2e8>
4000b68c:	e3510000 	cmp	r1, #0
4000b690:	e5d73000 	ldrb	r3, [r7]
4000b694:	03a01020 	moveq	r1, #32
4000b698:	eafffebd 	b	4000b194 <_svfiprintf_r+0x114>
4000b69c:	e59dc008 	ldr	ip, [sp, #8]
4000b6a0:	e38cc001 	orr	ip, ip, #1
4000b6a4:	e58dc008 	str	ip, [sp, #8]
4000b6a8:	e5d73000 	ldrb	r3, [r7]
4000b6ac:	eafffeb8 	b	4000b194 <_svfiprintf_r+0x114>
4000b6b0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b6b4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b6b8:	e5932000 	ldr	r2, [r3]
4000b6bc:	e3a04001 	mov	r4, #1
4000b6c0:	e3a03000 	mov	r3, #0
4000b6c4:	e2855004 	add	r5, r5, #4
4000b6c8:	e58d0014 	str	r0, [sp, #20]
4000b6cc:	e58d4010 	str	r4, [sp, #16]
4000b6d0:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000b6d4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b6d8:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b6dc:	e28d9058 	add	r9, sp, #88	; 0x58
4000b6e0:	e3a05000 	mov	r5, #0
4000b6e4:	e58d500c 	str	r5, [sp, #12]
4000b6e8:	eaffff48 	b	4000b410 <_svfiprintf_r+0x390>
4000b6ec:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000c098 <_svfiprintf_r+0x1018>
4000b6f0:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000b6f4:	e59d5008 	ldr	r5, [sp, #8]
4000b6f8:	e3150020 	tst	r5, #32
4000b6fc:	e58d0014 	str	r0, [sp, #20]
4000b700:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b704:	1affffce 	bne	4000b644 <_svfiprintf_r+0x5c4>
4000b708:	e59d5008 	ldr	r5, [sp, #8]
4000b70c:	e3150010 	tst	r5, #16
4000b710:	1a00022d 	bne	4000bfcc <_svfiprintf_r+0xf4c>
4000b714:	e59d4008 	ldr	r4, [sp, #8]
4000b718:	e3140040 	tst	r4, #64	; 0x40
4000b71c:	0a00022a 	beq	4000bfcc <_svfiprintf_r+0xf4c>
4000b720:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b724:	e1d540b0 	ldrh	r4, [r5]
4000b728:	e2855004 	add	r5, r5, #4
4000b72c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b730:	e3a05000 	mov	r5, #0
4000b734:	eaffffc8 	b	4000b65c <_svfiprintf_r+0x5dc>
4000b738:	e59d4008 	ldr	r4, [sp, #8]
4000b73c:	e3844010 	orr	r4, r4, #16
4000b740:	e58d4008 	str	r4, [sp, #8]
4000b744:	e59d5008 	ldr	r5, [sp, #8]
4000b748:	e3150020 	tst	r5, #32
4000b74c:	e58d0014 	str	r0, [sp, #20]
4000b750:	1afffefd 	bne	4000b34c <_svfiprintf_r+0x2cc>
4000b754:	e59d5008 	ldr	r5, [sp, #8]
4000b758:	e3150010 	tst	r5, #16
4000b75c:	1a000213 	bne	4000bfb0 <_svfiprintf_r+0xf30>
4000b760:	e59d4008 	ldr	r4, [sp, #8]
4000b764:	e3140040 	tst	r4, #64	; 0x40
4000b768:	0a000210 	beq	4000bfb0 <_svfiprintf_r+0xf30>
4000b76c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b770:	e1d540b0 	ldrh	r4, [r5]
4000b774:	e2855004 	add	r5, r5, #4
4000b778:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b77c:	e3a03001 	mov	r3, #1
4000b780:	e3a05000 	mov	r5, #0
4000b784:	eafffef7 	b	4000b368 <_svfiprintf_r+0x2e8>
4000b788:	e59d5008 	ldr	r5, [sp, #8]
4000b78c:	e3855010 	orr	r5, r5, #16
4000b790:	e58d5008 	str	r5, [sp, #8]
4000b794:	e59dc008 	ldr	ip, [sp, #8]
4000b798:	e21c3020 	ands	r3, ip, #32
4000b79c:	e58d0014 	str	r0, [sp, #20]
4000b7a0:	1affff83 	bne	4000b5b4 <_svfiprintf_r+0x534>
4000b7a4:	e59dc008 	ldr	ip, [sp, #8]
4000b7a8:	e21c2010 	ands	r2, ip, #16
4000b7ac:	0a00020c 	beq	4000bfe4 <_svfiprintf_r+0xf64>
4000b7b0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b7b4:	e5954000 	ldr	r4, [r5]
4000b7b8:	e2855004 	add	r5, r5, #4
4000b7bc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b7c0:	e3a05000 	mov	r5, #0
4000b7c4:	eafffee7 	b	4000b368 <_svfiprintf_r+0x2e8>
4000b7c8:	e59dc008 	ldr	ip, [sp, #8]
4000b7cc:	e38cc010 	orr	ip, ip, #16
4000b7d0:	e58dc008 	str	ip, [sp, #8]
4000b7d4:	e59d4008 	ldr	r4, [sp, #8]
4000b7d8:	e3140020 	tst	r4, #32
4000b7dc:	e58d0014 	str	r0, [sp, #20]
4000b7e0:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b7e4:	0a00003a 	beq	4000b8d4 <_svfiprintf_r+0x854>
4000b7e8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b7ec:	e2851007 	add	r1, r5, #7
4000b7f0:	e3c11007 	bic	r1, r1, #7
4000b7f4:	e891000c 	ldm	r1, {r2, r3}
4000b7f8:	e2811008 	add	r1, r1, #8
4000b7fc:	e3520000 	cmp	r2, #0
4000b800:	e2d30000 	sbcs	r0, r3, #0
4000b804:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000b808:	e1a04002 	mov	r4, r2
4000b80c:	e1a05003 	mov	r5, r3
4000b810:	ba000040 	blt	4000b918 <_svfiprintf_r+0x898>
4000b814:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000b818:	e3a03001 	mov	r3, #1
4000b81c:	eafffed3 	b	4000b370 <_svfiprintf_r+0x2f0>
4000b820:	e2432030 	sub	r2, r3, #48	; 0x30
4000b824:	e3a00000 	mov	r0, #0
4000b828:	e4d73001 	ldrb	r3, [r7], #1
4000b82c:	e0800100 	add	r0, r0, r0, lsl #2
4000b830:	e0820080 	add	r0, r2, r0, lsl #1
4000b834:	e2432030 	sub	r2, r3, #48	; 0x30
4000b838:	e3520009 	cmp	r2, #9
4000b83c:	9afffff9 	bls	4000b828 <_svfiprintf_r+0x7a8>
4000b840:	eafffe54 	b	4000b198 <_svfiprintf_r+0x118>
4000b844:	e59d4008 	ldr	r4, [sp, #8]
4000b848:	e3140020 	tst	r4, #32
4000b84c:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b850:	1a0001f3 	bne	4000c024 <_svfiprintf_r+0xfa4>
4000b854:	e59dc008 	ldr	ip, [sp, #8]
4000b858:	e31c0010 	tst	ip, #16
4000b85c:	0a000201 	beq	4000c068 <_svfiprintf_r+0xfe8>
4000b860:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b864:	e59d5020 	ldr	r5, [sp, #32]
4000b868:	e5943000 	ldr	r3, [r4]
4000b86c:	e2844004 	add	r4, r4, #4
4000b870:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b874:	e5835000 	str	r5, [r3]
4000b878:	eafffe1d 	b	4000b0f4 <_svfiprintf_r+0x74>
4000b87c:	e5d73000 	ldrb	r3, [r7]
4000b880:	e353006c 	cmp	r3, #108	; 0x6c
4000b884:	059d4008 	ldreq	r4, [sp, #8]
4000b888:	159d5008 	ldrne	r5, [sp, #8]
4000b88c:	e1a02007 	mov	r2, r7
4000b890:	03844020 	orreq	r4, r4, #32
4000b894:	13855010 	orrne	r5, r5, #16
4000b898:	02877001 	addeq	r7, r7, #1
4000b89c:	058d4008 	streq	r4, [sp, #8]
4000b8a0:	05d23001 	ldrbeq	r3, [r2, #1]
4000b8a4:	158d5008 	strne	r5, [sp, #8]
4000b8a8:	eafffe39 	b	4000b194 <_svfiprintf_r+0x114>
4000b8ac:	e59dc008 	ldr	ip, [sp, #8]
4000b8b0:	e38cc040 	orr	ip, ip, #64	; 0x40
4000b8b4:	e58dc008 	str	ip, [sp, #8]
4000b8b8:	e5d73000 	ldrb	r3, [r7]
4000b8bc:	eafffe34 	b	4000b194 <_svfiprintf_r+0x114>
4000b8c0:	e59d4008 	ldr	r4, [sp, #8]
4000b8c4:	e3140020 	tst	r4, #32
4000b8c8:	e58d0014 	str	r0, [sp, #20]
4000b8cc:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b8d0:	1affffc4 	bne	4000b7e8 <_svfiprintf_r+0x768>
4000b8d4:	e59dc008 	ldr	ip, [sp, #8]
4000b8d8:	e31c0010 	tst	ip, #16
4000b8dc:	1a0001cd 	bne	4000c018 <_svfiprintf_r+0xf98>
4000b8e0:	e59d4008 	ldr	r4, [sp, #8]
4000b8e4:	e3140040 	tst	r4, #64	; 0x40
4000b8e8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b8ec:	0a0001ca 	beq	4000c01c <_svfiprintf_r+0xf9c>
4000b8f0:	e1d540f0 	ldrsh	r4, [r5]
4000b8f4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b8f8:	e1a05fc4 	asr	r5, r4, #31
4000b8fc:	e1a02004 	mov	r2, r4
4000b900:	e1a03005 	mov	r3, r5
4000b904:	e28cc004 	add	ip, ip, #4
4000b908:	e3520000 	cmp	r2, #0
4000b90c:	e2d30000 	sbcs	r0, r3, #0
4000b910:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b914:	aaffffbe 	bge	4000b814 <_svfiprintf_r+0x794>
4000b918:	e3a0b02d 	mov	fp, #45	; 0x2d
4000b91c:	e2744000 	rsbs	r4, r4, #0
4000b920:	e2e55000 	rsc	r5, r5, #0
4000b924:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b928:	e3a03001 	mov	r3, #1
4000b92c:	eafffe8f 	b	4000b370 <_svfiprintf_r+0x2f0>
4000b930:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b934:	e5949000 	ldr	r9, [r4]
4000b938:	e3a0b000 	mov	fp, #0
4000b93c:	e159000b 	cmp	r9, fp
4000b940:	e58d0014 	str	r0, [sp, #20]
4000b944:	e2845004 	add	r5, r4, #4
4000b948:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b94c:	0a0001e5 	beq	4000c0e8 <_svfiprintf_r+0x1068>
4000b950:	e59dc00c 	ldr	ip, [sp, #12]
4000b954:	e35c0000 	cmp	ip, #0
4000b958:	e1a00009 	mov	r0, r9
4000b95c:	ba0001bb 	blt	4000c050 <_svfiprintf_r+0xfd0>
4000b960:	e1a0100b 	mov	r1, fp
4000b964:	e1a0200c 	mov	r2, ip
4000b968:	ebfff8d3 	bl	40009cbc <memchr>
4000b96c:	e3500000 	cmp	r0, #0
4000b970:	0a0001e4 	beq	4000c108 <_svfiprintf_r+0x1088>
4000b974:	e59d400c 	ldr	r4, [sp, #12]
4000b978:	e0690000 	rsb	r0, r9, r0
4000b97c:	e58db00c 	str	fp, [sp, #12]
4000b980:	e1540000 	cmp	r4, r0
4000b984:	a1a04000 	movge	r4, r0
4000b988:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b98c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000b990:	eafffe97 	b	4000b3f4 <_svfiprintf_r+0x374>
4000b994:	e59dc008 	ldr	ip, [sp, #8]
4000b998:	e38cc020 	orr	ip, ip, #32
4000b99c:	e58dc008 	str	ip, [sp, #8]
4000b9a0:	e5d73000 	ldrb	r3, [r7]
4000b9a4:	eafffdfa 	b	4000b194 <_svfiprintf_r+0x114>
4000b9a8:	e59d5008 	ldr	r5, [sp, #8]
4000b9ac:	e3855080 	orr	r5, r5, #128	; 0x80
4000b9b0:	e58d5008 	str	r5, [sp, #8]
4000b9b4:	e5d73000 	ldrb	r3, [r7]
4000b9b8:	eafffdf5 	b	4000b194 <_svfiprintf_r+0x114>
4000b9bc:	e5d73000 	ldrb	r3, [r7]
4000b9c0:	e353002a 	cmp	r3, #42	; 0x2a
4000b9c4:	e2874001 	add	r4, r7, #1
4000b9c8:	0a0001d3 	beq	4000c11c <_svfiprintf_r+0x109c>
4000b9cc:	e2432030 	sub	r2, r3, #48	; 0x30
4000b9d0:	e3520009 	cmp	r2, #9
4000b9d4:	83a0c000 	movhi	ip, #0
4000b9d8:	81a07004 	movhi	r7, r4
4000b9dc:	858dc00c 	strhi	ip, [sp, #12]
4000b9e0:	8afffdec 	bhi	4000b198 <_svfiprintf_r+0x118>
4000b9e4:	e3a0c000 	mov	ip, #0
4000b9e8:	e4d43001 	ldrb	r3, [r4], #1
4000b9ec:	e08cc10c 	add	ip, ip, ip, lsl #2
4000b9f0:	e082c08c 	add	ip, r2, ip, lsl #1
4000b9f4:	e2432030 	sub	r2, r3, #48	; 0x30
4000b9f8:	e3520009 	cmp	r2, #9
4000b9fc:	9afffff9 	bls	4000b9e8 <_svfiprintf_r+0x968>
4000ba00:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000ba04:	e58dc00c 	str	ip, [sp, #12]
4000ba08:	e1a07004 	mov	r7, r4
4000ba0c:	eafffde1 	b	4000b198 <_svfiprintf_r+0x118>
4000ba10:	e3a03002 	mov	r3, #2
4000ba14:	eafffe53 	b	4000b368 <_svfiprintf_r+0x2e8>
4000ba18:	e3530000 	cmp	r3, #0
4000ba1c:	e58d0014 	str	r0, [sp, #20]
4000ba20:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000ba24:	0a0000bd 	beq	4000bd20 <_svfiprintf_r+0xca0>
4000ba28:	e3a02000 	mov	r2, #0
4000ba2c:	e3a04001 	mov	r4, #1
4000ba30:	e58d4010 	str	r4, [sp, #16]
4000ba34:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000ba38:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000ba3c:	e28d9058 	add	r9, sp, #88	; 0x58
4000ba40:	eaffff26 	b	4000b6e0 <_svfiprintf_r+0x660>
4000ba44:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000ba48:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000ba4c:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000ba50:	e3530000 	cmp	r3, #0
4000ba54:	0a000009 	beq	4000ba80 <_svfiprintf_r+0xa00>
4000ba58:	e2822001 	add	r2, r2, #1
4000ba5c:	e3520007 	cmp	r2, #7
4000ba60:	e2811001 	add	r1, r1, #1
4000ba64:	e28d0047 	add	r0, sp, #71	; 0x47
4000ba68:	e3a03001 	mov	r3, #1
4000ba6c:	e8860009 	stm	r6, {r0, r3}
4000ba70:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000ba74:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000ba78:	d2866008 	addle	r6, r6, #8
4000ba7c:	ca00010d 	bgt	4000beb8 <_svfiprintf_r+0xe38>
4000ba80:	e59d301c 	ldr	r3, [sp, #28]
4000ba84:	e3530000 	cmp	r3, #0
4000ba88:	0a000009 	beq	4000bab4 <_svfiprintf_r+0xa34>
4000ba8c:	e2822001 	add	r2, r2, #1
4000ba90:	e3520007 	cmp	r2, #7
4000ba94:	e2811002 	add	r1, r1, #2
4000ba98:	e28d0048 	add	r0, sp, #72	; 0x48
4000ba9c:	e3a03002 	mov	r3, #2
4000baa0:	e8860009 	stm	r6, {r0, r3}
4000baa4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000baa8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000baac:	d2866008 	addle	r6, r6, #8
4000bab0:	ca00010a 	bgt	4000bee0 <_svfiprintf_r+0xe60>
4000bab4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000bab8:	e3550080 	cmp	r5, #128	; 0x80
4000babc:	0a0000a5 	beq	4000bd58 <_svfiprintf_r+0xcd8>
4000bac0:	e59dc00c 	ldr	ip, [sp, #12]
4000bac4:	e064500c 	rsb	r5, r4, ip
4000bac8:	e3550000 	cmp	r5, #0
4000bacc:	da000038 	ble	4000bbb4 <_svfiprintf_r+0xb34>
4000bad0:	e3550010 	cmp	r5, #16
4000bad4:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000c09c <_svfiprintf_r+0x101c>
4000bad8:	d58d301c 	strle	r3, [sp, #28]
4000badc:	da000022 	ble	4000bb6c <_svfiprintf_r+0xaec>
4000bae0:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000c09c <_svfiprintf_r+0x101c>
4000bae4:	e58d400c 	str	r4, [sp, #12]
4000bae8:	e1a00006 	mov	r0, r6
4000baec:	e58dc01c 	str	ip, [sp, #28]
4000baf0:	e1a06005 	mov	r6, r5
4000baf4:	e3a0b010 	mov	fp, #16
4000baf8:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bafc:	e59d5018 	ldr	r5, [sp, #24]
4000bb00:	ea000002 	b	4000bb10 <_svfiprintf_r+0xa90>
4000bb04:	e2466010 	sub	r6, r6, #16
4000bb08:	e3560010 	cmp	r6, #16
4000bb0c:	da000013 	ble	4000bb60 <_svfiprintf_r+0xae0>
4000bb10:	e2822001 	add	r2, r2, #1
4000bb14:	e3520007 	cmp	r2, #7
4000bb18:	e2811010 	add	r1, r1, #16
4000bb1c:	e8800900 	stm	r0, {r8, fp}
4000bb20:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bb24:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bb28:	d2800008 	addle	r0, r0, #8
4000bb2c:	dafffff4 	ble	4000bb04 <_svfiprintf_r+0xa84>
4000bb30:	e1a00004 	mov	r0, r4
4000bb34:	e1a01005 	mov	r1, r5
4000bb38:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bb3c:	ebfffce4 	bl	4000aed4 <__ssprint_r>
4000bb40:	e3500000 	cmp	r0, #0
4000bb44:	1a00007b 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bb48:	e2466010 	sub	r6, r6, #16
4000bb4c:	e3560010 	cmp	r6, #16
4000bb50:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bb54:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bb58:	e28d0080 	add	r0, sp, #128	; 0x80
4000bb5c:	caffffeb 	bgt	4000bb10 <_svfiprintf_r+0xa90>
4000bb60:	e59d400c 	ldr	r4, [sp, #12]
4000bb64:	e1a05006 	mov	r5, r6
4000bb68:	e1a06000 	mov	r6, r0
4000bb6c:	e2822001 	add	r2, r2, #1
4000bb70:	e59d301c 	ldr	r3, [sp, #28]
4000bb74:	e3520007 	cmp	r2, #7
4000bb78:	e0811005 	add	r1, r1, r5
4000bb7c:	e8860028 	stm	r6, {r3, r5}
4000bb80:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bb84:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bb88:	d2866008 	addle	r6, r6, #8
4000bb8c:	da000008 	ble	4000bbb4 <_svfiprintf_r+0xb34>
4000bb90:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000bb94:	e59d1018 	ldr	r1, [sp, #24]
4000bb98:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bb9c:	ebfffccc 	bl	4000aed4 <__ssprint_r>
4000bba0:	e3500000 	cmp	r0, #0
4000bba4:	1a000063 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bba8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bbac:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bbb0:	e28d6080 	add	r6, sp, #128	; 0x80
4000bbb4:	e2822001 	add	r2, r2, #1
4000bbb8:	e3520007 	cmp	r2, #7
4000bbbc:	e0811004 	add	r1, r1, r4
4000bbc0:	e5869000 	str	r9, [r6]
4000bbc4:	e5864004 	str	r4, [r6, #4]
4000bbc8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bbcc:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bbd0:	d2866008 	addle	r6, r6, #8
4000bbd4:	ca00009f 	bgt	4000be58 <_svfiprintf_r+0xdd8>
4000bbd8:	e59d4008 	ldr	r4, [sp, #8]
4000bbdc:	e3140004 	tst	r4, #4
4000bbe0:	0a00002f 	beq	4000bca4 <_svfiprintf_r+0xc24>
4000bbe4:	e59d5014 	ldr	r5, [sp, #20]
4000bbe8:	e59dc010 	ldr	ip, [sp, #16]
4000bbec:	e06c4005 	rsb	r4, ip, r5
4000bbf0:	e3540000 	cmp	r4, #0
4000bbf4:	da00002a 	ble	4000bca4 <_svfiprintf_r+0xc24>
4000bbf8:	e3540010 	cmp	r4, #16
4000bbfc:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000c090 <_svfiprintf_r+0x1010>
4000bc00:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000bc04:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000bc08:	da00001d 	ble	4000bc84 <_svfiprintf_r+0xc04>
4000bc0c:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000c090 <_svfiprintf_r+0x1010>
4000bc10:	e3a05010 	mov	r5, #16
4000bc14:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000bc18:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000bc1c:	e59db018 	ldr	fp, [sp, #24]
4000bc20:	ea000002 	b	4000bc30 <_svfiprintf_r+0xbb0>
4000bc24:	e2444010 	sub	r4, r4, #16
4000bc28:	e3540010 	cmp	r4, #16
4000bc2c:	da000014 	ble	4000bc84 <_svfiprintf_r+0xc04>
4000bc30:	e2833001 	add	r3, r3, #1
4000bc34:	e3530007 	cmp	r3, #7
4000bc38:	e2811010 	add	r1, r1, #16
4000bc3c:	e586a000 	str	sl, [r6]
4000bc40:	e5865004 	str	r5, [r6, #4]
4000bc44:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bc48:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bc4c:	d2866008 	addle	r6, r6, #8
4000bc50:	dafffff3 	ble	4000bc24 <_svfiprintf_r+0xba4>
4000bc54:	e1a00009 	mov	r0, r9
4000bc58:	e1a0100b 	mov	r1, fp
4000bc5c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bc60:	ebfffc9b 	bl	4000aed4 <__ssprint_r>
4000bc64:	e3500000 	cmp	r0, #0
4000bc68:	1a000032 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bc6c:	e2444010 	sub	r4, r4, #16
4000bc70:	e3540010 	cmp	r4, #16
4000bc74:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bc78:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000bc7c:	e28d6080 	add	r6, sp, #128	; 0x80
4000bc80:	caffffea 	bgt	4000bc30 <_svfiprintf_r+0xbb0>
4000bc84:	e2833001 	add	r3, r3, #1
4000bc88:	e3530007 	cmp	r3, #7
4000bc8c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bc90:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000bc94:	e0811004 	add	r1, r1, r4
4000bc98:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bc9c:	e8860018 	stm	r6, {r3, r4}
4000bca0:	ca0000b5 	bgt	4000bf7c <_svfiprintf_r+0xefc>
4000bca4:	e28d5010 	add	r5, sp, #16
4000bca8:	e59d4020 	ldr	r4, [sp, #32]
4000bcac:	e8951020 	ldm	r5, {r5, ip}
4000bcb0:	e155000c 	cmp	r5, ip
4000bcb4:	a0844005 	addge	r4, r4, r5
4000bcb8:	b084400c 	addlt	r4, r4, ip
4000bcbc:	e3510000 	cmp	r1, #0
4000bcc0:	e58d4020 	str	r4, [sp, #32]
4000bcc4:	1a00006c 	bne	4000be7c <_svfiprintf_r+0xdfc>
4000bcc8:	e3a03000 	mov	r3, #0
4000bccc:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bcd0:	e5d73000 	ldrb	r3, [r7]
4000bcd4:	e3530000 	cmp	r3, #0
4000bcd8:	13530025 	cmpne	r3, #37	; 0x25
4000bcdc:	e28d6080 	add	r6, sp, #128	; 0x80
4000bce0:	1afffd07 	bne	4000b104 <_svfiprintf_r+0x84>
4000bce4:	e1a04007 	mov	r4, r7
4000bce8:	eafffd1c 	b	4000b160 <_svfiprintf_r+0xe0>
4000bcec:	e3530000 	cmp	r3, #0
4000bcf0:	11a04002 	movne	r4, r2
4000bcf4:	128d9080 	addne	r9, sp, #128	; 0x80
4000bcf8:	1afffdbd 	bne	4000b3f4 <_svfiprintf_r+0x374>
4000bcfc:	e59dc008 	ldr	ip, [sp, #8]
4000bd00:	e31c0001 	tst	ip, #1
4000bd04:	13a03030 	movne	r3, #48	; 0x30
4000bd08:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000bd0c:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000bd10:	128d907f 	addne	r9, sp, #127	; 0x7f
4000bd14:	01a04003 	moveq	r4, r3
4000bd18:	028d9080 	addeq	r9, sp, #128	; 0x80
4000bd1c:	eafffdb4 	b	4000b3f4 <_svfiprintf_r+0x374>
4000bd20:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000bd24:	e3530000 	cmp	r3, #0
4000bd28:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000bd2c:	159d1018 	ldrne	r1, [sp, #24]
4000bd30:	128d204c 	addne	r2, sp, #76	; 0x4c
4000bd34:	1bfffc66 	blne	4000aed4 <__ssprint_r>
4000bd38:	e59d4018 	ldr	r4, [sp, #24]
4000bd3c:	e1d430bc 	ldrh	r3, [r4, #12]
4000bd40:	e59d0020 	ldr	r0, [sp, #32]
4000bd44:	e3130040 	tst	r3, #64	; 0x40
4000bd48:	13e00000 	mvnne	r0, #0
4000bd4c:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000bd50:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bd54:	e12fff1e 	bx	lr
4000bd58:	e28d3010 	add	r3, sp, #16
4000bd5c:	e8931008 	ldm	r3, {r3, ip}
4000bd60:	e063500c 	rsb	r5, r3, ip
4000bd64:	e3550000 	cmp	r5, #0
4000bd68:	daffff54 	ble	4000bac0 <_svfiprintf_r+0xa40>
4000bd6c:	e3550010 	cmp	r5, #16
4000bd70:	d59fc324 	ldrle	ip, [pc, #804]	; 4000c09c <_svfiprintf_r+0x101c>
4000bd74:	d58dc01c 	strle	ip, [sp, #28]
4000bd78:	da000022 	ble	4000be08 <_svfiprintf_r+0xd88>
4000bd7c:	e59f3318 	ldr	r3, [pc, #792]	; 4000c09c <_svfiprintf_r+0x101c>
4000bd80:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000bd84:	e1a00006 	mov	r0, r6
4000bd88:	e58d301c 	str	r3, [sp, #28]
4000bd8c:	e1a06005 	mov	r6, r5
4000bd90:	e3a0b010 	mov	fp, #16
4000bd94:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bd98:	e59d5018 	ldr	r5, [sp, #24]
4000bd9c:	ea000002 	b	4000bdac <_svfiprintf_r+0xd2c>
4000bda0:	e2466010 	sub	r6, r6, #16
4000bda4:	e3560010 	cmp	r6, #16
4000bda8:	da000013 	ble	4000bdfc <_svfiprintf_r+0xd7c>
4000bdac:	e2822001 	add	r2, r2, #1
4000bdb0:	e3520007 	cmp	r2, #7
4000bdb4:	e2811010 	add	r1, r1, #16
4000bdb8:	e8800900 	stm	r0, {r8, fp}
4000bdbc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bdc0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bdc4:	d2800008 	addle	r0, r0, #8
4000bdc8:	dafffff4 	ble	4000bda0 <_svfiprintf_r+0xd20>
4000bdcc:	e1a00004 	mov	r0, r4
4000bdd0:	e1a01005 	mov	r1, r5
4000bdd4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bdd8:	ebfffc3d 	bl	4000aed4 <__ssprint_r>
4000bddc:	e3500000 	cmp	r0, #0
4000bde0:	1affffd4 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bde4:	e2466010 	sub	r6, r6, #16
4000bde8:	e3560010 	cmp	r6, #16
4000bdec:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bdf0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bdf4:	e28d0080 	add	r0, sp, #128	; 0x80
4000bdf8:	caffffeb 	bgt	4000bdac <_svfiprintf_r+0xd2c>
4000bdfc:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000be00:	e1a05006 	mov	r5, r6
4000be04:	e1a06000 	mov	r6, r0
4000be08:	e2822001 	add	r2, r2, #1
4000be0c:	e59dc01c 	ldr	ip, [sp, #28]
4000be10:	e3520007 	cmp	r2, #7
4000be14:	e0811005 	add	r1, r1, r5
4000be18:	e586c000 	str	ip, [r6]
4000be1c:	e5865004 	str	r5, [r6, #4]
4000be20:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000be24:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000be28:	d2866008 	addle	r6, r6, #8
4000be2c:	daffff23 	ble	4000bac0 <_svfiprintf_r+0xa40>
4000be30:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000be34:	e59d1018 	ldr	r1, [sp, #24]
4000be38:	e28d204c 	add	r2, sp, #76	; 0x4c
4000be3c:	ebfffc24 	bl	4000aed4 <__ssprint_r>
4000be40:	e3500000 	cmp	r0, #0
4000be44:	1affffbb 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000be48:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000be4c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000be50:	e28d6080 	add	r6, sp, #128	; 0x80
4000be54:	eaffff19 	b	4000bac0 <_svfiprintf_r+0xa40>
4000be58:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000be5c:	e59d1018 	ldr	r1, [sp, #24]
4000be60:	e28d204c 	add	r2, sp, #76	; 0x4c
4000be64:	ebfffc1a 	bl	4000aed4 <__ssprint_r>
4000be68:	e3500000 	cmp	r0, #0
4000be6c:	1affffb1 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000be70:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000be74:	e28d6080 	add	r6, sp, #128	; 0x80
4000be78:	eaffff56 	b	4000bbd8 <_svfiprintf_r+0xb58>
4000be7c:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000be80:	e59d1018 	ldr	r1, [sp, #24]
4000be84:	e28d204c 	add	r2, sp, #76	; 0x4c
4000be88:	ebfffc11 	bl	4000aed4 <__ssprint_r>
4000be8c:	e3500000 	cmp	r0, #0
4000be90:	0affff8c 	beq	4000bcc8 <_svfiprintf_r+0xc48>
4000be94:	eaffffa7 	b	4000bd38 <_svfiprintf_r+0xcb8>
4000be98:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000be9c:	e59d1018 	ldr	r1, [sp, #24]
4000bea0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bea4:	ebfffc0a 	bl	4000aed4 <__ssprint_r>
4000bea8:	e3500000 	cmp	r0, #0
4000beac:	1affffa1 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000beb0:	e28d6080 	add	r6, sp, #128	; 0x80
4000beb4:	eafffca6 	b	4000b154 <_svfiprintf_r+0xd4>
4000beb8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000bebc:	e59d1018 	ldr	r1, [sp, #24]
4000bec0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bec4:	ebfffc02 	bl	4000aed4 <__ssprint_r>
4000bec8:	e3500000 	cmp	r0, #0
4000becc:	1affff99 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bed0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bed4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bed8:	e28d6080 	add	r6, sp, #128	; 0x80
4000bedc:	eafffee7 	b	4000ba80 <_svfiprintf_r+0xa00>
4000bee0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000bee4:	e59d1018 	ldr	r1, [sp, #24]
4000bee8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000beec:	ebfffbf8 	bl	4000aed4 <__ssprint_r>
4000bef0:	e3500000 	cmp	r0, #0
4000bef4:	1affff8f 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bef8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000befc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bf00:	e28d6080 	add	r6, sp, #128	; 0x80
4000bf04:	eafffeea 	b	4000bab4 <_svfiprintf_r+0xa34>
4000bf08:	e3550000 	cmp	r5, #0
4000bf0c:	03540009 	cmpeq	r4, #9
4000bf10:	9a000021 	bls	4000bf9c <_svfiprintf_r+0xf1c>
4000bf14:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000bf18:	e58d6010 	str	r6, [sp, #16]
4000bf1c:	e1a0600c 	mov	r6, ip
4000bf20:	e1a00004 	mov	r0, r4
4000bf24:	e1a01005 	mov	r1, r5
4000bf28:	e3a0200a 	mov	r2, #10
4000bf2c:	e3a03000 	mov	r3, #0
4000bf30:	eb00069a 	bl	4000d9a0 <__aeabi_uldivmod>
4000bf34:	e2822030 	add	r2, r2, #48	; 0x30
4000bf38:	e5c62000 	strb	r2, [r6]
4000bf3c:	e1a00004 	mov	r0, r4
4000bf40:	e1a01005 	mov	r1, r5
4000bf44:	e3a0200a 	mov	r2, #10
4000bf48:	e3a03000 	mov	r3, #0
4000bf4c:	eb000693 	bl	4000d9a0 <__aeabi_uldivmod>
4000bf50:	e1a04000 	mov	r4, r0
4000bf54:	e1a05001 	mov	r5, r1
4000bf58:	e194c005 	orrs	ip, r4, r5
4000bf5c:	e1a09006 	mov	r9, r6
4000bf60:	e2466001 	sub	r6, r6, #1
4000bf64:	1affffed 	bne	4000bf20 <_svfiprintf_r+0xea0>
4000bf68:	e59d6010 	ldr	r6, [sp, #16]
4000bf6c:	eafffd1e 	b	4000b3ec <_svfiprintf_r+0x36c>
4000bf70:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000bf74:	e5d73000 	ldrb	r3, [r7]
4000bf78:	eafffc85 	b	4000b194 <_svfiprintf_r+0x114>
4000bf7c:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000bf80:	e59d1018 	ldr	r1, [sp, #24]
4000bf84:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bf88:	ebfffbd1 	bl	4000aed4 <__ssprint_r>
4000bf8c:	e3500000 	cmp	r0, #0
4000bf90:	1affff68 	bne	4000bd38 <_svfiprintf_r+0xcb8>
4000bf94:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bf98:	eaffff41 	b	4000bca4 <_svfiprintf_r+0xc24>
4000bf9c:	e2844030 	add	r4, r4, #48	; 0x30
4000bfa0:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000bfa4:	e28d907f 	add	r9, sp, #127	; 0x7f
4000bfa8:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000bfac:	eafffd10 	b	4000b3f4 <_svfiprintf_r+0x374>
4000bfb0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bfb4:	e59c4000 	ldr	r4, [ip]
4000bfb8:	e28cc004 	add	ip, ip, #4
4000bfbc:	e3a03001 	mov	r3, #1
4000bfc0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000bfc4:	e3a05000 	mov	r5, #0
4000bfc8:	eafffce6 	b	4000b368 <_svfiprintf_r+0x2e8>
4000bfcc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bfd0:	e59c4000 	ldr	r4, [ip]
4000bfd4:	e28cc004 	add	ip, ip, #4
4000bfd8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000bfdc:	e3a05000 	mov	r5, #0
4000bfe0:	eafffd9d 	b	4000b65c <_svfiprintf_r+0x5dc>
4000bfe4:	e59dc008 	ldr	ip, [sp, #8]
4000bfe8:	e21c3040 	ands	r3, ip, #64	; 0x40
4000bfec:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000bff0:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000bff4:	11d540b0 	ldrhne	r4, [r5]
4000bff8:	059c4000 	ldreq	r4, [ip]
4000bffc:	12855004 	addne	r5, r5, #4
4000c000:	028cc004 	addeq	ip, ip, #4
4000c004:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000c008:	11a03002 	movne	r3, r2
4000c00c:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000c010:	e3a05000 	mov	r5, #0
4000c014:	eafffcd3 	b	4000b368 <_svfiprintf_r+0x2e8>
4000c018:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c01c:	e5954000 	ldr	r4, [r5]
4000c020:	eafffe33 	b	4000b8f4 <_svfiprintf_r+0x874>
4000c024:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c028:	e59d4020 	ldr	r4, [sp, #32]
4000c02c:	e5951000 	ldr	r1, [r5]
4000c030:	e1a05fc4 	asr	r5, r4, #31
4000c034:	e1a03005 	mov	r3, r5
4000c038:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c03c:	e1a02004 	mov	r2, r4
4000c040:	e2855004 	add	r5, r5, #4
4000c044:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c048:	e881000c 	stm	r1, {r2, r3}
4000c04c:	eafffc28 	b	4000b0f4 <_svfiprintf_r+0x74>
4000c050:	e58db00c 	str	fp, [sp, #12]
4000c054:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c058:	ebffe66b 	bl	40005a0c <strlen>
4000c05c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c060:	e1a04000 	mov	r4, r0
4000c064:	eafffce2 	b	4000b3f4 <_svfiprintf_r+0x374>
4000c068:	e59dc008 	ldr	ip, [sp, #8]
4000c06c:	e31c0040 	tst	ip, #64	; 0x40
4000c070:	0a000015 	beq	4000c0cc <_svfiprintf_r+0x104c>
4000c074:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c078:	e59d5020 	ldr	r5, [sp, #32]
4000c07c:	e5943000 	ldr	r3, [r4]
4000c080:	e2844004 	add	r4, r4, #4
4000c084:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c088:	e1c350b0 	strh	r5, [r3]
4000c08c:	eafffc18 	b	4000b0f4 <_svfiprintf_r+0x74>
4000c090:	400168f0 	strdmi	r6, [r1], -r0
4000c094:	40016b30 	andmi	r6, r1, r0, lsr fp
4000c098:	40016b1c 	andmi	r6, r1, ip, lsl fp
4000c09c:	40016900 	andmi	r6, r1, r0, lsl #18
4000c0a0:	40016b44 	andmi	r6, r1, r4, asr #22
4000c0a4:	e3a01040 	mov	r1, #64	; 0x40
4000c0a8:	ebfff538 	bl	40009590 <_malloc_r>
4000c0ac:	e3500000 	cmp	r0, #0
4000c0b0:	e5840000 	str	r0, [r4]
4000c0b4:	e5840010 	str	r0, [r4, #16]
4000c0b8:	0a000023 	beq	4000c14c <_svfiprintf_r+0x10cc>
4000c0bc:	e59dc018 	ldr	ip, [sp, #24]
4000c0c0:	e3a03040 	mov	r3, #64	; 0x40
4000c0c4:	e58c3014 	str	r3, [ip, #20]
4000c0c8:	eafffbf9 	b	4000b0b4 <_svfiprintf_r+0x34>
4000c0cc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c0d0:	e59d4020 	ldr	r4, [sp, #32]
4000c0d4:	e59c3000 	ldr	r3, [ip]
4000c0d8:	e28cc004 	add	ip, ip, #4
4000c0dc:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c0e0:	e5834000 	str	r4, [r3]
4000c0e4:	eafffc02 	b	4000b0f4 <_svfiprintf_r+0x74>
4000c0e8:	e59d400c 	ldr	r4, [sp, #12]
4000c0ec:	e3540006 	cmp	r4, #6
4000c0f0:	23a04006 	movcs	r4, #6
4000c0f4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c0f8:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000c0fc:	e58d5010 	str	r5, [sp, #16]
4000c100:	e51f9068 	ldr	r9, [pc, #-104]	; 4000c0a0 <_svfiprintf_r+0x1020>
4000c104:	eafffd75 	b	4000b6e0 <_svfiprintf_r+0x660>
4000c108:	e59d400c 	ldr	r4, [sp, #12]
4000c10c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c110:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c114:	e58d000c 	str	r0, [sp, #12]
4000c118:	eafffcb5 	b	4000b3f4 <_svfiprintf_r+0x374>
4000c11c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c120:	e5955000 	ldr	r5, [r5]
4000c124:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c128:	e3550000 	cmp	r5, #0
4000c12c:	e5d73001 	ldrb	r3, [r7, #1]
4000c130:	e28c2004 	add	r2, ip, #4
4000c134:	e1a07004 	mov	r7, r4
4000c138:	b3e04000 	mvnlt	r4, #0
4000c13c:	e58d500c 	str	r5, [sp, #12]
4000c140:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000c144:	b58d400c 	strlt	r4, [sp, #12]
4000c148:	eafffc11 	b	4000b194 <_svfiprintf_r+0x114>
4000c14c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000c150:	e3a0300c 	mov	r3, #12
4000c154:	e5853000 	str	r3, [r5]
4000c158:	e3e00000 	mvn	r0, #0
4000c15c:	eafffefa 	b	4000bd4c <_svfiprintf_r+0xccc>

4000c160 <_calloc_r>:
4000c160:	e92d4010 	push	{r4, lr}
4000c164:	e0010192 	mul	r1, r2, r1
4000c168:	ebfff508 	bl	40009590 <_malloc_r>
4000c16c:	e2504000 	subs	r4, r0, #0
4000c170:	0a00000b 	beq	4000c1a4 <_calloc_r+0x44>
4000c174:	e5142004 	ldr	r2, [r4, #-4]
4000c178:	e3c22003 	bic	r2, r2, #3
4000c17c:	e2422004 	sub	r2, r2, #4
4000c180:	e3520024 	cmp	r2, #36	; 0x24
4000c184:	8a000017 	bhi	4000c1e8 <_calloc_r+0x88>
4000c188:	e3520013 	cmp	r2, #19
4000c18c:	91a03004 	movls	r3, r4
4000c190:	8a000006 	bhi	4000c1b0 <_calloc_r+0x50>
4000c194:	e3a02000 	mov	r2, #0
4000c198:	e5832000 	str	r2, [r3]
4000c19c:	e5832004 	str	r2, [r3, #4]
4000c1a0:	e5832008 	str	r2, [r3, #8]
4000c1a4:	e1a00004 	mov	r0, r4
4000c1a8:	e8bd4010 	pop	{r4, lr}
4000c1ac:	e12fff1e 	bx	lr
4000c1b0:	e3a03000 	mov	r3, #0
4000c1b4:	e352001b 	cmp	r2, #27
4000c1b8:	e5843000 	str	r3, [r4]
4000c1bc:	e5843004 	str	r3, [r4, #4]
4000c1c0:	92843008 	addls	r3, r4, #8
4000c1c4:	9afffff2 	bls	4000c194 <_calloc_r+0x34>
4000c1c8:	e3520024 	cmp	r2, #36	; 0x24
4000c1cc:	e5843008 	str	r3, [r4, #8]
4000c1d0:	e584300c 	str	r3, [r4, #12]
4000c1d4:	05843010 	streq	r3, [r4, #16]
4000c1d8:	05843014 	streq	r3, [r4, #20]
4000c1dc:	12843010 	addne	r3, r4, #16
4000c1e0:	02843018 	addeq	r3, r4, #24
4000c1e4:	eaffffea 	b	4000c194 <_calloc_r+0x34>
4000c1e8:	e3a01000 	mov	r1, #0
4000c1ec:	eb00012a 	bl	4000c69c <memset>
4000c1f0:	e1a00004 	mov	r0, r4
4000c1f4:	e8bd4010 	pop	{r4, lr}
4000c1f8:	e12fff1e 	bx	lr

4000c1fc <_malloc_trim_r>:
4000c1fc:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c200:	e59f50e8 	ldr	r5, [pc, #232]	; 4000c2f0 <_malloc_trim_r+0xf4>
4000c204:	e1a07001 	mov	r7, r1
4000c208:	e1a04000 	mov	r4, r0
4000c20c:	ebfff72b 	bl	40009ec0 <__malloc_lock>
4000c210:	e5953008 	ldr	r3, [r5, #8]
4000c214:	e5936004 	ldr	r6, [r3, #4]
4000c218:	e3c66003 	bic	r6, r6, #3
4000c21c:	e0677006 	rsb	r7, r7, r6
4000c220:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000c224:	e287700f 	add	r7, r7, #15
4000c228:	e1a07627 	lsr	r7, r7, #12
4000c22c:	e2477001 	sub	r7, r7, #1
4000c230:	e1a07607 	lsl	r7, r7, #12
4000c234:	e3570a01 	cmp	r7, #4096	; 0x1000
4000c238:	ba000006 	blt	4000c258 <_malloc_trim_r+0x5c>
4000c23c:	e1a00004 	mov	r0, r4
4000c240:	e3a01000 	mov	r1, #0
4000c244:	ebfffa85 	bl	4000ac60 <_sbrk_r>
4000c248:	e5953008 	ldr	r3, [r5, #8]
4000c24c:	e0833006 	add	r3, r3, r6
4000c250:	e1500003 	cmp	r0, r3
4000c254:	0a000004 	beq	4000c26c <_malloc_trim_r+0x70>
4000c258:	e1a00004 	mov	r0, r4
4000c25c:	ebfff718 	bl	40009ec4 <__malloc_unlock>
4000c260:	e3a00000 	mov	r0, #0
4000c264:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c268:	e12fff1e 	bx	lr
4000c26c:	e1a00004 	mov	r0, r4
4000c270:	e2671000 	rsb	r1, r7, #0
4000c274:	ebfffa79 	bl	4000ac60 <_sbrk_r>
4000c278:	e3700001 	cmn	r0, #1
4000c27c:	0a00000c 	beq	4000c2b4 <_malloc_trim_r+0xb8>
4000c280:	e59f306c 	ldr	r3, [pc, #108]	; 4000c2f4 <_malloc_trim_r+0xf8>
4000c284:	e5951008 	ldr	r1, [r5, #8]
4000c288:	e5932000 	ldr	r2, [r3]
4000c28c:	e0676006 	rsb	r6, r7, r6
4000c290:	e3866001 	orr	r6, r6, #1
4000c294:	e1a00004 	mov	r0, r4
4000c298:	e0677002 	rsb	r7, r7, r2
4000c29c:	e5816004 	str	r6, [r1, #4]
4000c2a0:	e5837000 	str	r7, [r3]
4000c2a4:	ebfff706 	bl	40009ec4 <__malloc_unlock>
4000c2a8:	e3a00001 	mov	r0, #1
4000c2ac:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c2b0:	e12fff1e 	bx	lr
4000c2b4:	e1a00004 	mov	r0, r4
4000c2b8:	e3a01000 	mov	r1, #0
4000c2bc:	ebfffa67 	bl	4000ac60 <_sbrk_r>
4000c2c0:	e5953008 	ldr	r3, [r5, #8]
4000c2c4:	e0632000 	rsb	r2, r3, r0
4000c2c8:	e352000f 	cmp	r2, #15
4000c2cc:	daffffe1 	ble	4000c258 <_malloc_trim_r+0x5c>
4000c2d0:	e59f1020 	ldr	r1, [pc, #32]	; 4000c2f8 <_malloc_trim_r+0xfc>
4000c2d4:	e591c000 	ldr	ip, [r1]
4000c2d8:	e59f1014 	ldr	r1, [pc, #20]	; 4000c2f4 <_malloc_trim_r+0xf8>
4000c2dc:	e3822001 	orr	r2, r2, #1
4000c2e0:	e06c0000 	rsb	r0, ip, r0
4000c2e4:	e5832004 	str	r2, [r3, #4]
4000c2e8:	e5810000 	str	r0, [r1]
4000c2ec:	eaffffd9 	b	4000c258 <_malloc_trim_r+0x5c>
4000c2f0:	400172ec 	andmi	r7, r1, ip, ror #5
4000c2f4:	400177e8 	andmi	r7, r1, r8, ror #15
4000c2f8:	400176f4 	strdmi	r7, [r1], -r4

4000c2fc <_free_r>:
4000c2fc:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c300:	e2514000 	subs	r4, r1, #0
4000c304:	e1a06000 	mov	r6, r0
4000c308:	0a000046 	beq	4000c428 <_free_r+0x12c>
4000c30c:	ebfff6eb 	bl	40009ec0 <__malloc_lock>
4000c310:	e514e004 	ldr	lr, [r4, #-4]
4000c314:	e59f1238 	ldr	r1, [pc, #568]	; 4000c554 <_free_r+0x258>
4000c318:	e3ce3001 	bic	r3, lr, #1
4000c31c:	e244c008 	sub	ip, r4, #8
4000c320:	e08c2003 	add	r2, ip, r3
4000c324:	e5910008 	ldr	r0, [r1, #8]
4000c328:	e5925004 	ldr	r5, [r2, #4]
4000c32c:	e1500002 	cmp	r0, r2
4000c330:	e3c55003 	bic	r5, r5, #3
4000c334:	0a00004a 	beq	4000c464 <_free_r+0x168>
4000c338:	e21ee001 	ands	lr, lr, #1
4000c33c:	e5825004 	str	r5, [r2, #4]
4000c340:	13a0e000 	movne	lr, #0
4000c344:	1a000009 	bne	4000c370 <_free_r+0x74>
4000c348:	e5144008 	ldr	r4, [r4, #-8]
4000c34c:	e064c00c 	rsb	ip, r4, ip
4000c350:	e59c0008 	ldr	r0, [ip, #8]
4000c354:	e2817008 	add	r7, r1, #8
4000c358:	e1500007 	cmp	r0, r7
4000c35c:	e0833004 	add	r3, r3, r4
4000c360:	159c400c 	ldrne	r4, [ip, #12]
4000c364:	1580400c 	strne	r4, [r0, #12]
4000c368:	15840008 	strne	r0, [r4, #8]
4000c36c:	03a0e001 	moveq	lr, #1
4000c370:	e0820005 	add	r0, r2, r5
4000c374:	e5900004 	ldr	r0, [r0, #4]
4000c378:	e3100001 	tst	r0, #1
4000c37c:	1a000009 	bne	4000c3a8 <_free_r+0xac>
4000c380:	e35e0000 	cmp	lr, #0
4000c384:	e5920008 	ldr	r0, [r2, #8]
4000c388:	e0833005 	add	r3, r3, r5
4000c38c:	1a000002 	bne	4000c39c <_free_r+0xa0>
4000c390:	e59f41c0 	ldr	r4, [pc, #448]	; 4000c558 <_free_r+0x25c>
4000c394:	e1500004 	cmp	r0, r4
4000c398:	0a000047 	beq	4000c4bc <_free_r+0x1c0>
4000c39c:	e592200c 	ldr	r2, [r2, #12]
4000c3a0:	e580200c 	str	r2, [r0, #12]
4000c3a4:	e5820008 	str	r0, [r2, #8]
4000c3a8:	e3832001 	orr	r2, r3, #1
4000c3ac:	e35e0000 	cmp	lr, #0
4000c3b0:	e58c2004 	str	r2, [ip, #4]
4000c3b4:	e78c3003 	str	r3, [ip, r3]
4000c3b8:	1a000018 	bne	4000c420 <_free_r+0x124>
4000c3bc:	e3530c02 	cmp	r3, #512	; 0x200
4000c3c0:	3a00001a 	bcc	4000c430 <_free_r+0x134>
4000c3c4:	e1a024a3 	lsr	r2, r3, #9
4000c3c8:	e3520004 	cmp	r2, #4
4000c3cc:	8a000042 	bhi	4000c4dc <_free_r+0x1e0>
4000c3d0:	e1a0e323 	lsr	lr, r3, #6
4000c3d4:	e28ee038 	add	lr, lr, #56	; 0x38
4000c3d8:	e1a0008e 	lsl	r0, lr, #1
4000c3dc:	e0810100 	add	r0, r1, r0, lsl #2
4000c3e0:	e5902008 	ldr	r2, [r0, #8]
4000c3e4:	e1520000 	cmp	r2, r0
4000c3e8:	e59f1164 	ldr	r1, [pc, #356]	; 4000c554 <_free_r+0x258>
4000c3ec:	0a000044 	beq	4000c504 <_free_r+0x208>
4000c3f0:	e5921004 	ldr	r1, [r2, #4]
4000c3f4:	e3c11003 	bic	r1, r1, #3
4000c3f8:	e1530001 	cmp	r3, r1
4000c3fc:	2a000002 	bcs	4000c40c <_free_r+0x110>
4000c400:	e5922008 	ldr	r2, [r2, #8]
4000c404:	e1500002 	cmp	r0, r2
4000c408:	1afffff8 	bne	4000c3f0 <_free_r+0xf4>
4000c40c:	e592300c 	ldr	r3, [r2, #12]
4000c410:	e58c300c 	str	r3, [ip, #12]
4000c414:	e58c2008 	str	r2, [ip, #8]
4000c418:	e583c008 	str	ip, [r3, #8]
4000c41c:	e582c00c 	str	ip, [r2, #12]
4000c420:	e1a00006 	mov	r0, r6
4000c424:	ebfff6a6 	bl	40009ec4 <__malloc_unlock>
4000c428:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c42c:	e12fff1e 	bx	lr
4000c430:	e5912004 	ldr	r2, [r1, #4]
4000c434:	e1a031a3 	lsr	r3, r3, #3
4000c438:	e1a00143 	asr	r0, r3, #2
4000c43c:	e3a0e001 	mov	lr, #1
4000c440:	e182001e 	orr	r0, r2, lr, lsl r0
4000c444:	e0813183 	add	r3, r1, r3, lsl #3
4000c448:	e5932008 	ldr	r2, [r3, #8]
4000c44c:	e5810004 	str	r0, [r1, #4]
4000c450:	e58c2008 	str	r2, [ip, #8]
4000c454:	e58c300c 	str	r3, [ip, #12]
4000c458:	e583c008 	str	ip, [r3, #8]
4000c45c:	e582c00c 	str	ip, [r2, #12]
4000c460:	eaffffee 	b	4000c420 <_free_r+0x124>
4000c464:	e31e0001 	tst	lr, #1
4000c468:	e0853003 	add	r3, r5, r3
4000c46c:	1a000006 	bne	4000c48c <_free_r+0x190>
4000c470:	e5142008 	ldr	r2, [r4, #-8]
4000c474:	e062c00c 	rsb	ip, r2, ip
4000c478:	e59c000c 	ldr	r0, [ip, #12]
4000c47c:	e59ce008 	ldr	lr, [ip, #8]
4000c480:	e58e000c 	str	r0, [lr, #12]
4000c484:	e580e008 	str	lr, [r0, #8]
4000c488:	e0833002 	add	r3, r3, r2
4000c48c:	e59f20c8 	ldr	r2, [pc, #200]	; 4000c55c <_free_r+0x260>
4000c490:	e5920000 	ldr	r0, [r2]
4000c494:	e3832001 	orr	r2, r3, #1
4000c498:	e1530000 	cmp	r3, r0
4000c49c:	e58c2004 	str	r2, [ip, #4]
4000c4a0:	e581c008 	str	ip, [r1, #8]
4000c4a4:	3affffdd 	bcc	4000c420 <_free_r+0x124>
4000c4a8:	e59f30b0 	ldr	r3, [pc, #176]	; 4000c560 <_free_r+0x264>
4000c4ac:	e1a00006 	mov	r0, r6
4000c4b0:	e5931000 	ldr	r1, [r3]
4000c4b4:	ebffff50 	bl	4000c1fc <_malloc_trim_r>
4000c4b8:	eaffffd8 	b	4000c420 <_free_r+0x124>
4000c4bc:	e3832001 	orr	r2, r3, #1
4000c4c0:	e581c014 	str	ip, [r1, #20]
4000c4c4:	e581c010 	str	ip, [r1, #16]
4000c4c8:	e58c000c 	str	r0, [ip, #12]
4000c4cc:	e58c0008 	str	r0, [ip, #8]
4000c4d0:	e58c2004 	str	r2, [ip, #4]
4000c4d4:	e78c3003 	str	r3, [ip, r3]
4000c4d8:	eaffffd0 	b	4000c420 <_free_r+0x124>
4000c4dc:	e3520014 	cmp	r2, #20
4000c4e0:	9282e05b 	addls	lr, r2, #91	; 0x5b
4000c4e4:	91a0008e 	lslls	r0, lr, #1
4000c4e8:	9affffbb 	bls	4000c3dc <_free_r+0xe0>
4000c4ec:	e3520054 	cmp	r2, #84	; 0x54
4000c4f0:	8a00000a 	bhi	4000c520 <_free_r+0x224>
4000c4f4:	e1a0e623 	lsr	lr, r3, #12
4000c4f8:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000c4fc:	e1a0008e 	lsl	r0, lr, #1
4000c500:	eaffffb5 	b	4000c3dc <_free_r+0xe0>
4000c504:	e5913004 	ldr	r3, [r1, #4]
4000c508:	e1a0e14e 	asr	lr, lr, #2
4000c50c:	e3a00001 	mov	r0, #1
4000c510:	e1830e10 	orr	r0, r3, r0, lsl lr
4000c514:	e1a03002 	mov	r3, r2
4000c518:	e5810004 	str	r0, [r1, #4]
4000c51c:	eaffffbb 	b	4000c410 <_free_r+0x114>
4000c520:	e3520f55 	cmp	r2, #340	; 0x154
4000c524:	91a0e7a3 	lsrls	lr, r3, #15
4000c528:	928ee077 	addls	lr, lr, #119	; 0x77
4000c52c:	91a0008e 	lslls	r0, lr, #1
4000c530:	9affffa9 	bls	4000c3dc <_free_r+0xe0>
4000c534:	e59f0028 	ldr	r0, [pc, #40]	; 4000c564 <_free_r+0x268>
4000c538:	e1520000 	cmp	r2, r0
4000c53c:	91a0e923 	lsrls	lr, r3, #18
4000c540:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000c544:	91a0008e 	lslls	r0, lr, #1
4000c548:	83a000fc 	movhi	r0, #252	; 0xfc
4000c54c:	83a0e07e 	movhi	lr, #126	; 0x7e
4000c550:	eaffffa1 	b	4000c3dc <_free_r+0xe0>
4000c554:	400172ec 	andmi	r7, r1, ip, ror #5
4000c558:	400172f4 	strdmi	r7, [r1], -r4
4000c55c:	400176f8 	strdmi	r7, [r1], -r8
4000c560:	400177e4 	andmi	r7, r1, r4, ror #15
4000c564:	00000554 	andeq	r0, r0, r4, asr r5

4000c568 <memmove>:
4000c568:	e1500001 	cmp	r0, r1
4000c56c:	e92d00f0 	push	{r4, r5, r6, r7}
4000c570:	9a00000e 	bls	4000c5b0 <memmove+0x48>
4000c574:	e081c002 	add	ip, r1, r2
4000c578:	e150000c 	cmp	r0, ip
4000c57c:	2a00000b 	bcs	4000c5b0 <memmove+0x48>
4000c580:	e3520000 	cmp	r2, #0
4000c584:	e0803002 	add	r3, r0, r2
4000c588:	e2422001 	sub	r2, r2, #1
4000c58c:	0a000005 	beq	4000c5a8 <memmove+0x40>
4000c590:	e1a0100c 	mov	r1, ip
4000c594:	e2422001 	sub	r2, r2, #1
4000c598:	e571c001 	ldrb	ip, [r1, #-1]!
4000c59c:	e3720001 	cmn	r2, #1
4000c5a0:	e563c001 	strb	ip, [r3, #-1]!
4000c5a4:	1afffffa 	bne	4000c594 <memmove+0x2c>
4000c5a8:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c5ac:	e12fff1e 	bx	lr
4000c5b0:	e352000f 	cmp	r2, #15
4000c5b4:	8a000009 	bhi	4000c5e0 <memmove+0x78>
4000c5b8:	e1a03000 	mov	r3, r0
4000c5bc:	e3520000 	cmp	r2, #0
4000c5c0:	0afffff8 	beq	4000c5a8 <memmove+0x40>
4000c5c4:	e0832002 	add	r2, r3, r2
4000c5c8:	e4d1c001 	ldrb	ip, [r1], #1
4000c5cc:	e4c3c001 	strb	ip, [r3], #1
4000c5d0:	e1530002 	cmp	r3, r2
4000c5d4:	1afffffb 	bne	4000c5c8 <memmove+0x60>
4000c5d8:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c5dc:	e12fff1e 	bx	lr
4000c5e0:	e1803001 	orr	r3, r0, r1
4000c5e4:	e3130003 	tst	r3, #3
4000c5e8:	1a000027 	bne	4000c68c <memmove+0x124>
4000c5ec:	e2426010 	sub	r6, r2, #16
4000c5f0:	e1a06226 	lsr	r6, r6, #4
4000c5f4:	e0805206 	add	r5, r0, r6, lsl #4
4000c5f8:	e2855010 	add	r5, r5, #16
4000c5fc:	e1a0c001 	mov	ip, r1
4000c600:	e1a03000 	mov	r3, r0
4000c604:	e59c4000 	ldr	r4, [ip]
4000c608:	e5834000 	str	r4, [r3]
4000c60c:	e59c4004 	ldr	r4, [ip, #4]
4000c610:	e5834004 	str	r4, [r3, #4]
4000c614:	e59c4008 	ldr	r4, [ip, #8]
4000c618:	e5834008 	str	r4, [r3, #8]
4000c61c:	e59c400c 	ldr	r4, [ip, #12]
4000c620:	e2833010 	add	r3, r3, #16
4000c624:	e5034004 	str	r4, [r3, #-4]
4000c628:	e1530005 	cmp	r3, r5
4000c62c:	e28cc010 	add	ip, ip, #16
4000c630:	1afffff3 	bne	4000c604 <memmove+0x9c>
4000c634:	e2863001 	add	r3, r6, #1
4000c638:	e202700f 	and	r7, r2, #15
4000c63c:	e1a03203 	lsl	r3, r3, #4
4000c640:	e3570003 	cmp	r7, #3
4000c644:	e0811003 	add	r1, r1, r3
4000c648:	e0803003 	add	r3, r0, r3
4000c64c:	9a000010 	bls	4000c694 <memmove+0x12c>
4000c650:	e1a05001 	mov	r5, r1
4000c654:	e1a04003 	mov	r4, r3
4000c658:	e1a0c007 	mov	ip, r7
4000c65c:	e24cc004 	sub	ip, ip, #4
4000c660:	e4956004 	ldr	r6, [r5], #4
4000c664:	e35c0003 	cmp	ip, #3
4000c668:	e4846004 	str	r6, [r4], #4
4000c66c:	8afffffa 	bhi	4000c65c <memmove+0xf4>
4000c670:	e247c004 	sub	ip, r7, #4
4000c674:	e3ccc003 	bic	ip, ip, #3
4000c678:	e28cc004 	add	ip, ip, #4
4000c67c:	e083300c 	add	r3, r3, ip
4000c680:	e081100c 	add	r1, r1, ip
4000c684:	e2022003 	and	r2, r2, #3
4000c688:	eaffffcb 	b	4000c5bc <memmove+0x54>
4000c68c:	e1a03000 	mov	r3, r0
4000c690:	eaffffcb 	b	4000c5c4 <memmove+0x5c>
4000c694:	e1a02007 	mov	r2, r7
4000c698:	eaffffc7 	b	4000c5bc <memmove+0x54>

4000c69c <memset>:
4000c69c:	e3100003 	tst	r0, #3
4000c6a0:	e92d0070 	push	{r4, r5, r6}
4000c6a4:	0a000037 	beq	4000c788 <memset+0xec>
4000c6a8:	e3520000 	cmp	r2, #0
4000c6ac:	e2422001 	sub	r2, r2, #1
4000c6b0:	0a000032 	beq	4000c780 <memset+0xe4>
4000c6b4:	e201c0ff 	and	ip, r1, #255	; 0xff
4000c6b8:	e1a03000 	mov	r3, r0
4000c6bc:	ea000002 	b	4000c6cc <memset+0x30>
4000c6c0:	e3520000 	cmp	r2, #0
4000c6c4:	e2422001 	sub	r2, r2, #1
4000c6c8:	0a00002c 	beq	4000c780 <memset+0xe4>
4000c6cc:	e4c3c001 	strb	ip, [r3], #1
4000c6d0:	e3130003 	tst	r3, #3
4000c6d4:	1afffff9 	bne	4000c6c0 <memset+0x24>
4000c6d8:	e3520003 	cmp	r2, #3
4000c6dc:	9a000020 	bls	4000c764 <memset+0xc8>
4000c6e0:	e20140ff 	and	r4, r1, #255	; 0xff
4000c6e4:	e1844404 	orr	r4, r4, r4, lsl #8
4000c6e8:	e352000f 	cmp	r2, #15
4000c6ec:	e1844804 	orr	r4, r4, r4, lsl #16
4000c6f0:	9a000010 	bls	4000c738 <memset+0x9c>
4000c6f4:	e2426010 	sub	r6, r2, #16
4000c6f8:	e1a06226 	lsr	r6, r6, #4
4000c6fc:	e2835010 	add	r5, r3, #16
4000c700:	e0855206 	add	r5, r5, r6, lsl #4
4000c704:	e1a0c003 	mov	ip, r3
4000c708:	e58c4000 	str	r4, [ip]
4000c70c:	e58c4004 	str	r4, [ip, #4]
4000c710:	e58c4008 	str	r4, [ip, #8]
4000c714:	e58c400c 	str	r4, [ip, #12]
4000c718:	e28cc010 	add	ip, ip, #16
4000c71c:	e15c0005 	cmp	ip, r5
4000c720:	1afffff8 	bne	4000c708 <memset+0x6c>
4000c724:	e202200f 	and	r2, r2, #15
4000c728:	e2866001 	add	r6, r6, #1
4000c72c:	e3520003 	cmp	r2, #3
4000c730:	e0833206 	add	r3, r3, r6, lsl #4
4000c734:	9a00000a 	bls	4000c764 <memset+0xc8>
4000c738:	e1a05003 	mov	r5, r3
4000c73c:	e1a0c002 	mov	ip, r2
4000c740:	e24cc004 	sub	ip, ip, #4
4000c744:	e35c0003 	cmp	ip, #3
4000c748:	e4854004 	str	r4, [r5], #4
4000c74c:	8afffffb 	bhi	4000c740 <memset+0xa4>
4000c750:	e242c004 	sub	ip, r2, #4
4000c754:	e3ccc003 	bic	ip, ip, #3
4000c758:	e28cc004 	add	ip, ip, #4
4000c75c:	e083300c 	add	r3, r3, ip
4000c760:	e2022003 	and	r2, r2, #3
4000c764:	e3520000 	cmp	r2, #0
4000c768:	120110ff 	andne	r1, r1, #255	; 0xff
4000c76c:	10832002 	addne	r2, r3, r2
4000c770:	0a000002 	beq	4000c780 <memset+0xe4>
4000c774:	e4c31001 	strb	r1, [r3], #1
4000c778:	e1530002 	cmp	r3, r2
4000c77c:	1afffffc 	bne	4000c774 <memset+0xd8>
4000c780:	e8bd0070 	pop	{r4, r5, r6}
4000c784:	e12fff1e 	bx	lr
4000c788:	e1a03000 	mov	r3, r0
4000c78c:	eaffffd1 	b	4000c6d8 <memset+0x3c>

4000c790 <_realloc_r>:
4000c790:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c794:	e2514000 	subs	r4, r1, #0
4000c798:	e24dd00c 	sub	sp, sp, #12
4000c79c:	e1a08002 	mov	r8, r2
4000c7a0:	e1a09000 	mov	r9, r0
4000c7a4:	0a0000d1 	beq	4000caf0 <_realloc_r+0x360>
4000c7a8:	ebfff5c4 	bl	40009ec0 <__malloc_lock>
4000c7ac:	e288600b 	add	r6, r8, #11
4000c7b0:	e3560016 	cmp	r6, #22
4000c7b4:	83c66007 	bichi	r6, r6, #7
4000c7b8:	93a02010 	movls	r2, #16
4000c7bc:	81a00fa6 	lsrhi	r0, r6, #31
4000c7c0:	91a06002 	movls	r6, r2
4000c7c4:	93a00000 	movls	r0, #0
4000c7c8:	e5143004 	ldr	r3, [r4, #-4]
4000c7cc:	81a02006 	movhi	r2, r6
4000c7d0:	e1560008 	cmp	r6, r8
4000c7d4:	33800001 	orrcc	r0, r0, #1
4000c7d8:	e3500000 	cmp	r0, #0
4000c7dc:	e3c35003 	bic	r5, r3, #3
4000c7e0:	13a0300c 	movne	r3, #12
4000c7e4:	e2447008 	sub	r7, r4, #8
4000c7e8:	15893000 	strne	r3, [r9]
4000c7ec:	13a00000 	movne	r0, #0
4000c7f0:	1a000056 	bne	4000c950 <_realloc_r+0x1c0>
4000c7f4:	e1550002 	cmp	r5, r2
4000c7f8:	aa000047 	bge	4000c91c <_realloc_r+0x18c>
4000c7fc:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000ccf8 <_realloc_r+0x568>
4000c800:	e59ac008 	ldr	ip, [sl, #8]
4000c804:	e0871005 	add	r1, r7, r5
4000c808:	e15c0001 	cmp	ip, r1
4000c80c:	0a0000bc 	beq	4000cb04 <_realloc_r+0x374>
4000c810:	e591e004 	ldr	lr, [r1, #4]
4000c814:	e3ceb001 	bic	fp, lr, #1
4000c818:	e081b00b 	add	fp, r1, fp
4000c81c:	e59bb004 	ldr	fp, [fp, #4]
4000c820:	e31b0001 	tst	fp, #1
4000c824:	11a01000 	movne	r1, r0
4000c828:	0a000058 	beq	4000c990 <_realloc_r+0x200>
4000c82c:	e3130001 	tst	r3, #1
4000c830:	1a00008d 	bne	4000ca6c <_realloc_r+0x2dc>
4000c834:	e514b008 	ldr	fp, [r4, #-8]
4000c838:	e06bb007 	rsb	fp, fp, r7
4000c83c:	e59b3004 	ldr	r3, [fp, #4]
4000c840:	e3510000 	cmp	r1, #0
4000c844:	e3c33003 	bic	r3, r3, #3
4000c848:	e0833005 	add	r3, r3, r5
4000c84c:	0a000059 	beq	4000c9b8 <_realloc_r+0x228>
4000c850:	e151000c 	cmp	r1, ip
4000c854:	e080c003 	add	ip, r0, r3
4000c858:	0a0000de 	beq	4000cbd8 <_realloc_r+0x448>
4000c85c:	e15c0002 	cmp	ip, r2
4000c860:	ba000054 	blt	4000c9b8 <_realloc_r+0x228>
4000c864:	e2812008 	add	r2, r1, #8
4000c868:	e892000c 	ldm	r2, {r2, r3}
4000c86c:	e582300c 	str	r3, [r2, #12]
4000c870:	e5832008 	str	r2, [r3, #8]
4000c874:	e1a0700b 	mov	r7, fp
4000c878:	e59b300c 	ldr	r3, [fp, #12]
4000c87c:	e5b71008 	ldr	r1, [r7, #8]!
4000c880:	e2452004 	sub	r2, r5, #4
4000c884:	e3520024 	cmp	r2, #36	; 0x24
4000c888:	e581300c 	str	r3, [r1, #12]
4000c88c:	e5831008 	str	r1, [r3, #8]
4000c890:	8a00010a 	bhi	4000ccc0 <_realloc_r+0x530>
4000c894:	e3520013 	cmp	r2, #19
4000c898:	91a03007 	movls	r3, r7
4000c89c:	9a000014 	bls	4000c8f4 <_realloc_r+0x164>
4000c8a0:	e5943000 	ldr	r3, [r4]
4000c8a4:	e58b3008 	str	r3, [fp, #8]
4000c8a8:	e5943004 	ldr	r3, [r4, #4]
4000c8ac:	e352001b 	cmp	r2, #27
4000c8b0:	e58b300c 	str	r3, [fp, #12]
4000c8b4:	92844008 	addls	r4, r4, #8
4000c8b8:	928b3010 	addls	r3, fp, #16
4000c8bc:	9a00000c 	bls	4000c8f4 <_realloc_r+0x164>
4000c8c0:	e5943008 	ldr	r3, [r4, #8]
4000c8c4:	e58b3010 	str	r3, [fp, #16]
4000c8c8:	e594300c 	ldr	r3, [r4, #12]
4000c8cc:	e58b3014 	str	r3, [fp, #20]
4000c8d0:	e3520024 	cmp	r2, #36	; 0x24
4000c8d4:	05943010 	ldreq	r3, [r4, #16]
4000c8d8:	058b3018 	streq	r3, [fp, #24]
4000c8dc:	05942014 	ldreq	r2, [r4, #20]
4000c8e0:	058b201c 	streq	r2, [fp, #28]
4000c8e4:	12844010 	addne	r4, r4, #16
4000c8e8:	128b3018 	addne	r3, fp, #24
4000c8ec:	028b3020 	addeq	r3, fp, #32
4000c8f0:	02844018 	addeq	r4, r4, #24
4000c8f4:	e5942000 	ldr	r2, [r4]
4000c8f8:	e5832000 	str	r2, [r3]
4000c8fc:	e5942004 	ldr	r2, [r4, #4]
4000c900:	e5832004 	str	r2, [r3, #4]
4000c904:	e5942008 	ldr	r2, [r4, #8]
4000c908:	e5832008 	str	r2, [r3, #8]
4000c90c:	e59b3004 	ldr	r3, [fp, #4]
4000c910:	e1a04007 	mov	r4, r7
4000c914:	e1a0500c 	mov	r5, ip
4000c918:	e1a0700b 	mov	r7, fp
4000c91c:	e0662005 	rsb	r2, r6, r5
4000c920:	e352000f 	cmp	r2, #15
4000c924:	e2033001 	and	r3, r3, #1
4000c928:	8a00000b 	bhi	4000c95c <_realloc_r+0x1cc>
4000c92c:	e1833005 	orr	r3, r3, r5
4000c930:	e5873004 	str	r3, [r7, #4]
4000c934:	e0875005 	add	r5, r7, r5
4000c938:	e5953004 	ldr	r3, [r5, #4]
4000c93c:	e3833001 	orr	r3, r3, #1
4000c940:	e5853004 	str	r3, [r5, #4]
4000c944:	e1a00009 	mov	r0, r9
4000c948:	ebfff55d 	bl	40009ec4 <__malloc_unlock>
4000c94c:	e1a00004 	mov	r0, r4
4000c950:	e28dd00c 	add	sp, sp, #12
4000c954:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c958:	e12fff1e 	bx	lr
4000c95c:	e0871006 	add	r1, r7, r6
4000c960:	e1833006 	orr	r3, r3, r6
4000c964:	e3820001 	orr	r0, r2, #1
4000c968:	e5873004 	str	r3, [r7, #4]
4000c96c:	e5810004 	str	r0, [r1, #4]
4000c970:	e0812002 	add	r2, r1, r2
4000c974:	e5923004 	ldr	r3, [r2, #4]
4000c978:	e3833001 	orr	r3, r3, #1
4000c97c:	e2811008 	add	r1, r1, #8
4000c980:	e5823004 	str	r3, [r2, #4]
4000c984:	e1a00009 	mov	r0, r9
4000c988:	ebfffe5b 	bl	4000c2fc <_free_r>
4000c98c:	eaffffec 	b	4000c944 <_realloc_r+0x1b4>
4000c990:	e3ce0003 	bic	r0, lr, #3
4000c994:	e080e005 	add	lr, r0, r5
4000c998:	e15e0002 	cmp	lr, r2
4000c99c:	baffffa2 	blt	4000c82c <_realloc_r+0x9c>
4000c9a0:	e2811008 	add	r1, r1, #8
4000c9a4:	e8910006 	ldm	r1, {r1, r2}
4000c9a8:	e1a0500e 	mov	r5, lr
4000c9ac:	e581200c 	str	r2, [r1, #12]
4000c9b0:	e5821008 	str	r1, [r2, #8]
4000c9b4:	eaffffd8 	b	4000c91c <_realloc_r+0x18c>
4000c9b8:	e1530002 	cmp	r3, r2
4000c9bc:	ba00002a 	blt	4000ca6c <_realloc_r+0x2dc>
4000c9c0:	e1a0700b 	mov	r7, fp
4000c9c4:	e5b70008 	ldr	r0, [r7, #8]!
4000c9c8:	e59b100c 	ldr	r1, [fp, #12]
4000c9cc:	e2452004 	sub	r2, r5, #4
4000c9d0:	e3520024 	cmp	r2, #36	; 0x24
4000c9d4:	e580100c 	str	r1, [r0, #12]
4000c9d8:	e5810008 	str	r0, [r1, #8]
4000c9dc:	8a000072 	bhi	4000cbac <_realloc_r+0x41c>
4000c9e0:	e3520013 	cmp	r2, #19
4000c9e4:	91a02007 	movls	r2, r7
4000c9e8:	9a000014 	bls	4000ca40 <_realloc_r+0x2b0>
4000c9ec:	e5941000 	ldr	r1, [r4]
4000c9f0:	e58b1008 	str	r1, [fp, #8]
4000c9f4:	e5941004 	ldr	r1, [r4, #4]
4000c9f8:	e352001b 	cmp	r2, #27
4000c9fc:	e58b100c 	str	r1, [fp, #12]
4000ca00:	92844008 	addls	r4, r4, #8
4000ca04:	928b2010 	addls	r2, fp, #16
4000ca08:	9a00000c 	bls	4000ca40 <_realloc_r+0x2b0>
4000ca0c:	e5941008 	ldr	r1, [r4, #8]
4000ca10:	e58b1010 	str	r1, [fp, #16]
4000ca14:	e594100c 	ldr	r1, [r4, #12]
4000ca18:	e58b1014 	str	r1, [fp, #20]
4000ca1c:	e3520024 	cmp	r2, #36	; 0x24
4000ca20:	05942010 	ldreq	r2, [r4, #16]
4000ca24:	058b2018 	streq	r2, [fp, #24]
4000ca28:	05941014 	ldreq	r1, [r4, #20]
4000ca2c:	058b101c 	streq	r1, [fp, #28]
4000ca30:	12844010 	addne	r4, r4, #16
4000ca34:	128b2018 	addne	r2, fp, #24
4000ca38:	028b2020 	addeq	r2, fp, #32
4000ca3c:	02844018 	addeq	r4, r4, #24
4000ca40:	e5941000 	ldr	r1, [r4]
4000ca44:	e5821000 	str	r1, [r2]
4000ca48:	e5941004 	ldr	r1, [r4, #4]
4000ca4c:	e5821004 	str	r1, [r2, #4]
4000ca50:	e5941008 	ldr	r1, [r4, #8]
4000ca54:	e5821008 	str	r1, [r2, #8]
4000ca58:	e1a04007 	mov	r4, r7
4000ca5c:	e1a05003 	mov	r5, r3
4000ca60:	e1a0700b 	mov	r7, fp
4000ca64:	e59b3004 	ldr	r3, [fp, #4]
4000ca68:	eaffffab 	b	4000c91c <_realloc_r+0x18c>
4000ca6c:	e1a01008 	mov	r1, r8
4000ca70:	e1a00009 	mov	r0, r9
4000ca74:	ebfff2c5 	bl	40009590 <_malloc_r>
4000ca78:	e2508000 	subs	r8, r0, #0
4000ca7c:	0a000015 	beq	4000cad8 <_realloc_r+0x348>
4000ca80:	e5143004 	ldr	r3, [r4, #-4]
4000ca84:	e3c32001 	bic	r2, r3, #1
4000ca88:	e0872002 	add	r2, r7, r2
4000ca8c:	e2481008 	sub	r1, r8, #8
4000ca90:	e1510002 	cmp	r1, r2
4000ca94:	0a000085 	beq	4000ccb0 <_realloc_r+0x520>
4000ca98:	e2452004 	sub	r2, r5, #4
4000ca9c:	e3520024 	cmp	r2, #36	; 0x24
4000caa0:	8a000049 	bhi	4000cbcc <_realloc_r+0x43c>
4000caa4:	e3520013 	cmp	r2, #19
4000caa8:	91a03008 	movls	r3, r8
4000caac:	91a02004 	movls	r2, r4
4000cab0:	8a000027 	bhi	4000cb54 <_realloc_r+0x3c4>
4000cab4:	e5921000 	ldr	r1, [r2]
4000cab8:	e5831000 	str	r1, [r3]
4000cabc:	e5921004 	ldr	r1, [r2, #4]
4000cac0:	e5831004 	str	r1, [r3, #4]
4000cac4:	e5922008 	ldr	r2, [r2, #8]
4000cac8:	e5832008 	str	r2, [r3, #8]
4000cacc:	e1a01004 	mov	r1, r4
4000cad0:	e1a00009 	mov	r0, r9
4000cad4:	ebfffe08 	bl	4000c2fc <_free_r>
4000cad8:	e1a00009 	mov	r0, r9
4000cadc:	ebfff4f8 	bl	40009ec4 <__malloc_unlock>
4000cae0:	e1a00008 	mov	r0, r8
4000cae4:	e28dd00c 	add	sp, sp, #12
4000cae8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000caec:	e12fff1e 	bx	lr
4000caf0:	e1a01002 	mov	r1, r2
4000caf4:	ebfff2a5 	bl	40009590 <_malloc_r>
4000caf8:	e28dd00c 	add	sp, sp, #12
4000cafc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cb00:	e12fff1e 	bx	lr
4000cb04:	e59c0004 	ldr	r0, [ip, #4]
4000cb08:	e3c00003 	bic	r0, r0, #3
4000cb0c:	e0801005 	add	r1, r0, r5
4000cb10:	e286e010 	add	lr, r6, #16
4000cb14:	e151000e 	cmp	r1, lr
4000cb18:	b1a0100c 	movlt	r1, ip
4000cb1c:	baffff42 	blt	4000c82c <_realloc_r+0x9c>
4000cb20:	e0663001 	rsb	r3, r6, r1
4000cb24:	e0877006 	add	r7, r7, r6
4000cb28:	e3833001 	orr	r3, r3, #1
4000cb2c:	e58a7008 	str	r7, [sl, #8]
4000cb30:	e5873004 	str	r3, [r7, #4]
4000cb34:	e5143004 	ldr	r3, [r4, #-4]
4000cb38:	e2033001 	and	r3, r3, #1
4000cb3c:	e1866003 	orr	r6, r6, r3
4000cb40:	e1a00009 	mov	r0, r9
4000cb44:	e5046004 	str	r6, [r4, #-4]
4000cb48:	ebfff4dd 	bl	40009ec4 <__malloc_unlock>
4000cb4c:	e1a00004 	mov	r0, r4
4000cb50:	eaffff7e 	b	4000c950 <_realloc_r+0x1c0>
4000cb54:	e5943000 	ldr	r3, [r4]
4000cb58:	e5883000 	str	r3, [r8]
4000cb5c:	e5943004 	ldr	r3, [r4, #4]
4000cb60:	e352001b 	cmp	r2, #27
4000cb64:	e5883004 	str	r3, [r8, #4]
4000cb68:	92842008 	addls	r2, r4, #8
4000cb6c:	92883008 	addls	r3, r8, #8
4000cb70:	9affffcf 	bls	4000cab4 <_realloc_r+0x324>
4000cb74:	e5943008 	ldr	r3, [r4, #8]
4000cb78:	e5883008 	str	r3, [r8, #8]
4000cb7c:	e594300c 	ldr	r3, [r4, #12]
4000cb80:	e588300c 	str	r3, [r8, #12]
4000cb84:	e3520024 	cmp	r2, #36	; 0x24
4000cb88:	05943010 	ldreq	r3, [r4, #16]
4000cb8c:	05883010 	streq	r3, [r8, #16]
4000cb90:	05942014 	ldreq	r2, [r4, #20]
4000cb94:	12883010 	addne	r3, r8, #16
4000cb98:	05882014 	streq	r2, [r8, #20]
4000cb9c:	12842010 	addne	r2, r4, #16
4000cba0:	02883018 	addeq	r3, r8, #24
4000cba4:	02842018 	addeq	r2, r4, #24
4000cba8:	eaffffc1 	b	4000cab4 <_realloc_r+0x324>
4000cbac:	e1a01004 	mov	r1, r4
4000cbb0:	e1a00007 	mov	r0, r7
4000cbb4:	e1a05003 	mov	r5, r3
4000cbb8:	e1a04007 	mov	r4, r7
4000cbbc:	ebfffe69 	bl	4000c568 <memmove>
4000cbc0:	e1a0700b 	mov	r7, fp
4000cbc4:	e59b3004 	ldr	r3, [fp, #4]
4000cbc8:	eaffff53 	b	4000c91c <_realloc_r+0x18c>
4000cbcc:	e1a01004 	mov	r1, r4
4000cbd0:	ebfffe64 	bl	4000c568 <memmove>
4000cbd4:	eaffffbc 	b	4000cacc <_realloc_r+0x33c>
4000cbd8:	e2861010 	add	r1, r6, #16
4000cbdc:	e15c0001 	cmp	ip, r1
4000cbe0:	baffff74 	blt	4000c9b8 <_realloc_r+0x228>
4000cbe4:	e1a0700b 	mov	r7, fp
4000cbe8:	e5b71008 	ldr	r1, [r7, #8]!
4000cbec:	e59b300c 	ldr	r3, [fp, #12]
4000cbf0:	e2452004 	sub	r2, r5, #4
4000cbf4:	e3520024 	cmp	r2, #36	; 0x24
4000cbf8:	e581300c 	str	r3, [r1, #12]
4000cbfc:	e5831008 	str	r1, [r3, #8]
4000cc00:	8a000036 	bhi	4000cce0 <_realloc_r+0x550>
4000cc04:	e3520013 	cmp	r2, #19
4000cc08:	91a03007 	movls	r3, r7
4000cc0c:	9a000014 	bls	4000cc64 <_realloc_r+0x4d4>
4000cc10:	e5943000 	ldr	r3, [r4]
4000cc14:	e58b3008 	str	r3, [fp, #8]
4000cc18:	e5943004 	ldr	r3, [r4, #4]
4000cc1c:	e352001b 	cmp	r2, #27
4000cc20:	e58b300c 	str	r3, [fp, #12]
4000cc24:	92844008 	addls	r4, r4, #8
4000cc28:	928b3010 	addls	r3, fp, #16
4000cc2c:	9a00000c 	bls	4000cc64 <_realloc_r+0x4d4>
4000cc30:	e5943008 	ldr	r3, [r4, #8]
4000cc34:	e58b3010 	str	r3, [fp, #16]
4000cc38:	e594300c 	ldr	r3, [r4, #12]
4000cc3c:	e58b3014 	str	r3, [fp, #20]
4000cc40:	e3520024 	cmp	r2, #36	; 0x24
4000cc44:	05943010 	ldreq	r3, [r4, #16]
4000cc48:	058b3018 	streq	r3, [fp, #24]
4000cc4c:	05942014 	ldreq	r2, [r4, #20]
4000cc50:	058b201c 	streq	r2, [fp, #28]
4000cc54:	12844010 	addne	r4, r4, #16
4000cc58:	128b3018 	addne	r3, fp, #24
4000cc5c:	028b3020 	addeq	r3, fp, #32
4000cc60:	02844018 	addeq	r4, r4, #24
4000cc64:	e5942000 	ldr	r2, [r4]
4000cc68:	e5832000 	str	r2, [r3]
4000cc6c:	e5942004 	ldr	r2, [r4, #4]
4000cc70:	e5832004 	str	r2, [r3, #4]
4000cc74:	e5942008 	ldr	r2, [r4, #8]
4000cc78:	e5832008 	str	r2, [r3, #8]
4000cc7c:	e066200c 	rsb	r2, r6, ip
4000cc80:	e08b3006 	add	r3, fp, r6
4000cc84:	e3822001 	orr	r2, r2, #1
4000cc88:	e58a3008 	str	r3, [sl, #8]
4000cc8c:	e5832004 	str	r2, [r3, #4]
4000cc90:	e59b3004 	ldr	r3, [fp, #4]
4000cc94:	e2033001 	and	r3, r3, #1
4000cc98:	e1866003 	orr	r6, r6, r3
4000cc9c:	e1a00009 	mov	r0, r9
4000cca0:	e58b6004 	str	r6, [fp, #4]
4000cca4:	ebfff486 	bl	40009ec4 <__malloc_unlock>
4000cca8:	e1a00007 	mov	r0, r7
4000ccac:	eaffff27 	b	4000c950 <_realloc_r+0x1c0>
4000ccb0:	e5182004 	ldr	r2, [r8, #-4]
4000ccb4:	e3c22003 	bic	r2, r2, #3
4000ccb8:	e0855002 	add	r5, r5, r2
4000ccbc:	eaffff16 	b	4000c91c <_realloc_r+0x18c>
4000ccc0:	e1a01004 	mov	r1, r4
4000ccc4:	e1a00007 	mov	r0, r7
4000ccc8:	e1a0500c 	mov	r5, ip
4000cccc:	e1a04007 	mov	r4, r7
4000ccd0:	ebfffe24 	bl	4000c568 <memmove>
4000ccd4:	e1a0700b 	mov	r7, fp
4000ccd8:	e59b3004 	ldr	r3, [fp, #4]
4000ccdc:	eaffff0e 	b	4000c91c <_realloc_r+0x18c>
4000cce0:	e1a01004 	mov	r1, r4
4000cce4:	e1a00007 	mov	r0, r7
4000cce8:	e58dc004 	str	ip, [sp, #4]
4000ccec:	ebfffe1d 	bl	4000c568 <memmove>
4000ccf0:	e59dc004 	ldr	ip, [sp, #4]
4000ccf4:	eaffffe0 	b	4000cc7c <_realloc_r+0x4ec>
4000ccf8:	400172ec 	andmi	r7, r1, ip, ror #5

4000ccfc <cleanup_glue>:
4000ccfc:	e92d4038 	push	{r3, r4, r5, lr}
4000cd00:	e1a04001 	mov	r4, r1
4000cd04:	e5911000 	ldr	r1, [r1]
4000cd08:	e3510000 	cmp	r1, #0
4000cd0c:	e1a05000 	mov	r5, r0
4000cd10:	1bfffff9 	blne	4000ccfc <cleanup_glue>
4000cd14:	e1a00005 	mov	r0, r5
4000cd18:	e1a01004 	mov	r1, r4
4000cd1c:	ebfffd76 	bl	4000c2fc <_free_r>
4000cd20:	e8bd4038 	pop	{r3, r4, r5, lr}
4000cd24:	e12fff1e 	bx	lr

4000cd28 <_reclaim_reent>:
4000cd28:	e59f30fc 	ldr	r3, [pc, #252]	; 4000ce2c <_reclaim_reent+0x104>
4000cd2c:	e5933000 	ldr	r3, [r3]
4000cd30:	e1500003 	cmp	r0, r3
4000cd34:	e92d4070 	push	{r4, r5, r6, lr}
4000cd38:	e1a05000 	mov	r5, r0
4000cd3c:	0a00002e 	beq	4000cdfc <_reclaim_reent+0xd4>
4000cd40:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000cd44:	e3520000 	cmp	r2, #0
4000cd48:	0a000013 	beq	4000cd9c <_reclaim_reent+0x74>
4000cd4c:	e3a03000 	mov	r3, #0
4000cd50:	e1a06003 	mov	r6, r3
4000cd54:	e7921103 	ldr	r1, [r2, r3, lsl #2]
4000cd58:	e3510000 	cmp	r1, #0
4000cd5c:	1a000001 	bne	4000cd68 <_reclaim_reent+0x40>
4000cd60:	ea000006 	b	4000cd80 <_reclaim_reent+0x58>
4000cd64:	e1a01004 	mov	r1, r4
4000cd68:	e5914000 	ldr	r4, [r1]
4000cd6c:	e1a00005 	mov	r0, r5
4000cd70:	ebfffd61 	bl	4000c2fc <_free_r>
4000cd74:	e3540000 	cmp	r4, #0
4000cd78:	1afffff9 	bne	4000cd64 <_reclaim_reent+0x3c>
4000cd7c:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
4000cd80:	e2866001 	add	r6, r6, #1
4000cd84:	e3560020 	cmp	r6, #32
4000cd88:	e1a03006 	mov	r3, r6
4000cd8c:	1afffff0 	bne	4000cd54 <_reclaim_reent+0x2c>
4000cd90:	e1a01002 	mov	r1, r2
4000cd94:	e1a00005 	mov	r0, r5
4000cd98:	ebfffd57 	bl	4000c2fc <_free_r>
4000cd9c:	e5951040 	ldr	r1, [r5, #64]	; 0x40
4000cda0:	e3510000 	cmp	r1, #0
4000cda4:	11a00005 	movne	r0, r5
4000cda8:	1bfffd53 	blne	4000c2fc <_free_r>
4000cdac:	e5951148 	ldr	r1, [r5, #328]	; 0x148
4000cdb0:	e3510000 	cmp	r1, #0
4000cdb4:	0a000009 	beq	4000cde0 <_reclaim_reent+0xb8>
4000cdb8:	e2856f53 	add	r6, r5, #332	; 0x14c
4000cdbc:	e1510006 	cmp	r1, r6
4000cdc0:	1a000001 	bne	4000cdcc <_reclaim_reent+0xa4>
4000cdc4:	ea000005 	b	4000cde0 <_reclaim_reent+0xb8>
4000cdc8:	e1a01004 	mov	r1, r4
4000cdcc:	e5914000 	ldr	r4, [r1]
4000cdd0:	e1a00005 	mov	r0, r5
4000cdd4:	ebfffd48 	bl	4000c2fc <_free_r>
4000cdd8:	e1560004 	cmp	r6, r4
4000cddc:	1afffff9 	bne	4000cdc8 <_reclaim_reent+0xa0>
4000cde0:	e5951054 	ldr	r1, [r5, #84]	; 0x54
4000cde4:	e3510000 	cmp	r1, #0
4000cde8:	11a00005 	movne	r0, r5
4000cdec:	1bfffd42 	blne	4000c2fc <_free_r>
4000cdf0:	e5953038 	ldr	r3, [r5, #56]	; 0x38
4000cdf4:	e3530000 	cmp	r3, #0
4000cdf8:	1a000001 	bne	4000ce04 <_reclaim_reent+0xdc>
4000cdfc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ce00:	e12fff1e 	bx	lr
4000ce04:	e1a00005 	mov	r0, r5
4000ce08:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
4000ce0c:	e1a0e00f 	mov	lr, pc
4000ce10:	e12fff1c 	bx	ip
4000ce14:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000ce18:	e3510000 	cmp	r1, #0
4000ce1c:	0afffff6 	beq	4000cdfc <_reclaim_reent+0xd4>
4000ce20:	e1a00005 	mov	r0, r5
4000ce24:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ce28:	eaffffb3 	b	4000ccfc <cleanup_glue>
4000ce2c:	40016e40 	andmi	r6, r1, r0, asr #28

4000ce30 <__aeabi_uidiv>:
4000ce30:	e2512001 	subs	r2, r1, #1
4000ce34:	012fff1e 	bxeq	lr
4000ce38:	3a000036 	bcc	4000cf18 <__aeabi_uidiv+0xe8>
4000ce3c:	e1500001 	cmp	r0, r1
4000ce40:	9a000022 	bls	4000ced0 <__aeabi_uidiv+0xa0>
4000ce44:	e1110002 	tst	r1, r2
4000ce48:	0a000023 	beq	4000cedc <__aeabi_uidiv+0xac>
4000ce4c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000ce50:	01a01181 	lsleq	r1, r1, #3
4000ce54:	03a03008 	moveq	r3, #8
4000ce58:	13a03001 	movne	r3, #1
4000ce5c:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000ce60:	31510000 	cmpcc	r1, r0
4000ce64:	31a01201 	lslcc	r1, r1, #4
4000ce68:	31a03203 	lslcc	r3, r3, #4
4000ce6c:	3afffffa 	bcc	4000ce5c <__aeabi_uidiv+0x2c>
4000ce70:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000ce74:	31510000 	cmpcc	r1, r0
4000ce78:	31a01081 	lslcc	r1, r1, #1
4000ce7c:	31a03083 	lslcc	r3, r3, #1
4000ce80:	3afffffa 	bcc	4000ce70 <__aeabi_uidiv+0x40>
4000ce84:	e3a02000 	mov	r2, #0
4000ce88:	e1500001 	cmp	r0, r1
4000ce8c:	20400001 	subcs	r0, r0, r1
4000ce90:	21822003 	orrcs	r2, r2, r3
4000ce94:	e15000a1 	cmp	r0, r1, lsr #1
4000ce98:	204000a1 	subcs	r0, r0, r1, lsr #1
4000ce9c:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000cea0:	e1500121 	cmp	r0, r1, lsr #2
4000cea4:	20400121 	subcs	r0, r0, r1, lsr #2
4000cea8:	21822123 	orrcs	r2, r2, r3, lsr #2
4000ceac:	e15001a1 	cmp	r0, r1, lsr #3
4000ceb0:	204001a1 	subcs	r0, r0, r1, lsr #3
4000ceb4:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000ceb8:	e3500000 	cmp	r0, #0
4000cebc:	11b03223 	lsrsne	r3, r3, #4
4000cec0:	11a01221 	lsrne	r1, r1, #4
4000cec4:	1affffef 	bne	4000ce88 <__aeabi_uidiv+0x58>
4000cec8:	e1a00002 	mov	r0, r2
4000cecc:	e12fff1e 	bx	lr
4000ced0:	03a00001 	moveq	r0, #1
4000ced4:	13a00000 	movne	r0, #0
4000ced8:	e12fff1e 	bx	lr
4000cedc:	e3510801 	cmp	r1, #65536	; 0x10000
4000cee0:	21a01821 	lsrcs	r1, r1, #16
4000cee4:	23a02010 	movcs	r2, #16
4000cee8:	33a02000 	movcc	r2, #0
4000ceec:	e3510c01 	cmp	r1, #256	; 0x100
4000cef0:	21a01421 	lsrcs	r1, r1, #8
4000cef4:	22822008 	addcs	r2, r2, #8
4000cef8:	e3510010 	cmp	r1, #16
4000cefc:	21a01221 	lsrcs	r1, r1, #4
4000cf00:	22822004 	addcs	r2, r2, #4
4000cf04:	e3510004 	cmp	r1, #4
4000cf08:	82822003 	addhi	r2, r2, #3
4000cf0c:	908220a1 	addls	r2, r2, r1, lsr #1
4000cf10:	e1a00230 	lsr	r0, r0, r2
4000cf14:	e12fff1e 	bx	lr
4000cf18:	e3500000 	cmp	r0, #0
4000cf1c:	13e00000 	mvnne	r0, #0
4000cf20:	ea000007 	b	4000cf44 <__aeabi_idiv0>

4000cf24 <__aeabi_uidivmod>:
4000cf24:	e3510000 	cmp	r1, #0
4000cf28:	0afffffa 	beq	4000cf18 <__aeabi_uidiv+0xe8>
4000cf2c:	e92d4003 	push	{r0, r1, lr}
4000cf30:	ebffffbe 	bl	4000ce30 <__aeabi_uidiv>
4000cf34:	e8bd4006 	pop	{r1, r2, lr}
4000cf38:	e0030092 	mul	r3, r2, r0
4000cf3c:	e0411003 	sub	r1, r1, r3
4000cf40:	e12fff1e 	bx	lr

4000cf44 <__aeabi_idiv0>:
4000cf44:	e12fff1e 	bx	lr

4000cf48 <__aeabi_drsub>:
4000cf48:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000cf4c:	ea000000 	b	4000cf54 <__adddf3>

4000cf50 <__aeabi_dsub>:
4000cf50:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000cf54 <__adddf3>:
4000cf54:	e92d4030 	push	{r4, r5, lr}
4000cf58:	e1a04081 	lsl	r4, r1, #1
4000cf5c:	e1a05083 	lsl	r5, r3, #1
4000cf60:	e1340005 	teq	r4, r5
4000cf64:	01300002 	teqeq	r0, r2
4000cf68:	1194c000 	orrsne	ip, r4, r0
4000cf6c:	1195c002 	orrsne	ip, r5, r2
4000cf70:	11f0cac4 	mvnsne	ip, r4, asr #21
4000cf74:	11f0cac5 	mvnsne	ip, r5, asr #21
4000cf78:	0a00008c 	beq	4000d1b0 <__adddf3+0x25c>
4000cf7c:	e1a04aa4 	lsr	r4, r4, #21
4000cf80:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000cf84:	b2655000 	rsblt	r5, r5, #0
4000cf88:	da000006 	ble	4000cfa8 <__adddf3+0x54>
4000cf8c:	e0844005 	add	r4, r4, r5
4000cf90:	e0202002 	eor	r2, r0, r2
4000cf94:	e0213003 	eor	r3, r1, r3
4000cf98:	e0220000 	eor	r0, r2, r0
4000cf9c:	e0231001 	eor	r1, r3, r1
4000cfa0:	e0202002 	eor	r2, r0, r2
4000cfa4:	e0213003 	eor	r3, r1, r3
4000cfa8:	e3550036 	cmp	r5, #54	; 0x36
4000cfac:	88bd4030 	pophi	{r4, r5, lr}
4000cfb0:	812fff1e 	bxhi	lr
4000cfb4:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000cfb8:	e1a01601 	lsl	r1, r1, #12
4000cfbc:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000cfc0:	e18c1621 	orr	r1, ip, r1, lsr #12
4000cfc4:	0a000001 	beq	4000cfd0 <__adddf3+0x7c>
4000cfc8:	e2700000 	rsbs	r0, r0, #0
4000cfcc:	e2e11000 	rsc	r1, r1, #0
4000cfd0:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000cfd4:	e1a03603 	lsl	r3, r3, #12
4000cfd8:	e18c3623 	orr	r3, ip, r3, lsr #12
4000cfdc:	0a000001 	beq	4000cfe8 <__adddf3+0x94>
4000cfe0:	e2722000 	rsbs	r2, r2, #0
4000cfe4:	e2e33000 	rsc	r3, r3, #0
4000cfe8:	e1340005 	teq	r4, r5
4000cfec:	0a000069 	beq	4000d198 <__adddf3+0x244>
4000cff0:	e2444001 	sub	r4, r4, #1
4000cff4:	e275e020 	rsbs	lr, r5, #32
4000cff8:	ba000005 	blt	4000d014 <__adddf3+0xc0>
4000cffc:	e1a0ce12 	lsl	ip, r2, lr
4000d000:	e0900532 	adds	r0, r0, r2, lsr r5
4000d004:	e2a11000 	adc	r1, r1, #0
4000d008:	e0900e13 	adds	r0, r0, r3, lsl lr
4000d00c:	e0b11553 	adcs	r1, r1, r3, asr r5
4000d010:	ea000006 	b	4000d030 <__adddf3+0xdc>
4000d014:	e2455020 	sub	r5, r5, #32
4000d018:	e28ee020 	add	lr, lr, #32
4000d01c:	e3520001 	cmp	r2, #1
4000d020:	e1a0ce13 	lsl	ip, r3, lr
4000d024:	238cc002 	orrcs	ip, ip, #2
4000d028:	e0900553 	adds	r0, r0, r3, asr r5
4000d02c:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000d030:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d034:	5a000002 	bpl	4000d044 <__adddf3+0xf0>
4000d038:	e27cc000 	rsbs	ip, ip, #0
4000d03c:	e2f00000 	rscs	r0, r0, #0
4000d040:	e2e11000 	rsc	r1, r1, #0
4000d044:	e3510601 	cmp	r1, #1048576	; 0x100000
4000d048:	3a00000f 	bcc	4000d08c <__adddf3+0x138>
4000d04c:	e3510602 	cmp	r1, #2097152	; 0x200000
4000d050:	3a000006 	bcc	4000d070 <__adddf3+0x11c>
4000d054:	e1b010a1 	lsrs	r1, r1, #1
4000d058:	e1b00060 	rrxs	r0, r0
4000d05c:	e1a0c06c 	rrx	ip, ip
4000d060:	e2844001 	add	r4, r4, #1
4000d064:	e1a02a84 	lsl	r2, r4, #21
4000d068:	e3720501 	cmn	r2, #4194304	; 0x400000
4000d06c:	2a00006b 	bcs	4000d220 <__adddf3+0x2cc>
4000d070:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000d074:	01b0c0a0 	lsrseq	ip, r0, #1
4000d078:	e2b00000 	adcs	r0, r0, #0
4000d07c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d080:	e1811005 	orr	r1, r1, r5
4000d084:	e8bd4030 	pop	{r4, r5, lr}
4000d088:	e12fff1e 	bx	lr
4000d08c:	e1b0c08c 	lsls	ip, ip, #1
4000d090:	e0b00000 	adcs	r0, r0, r0
4000d094:	e0a11001 	adc	r1, r1, r1
4000d098:	e3110601 	tst	r1, #1048576	; 0x100000
4000d09c:	e2444001 	sub	r4, r4, #1
4000d0a0:	1afffff2 	bne	4000d070 <__adddf3+0x11c>
4000d0a4:	e3310000 	teq	r1, #0
4000d0a8:	13a03014 	movne	r3, #20
4000d0ac:	03a03034 	moveq	r3, #52	; 0x34
4000d0b0:	01a01000 	moveq	r1, r0
4000d0b4:	03a00000 	moveq	r0, #0
4000d0b8:	e1a02001 	mov	r2, r1
4000d0bc:	e3520801 	cmp	r2, #65536	; 0x10000
4000d0c0:	21a02822 	lsrcs	r2, r2, #16
4000d0c4:	22433010 	subcs	r3, r3, #16
4000d0c8:	e3520c01 	cmp	r2, #256	; 0x100
4000d0cc:	21a02422 	lsrcs	r2, r2, #8
4000d0d0:	22433008 	subcs	r3, r3, #8
4000d0d4:	e3520010 	cmp	r2, #16
4000d0d8:	21a02222 	lsrcs	r2, r2, #4
4000d0dc:	22433004 	subcs	r3, r3, #4
4000d0e0:	e3520004 	cmp	r2, #4
4000d0e4:	22433002 	subcs	r3, r3, #2
4000d0e8:	304330a2 	subcc	r3, r3, r2, lsr #1
4000d0ec:	e04331a2 	sub	r3, r3, r2, lsr #3
4000d0f0:	e2532020 	subs	r2, r3, #32
4000d0f4:	aa000007 	bge	4000d118 <__adddf3+0x1c4>
4000d0f8:	e292200c 	adds	r2, r2, #12
4000d0fc:	da000004 	ble	4000d114 <__adddf3+0x1c0>
4000d100:	e282c014 	add	ip, r2, #20
4000d104:	e262200c 	rsb	r2, r2, #12
4000d108:	e1a00c11 	lsl	r0, r1, ip
4000d10c:	e1a01231 	lsr	r1, r1, r2
4000d110:	ea000004 	b	4000d128 <__adddf3+0x1d4>
4000d114:	e2822014 	add	r2, r2, #20
4000d118:	d262c020 	rsble	ip, r2, #32
4000d11c:	e1a01211 	lsl	r1, r1, r2
4000d120:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000d124:	d1a00210 	lslle	r0, r0, r2
4000d128:	e0544003 	subs	r4, r4, r3
4000d12c:	a0811a04 	addge	r1, r1, r4, lsl #20
4000d130:	a1811005 	orrge	r1, r1, r5
4000d134:	a8bd4030 	popge	{r4, r5, lr}
4000d138:	a12fff1e 	bxge	lr
4000d13c:	e1e04004 	mvn	r4, r4
4000d140:	e254401f 	subs	r4, r4, #31
4000d144:	aa00000f 	bge	4000d188 <__adddf3+0x234>
4000d148:	e294400c 	adds	r4, r4, #12
4000d14c:	ca000006 	bgt	4000d16c <__adddf3+0x218>
4000d150:	e2844014 	add	r4, r4, #20
4000d154:	e2642020 	rsb	r2, r4, #32
4000d158:	e1a00430 	lsr	r0, r0, r4
4000d15c:	e1800211 	orr	r0, r0, r1, lsl r2
4000d160:	e1851431 	orr	r1, r5, r1, lsr r4
4000d164:	e8bd4030 	pop	{r4, r5, lr}
4000d168:	e12fff1e 	bx	lr
4000d16c:	e264400c 	rsb	r4, r4, #12
4000d170:	e2642020 	rsb	r2, r4, #32
4000d174:	e1a00230 	lsr	r0, r0, r2
4000d178:	e1800411 	orr	r0, r0, r1, lsl r4
4000d17c:	e1a01005 	mov	r1, r5
4000d180:	e8bd4030 	pop	{r4, r5, lr}
4000d184:	e12fff1e 	bx	lr
4000d188:	e1a00431 	lsr	r0, r1, r4
4000d18c:	e1a01005 	mov	r1, r5
4000d190:	e8bd4030 	pop	{r4, r5, lr}
4000d194:	e12fff1e 	bx	lr
4000d198:	e3340000 	teq	r4, #0
4000d19c:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000d1a0:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000d1a4:	02844001 	addeq	r4, r4, #1
4000d1a8:	12455001 	subne	r5, r5, #1
4000d1ac:	eaffff8f 	b	4000cff0 <__adddf3+0x9c>
4000d1b0:	e1f0cac4 	mvns	ip, r4, asr #21
4000d1b4:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d1b8:	0a00001d 	beq	4000d234 <__adddf3+0x2e0>
4000d1bc:	e1340005 	teq	r4, r5
4000d1c0:	01300002 	teqeq	r0, r2
4000d1c4:	0a000004 	beq	4000d1dc <__adddf3+0x288>
4000d1c8:	e194c000 	orrs	ip, r4, r0
4000d1cc:	01a01003 	moveq	r1, r3
4000d1d0:	01a00002 	moveq	r0, r2
4000d1d4:	e8bd4030 	pop	{r4, r5, lr}
4000d1d8:	e12fff1e 	bx	lr
4000d1dc:	e1310003 	teq	r1, r3
4000d1e0:	13a01000 	movne	r1, #0
4000d1e4:	13a00000 	movne	r0, #0
4000d1e8:	18bd4030 	popne	{r4, r5, lr}
4000d1ec:	112fff1e 	bxne	lr
4000d1f0:	e1b0caa4 	lsrs	ip, r4, #21
4000d1f4:	1a000004 	bne	4000d20c <__adddf3+0x2b8>
4000d1f8:	e1b00080 	lsls	r0, r0, #1
4000d1fc:	e0b11001 	adcs	r1, r1, r1
4000d200:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000d204:	e8bd4030 	pop	{r4, r5, lr}
4000d208:	e12fff1e 	bx	lr
4000d20c:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000d210:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000d214:	38bd4030 	popcc	{r4, r5, lr}
4000d218:	312fff1e 	bxcc	lr
4000d21c:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d220:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000d224:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d228:	e3a00000 	mov	r0, #0
4000d22c:	e8bd4030 	pop	{r4, r5, lr}
4000d230:	e12fff1e 	bx	lr
4000d234:	e1f0cac4 	mvns	ip, r4, asr #21
4000d238:	11a01003 	movne	r1, r3
4000d23c:	11a00002 	movne	r0, r2
4000d240:	01f0cac5 	mvnseq	ip, r5, asr #21
4000d244:	11a03001 	movne	r3, r1
4000d248:	11a02000 	movne	r2, r0
4000d24c:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d250:	01925603 	orrseq	r5, r2, r3, lsl #12
4000d254:	01310003 	teqeq	r1, r3
4000d258:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000d25c:	e8bd4030 	pop	{r4, r5, lr}
4000d260:	e12fff1e 	bx	lr

4000d264 <__aeabi_ui2d>:
4000d264:	e3300000 	teq	r0, #0
4000d268:	03a01000 	moveq	r1, #0
4000d26c:	012fff1e 	bxeq	lr
4000d270:	e92d4030 	push	{r4, r5, lr}
4000d274:	e3a04b01 	mov	r4, #1024	; 0x400
4000d278:	e2844032 	add	r4, r4, #50	; 0x32
4000d27c:	e3a05000 	mov	r5, #0
4000d280:	e3a01000 	mov	r1, #0
4000d284:	eaffff86 	b	4000d0a4 <__adddf3+0x150>

4000d288 <__aeabi_i2d>:
4000d288:	e3300000 	teq	r0, #0
4000d28c:	03a01000 	moveq	r1, #0
4000d290:	012fff1e 	bxeq	lr
4000d294:	e92d4030 	push	{r4, r5, lr}
4000d298:	e3a04b01 	mov	r4, #1024	; 0x400
4000d29c:	e2844032 	add	r4, r4, #50	; 0x32
4000d2a0:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000d2a4:	42600000 	rsbmi	r0, r0, #0
4000d2a8:	e3a01000 	mov	r1, #0
4000d2ac:	eaffff7c 	b	4000d0a4 <__adddf3+0x150>

4000d2b0 <__aeabi_f2d>:
4000d2b0:	e1b02080 	lsls	r2, r0, #1
4000d2b4:	e1a011c2 	asr	r1, r2, #3
4000d2b8:	e1a01061 	rrx	r1, r1
4000d2bc:	e1a00e02 	lsl	r0, r2, #28
4000d2c0:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000d2c4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d2c8:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000d2cc:	112fff1e 	bxne	lr
4000d2d0:	e3320000 	teq	r2, #0
4000d2d4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d2d8:	012fff1e 	bxeq	lr
4000d2dc:	e92d4030 	push	{r4, r5, lr}
4000d2e0:	e3a04d0e 	mov	r4, #896	; 0x380
4000d2e4:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d2e8:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d2ec:	eaffff6c 	b	4000d0a4 <__adddf3+0x150>

4000d2f0 <__aeabi_ul2d>:
4000d2f0:	e1902001 	orrs	r2, r0, r1
4000d2f4:	012fff1e 	bxeq	lr
4000d2f8:	e92d4030 	push	{r4, r5, lr}
4000d2fc:	e3a05000 	mov	r5, #0
4000d300:	ea000006 	b	4000d320 <__aeabi_l2d+0x1c>

4000d304 <__aeabi_l2d>:
4000d304:	e1902001 	orrs	r2, r0, r1
4000d308:	012fff1e 	bxeq	lr
4000d30c:	e92d4030 	push	{r4, r5, lr}
4000d310:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000d314:	5a000001 	bpl	4000d320 <__aeabi_l2d+0x1c>
4000d318:	e2700000 	rsbs	r0, r0, #0
4000d31c:	e2e11000 	rsc	r1, r1, #0
4000d320:	e3a04b01 	mov	r4, #1024	; 0x400
4000d324:	e2844032 	add	r4, r4, #50	; 0x32
4000d328:	e1b0cb21 	lsrs	ip, r1, #22
4000d32c:	0affff44 	beq	4000d044 <__adddf3+0xf0>
4000d330:	e3a02003 	mov	r2, #3
4000d334:	e1b0c1ac 	lsrs	ip, ip, #3
4000d338:	12822003 	addne	r2, r2, #3
4000d33c:	e1b0c1ac 	lsrs	ip, ip, #3
4000d340:	12822003 	addne	r2, r2, #3
4000d344:	e08221ac 	add	r2, r2, ip, lsr #3
4000d348:	e2623020 	rsb	r3, r2, #32
4000d34c:	e1a0c310 	lsl	ip, r0, r3
4000d350:	e1a00230 	lsr	r0, r0, r2
4000d354:	e1800311 	orr	r0, r0, r1, lsl r3
4000d358:	e1a01231 	lsr	r1, r1, r2
4000d35c:	e0844002 	add	r4, r4, r2
4000d360:	eaffff37 	b	4000d044 <__adddf3+0xf0>

4000d364 <__aeabi_dmul>:
4000d364:	e92d4070 	push	{r4, r5, r6, lr}
4000d368:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d36c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d370:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d374:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d378:	1134000c 	teqne	r4, ip
4000d37c:	1135000c 	teqne	r5, ip
4000d380:	0b000075 	bleq	4000d55c <__aeabi_dmul+0x1f8>
4000d384:	e0844005 	add	r4, r4, r5
4000d388:	e0216003 	eor	r6, r1, r3
4000d38c:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000d390:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000d394:	e1905601 	orrs	r5, r0, r1, lsl #12
4000d398:	11925603 	orrsne	r5, r2, r3, lsl #12
4000d39c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d3a0:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000d3a4:	0a00001d 	beq	4000d420 <__aeabi_dmul+0xbc>
4000d3a8:	e08ec290 	umull	ip, lr, r0, r2
4000d3ac:	e3a05000 	mov	r5, #0
4000d3b0:	e0a5e291 	umlal	lr, r5, r1, r2
4000d3b4:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000d3b8:	e0a5e390 	umlal	lr, r5, r0, r3
4000d3bc:	e3a06000 	mov	r6, #0
4000d3c0:	e0a65391 	umlal	r5, r6, r1, r3
4000d3c4:	e33c0000 	teq	ip, #0
4000d3c8:	138ee001 	orrne	lr, lr, #1
4000d3cc:	e24440ff 	sub	r4, r4, #255	; 0xff
4000d3d0:	e3560c02 	cmp	r6, #512	; 0x200
4000d3d4:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000d3d8:	2a000002 	bcs	4000d3e8 <__aeabi_dmul+0x84>
4000d3dc:	e1b0e08e 	lsls	lr, lr, #1
4000d3e0:	e0b55005 	adcs	r5, r5, r5
4000d3e4:	e0a66006 	adc	r6, r6, r6
4000d3e8:	e1821586 	orr	r1, r2, r6, lsl #11
4000d3ec:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000d3f0:	e1a00585 	lsl	r0, r5, #11
4000d3f4:	e1800aae 	orr	r0, r0, lr, lsr #21
4000d3f8:	e1a0e58e 	lsl	lr, lr, #11
4000d3fc:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d400:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d404:	8a000011 	bhi	4000d450 <__aeabi_dmul+0xec>
4000d408:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000d40c:	01b0e0a0 	lsrseq	lr, r0, #1
4000d410:	e2b00000 	adcs	r0, r0, #0
4000d414:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d418:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d41c:	e12fff1e 	bx	lr
4000d420:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000d424:	e1861001 	orr	r1, r6, r1
4000d428:	e1800002 	orr	r0, r0, r2
4000d42c:	e0211003 	eor	r1, r1, r3
4000d430:	e05440ac 	subs	r4, r4, ip, lsr #1
4000d434:	c074500c 	rsbsgt	r5, r4, ip
4000d438:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d43c:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d440:	c12fff1e 	bxgt	lr
4000d444:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d448:	e3a0e000 	mov	lr, #0
4000d44c:	e2544001 	subs	r4, r4, #1
4000d450:	ca00005d 	bgt	4000d5cc <__aeabi_dmul+0x268>
4000d454:	e3740036 	cmn	r4, #54	; 0x36
4000d458:	d3a00000 	movle	r0, #0
4000d45c:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000d460:	d8bd4070 	pople	{r4, r5, r6, lr}
4000d464:	d12fff1e 	bxle	lr
4000d468:	e2644000 	rsb	r4, r4, #0
4000d46c:	e2544020 	subs	r4, r4, #32
4000d470:	aa00001a 	bge	4000d4e0 <__aeabi_dmul+0x17c>
4000d474:	e294400c 	adds	r4, r4, #12
4000d478:	ca00000c 	bgt	4000d4b0 <__aeabi_dmul+0x14c>
4000d47c:	e2844014 	add	r4, r4, #20
4000d480:	e2645020 	rsb	r5, r4, #32
4000d484:	e1a03510 	lsl	r3, r0, r5
4000d488:	e1a00430 	lsr	r0, r0, r4
4000d48c:	e1800511 	orr	r0, r0, r1, lsl r5
4000d490:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000d494:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d498:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d49c:	e0a21431 	adc	r1, r2, r1, lsr r4
4000d4a0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d4a4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d4a8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d4ac:	e12fff1e 	bx	lr
4000d4b0:	e264400c 	rsb	r4, r4, #12
4000d4b4:	e2645020 	rsb	r5, r4, #32
4000d4b8:	e1a03410 	lsl	r3, r0, r4
4000d4bc:	e1a00530 	lsr	r0, r0, r5
4000d4c0:	e1800411 	orr	r0, r0, r1, lsl r4
4000d4c4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d4c8:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d4cc:	e2a11000 	adc	r1, r1, #0
4000d4d0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d4d4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d4d8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d4dc:	e12fff1e 	bx	lr
4000d4e0:	e2645020 	rsb	r5, r4, #32
4000d4e4:	e18ee510 	orr	lr, lr, r0, lsl r5
4000d4e8:	e1a03430 	lsr	r3, r0, r4
4000d4ec:	e1833511 	orr	r3, r3, r1, lsl r5
4000d4f0:	e1a00431 	lsr	r0, r1, r4
4000d4f4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d4f8:	e1c00431 	bic	r0, r0, r1, lsr r4
4000d4fc:	e0800fa3 	add	r0, r0, r3, lsr #31
4000d500:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d504:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d508:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d50c:	e12fff1e 	bx	lr
4000d510:	e3340000 	teq	r4, #0
4000d514:	1a000008 	bne	4000d53c <__aeabi_dmul+0x1d8>
4000d518:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000d51c:	e1b00080 	lsls	r0, r0, #1
4000d520:	e0a11001 	adc	r1, r1, r1
4000d524:	e3110601 	tst	r1, #1048576	; 0x100000
4000d528:	02444001 	subeq	r4, r4, #1
4000d52c:	0afffffa 	beq	4000d51c <__aeabi_dmul+0x1b8>
4000d530:	e1811006 	orr	r1, r1, r6
4000d534:	e3350000 	teq	r5, #0
4000d538:	112fff1e 	bxne	lr
4000d53c:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000d540:	e1b02082 	lsls	r2, r2, #1
4000d544:	e0a33003 	adc	r3, r3, r3
4000d548:	e3130601 	tst	r3, #1048576	; 0x100000
4000d54c:	02455001 	subeq	r5, r5, #1
4000d550:	0afffffa 	beq	4000d540 <__aeabi_dmul+0x1dc>
4000d554:	e1833006 	orr	r3, r3, r6
4000d558:	e12fff1e 	bx	lr
4000d55c:	e134000c 	teq	r4, ip
4000d560:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d564:	1135000c 	teqne	r5, ip
4000d568:	0a000007 	beq	4000d58c <__aeabi_dmul+0x228>
4000d56c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d570:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d574:	1affffe5 	bne	4000d510 <__aeabi_dmul+0x1ac>
4000d578:	e0211003 	eor	r1, r1, r3
4000d57c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d580:	e3a00000 	mov	r0, #0
4000d584:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d588:	e12fff1e 	bx	lr
4000d58c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d590:	01a00002 	moveq	r0, r2
4000d594:	01a01003 	moveq	r1, r3
4000d598:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d59c:	0a000010 	beq	4000d5e4 <__aeabi_dmul+0x280>
4000d5a0:	e134000c 	teq	r4, ip
4000d5a4:	1a000001 	bne	4000d5b0 <__aeabi_dmul+0x24c>
4000d5a8:	e1906601 	orrs	r6, r0, r1, lsl #12
4000d5ac:	1a00000c 	bne	4000d5e4 <__aeabi_dmul+0x280>
4000d5b0:	e135000c 	teq	r5, ip
4000d5b4:	1a000003 	bne	4000d5c8 <__aeabi_dmul+0x264>
4000d5b8:	e1926603 	orrs	r6, r2, r3, lsl #12
4000d5bc:	11a00002 	movne	r0, r2
4000d5c0:	11a01003 	movne	r1, r3
4000d5c4:	1a000006 	bne	4000d5e4 <__aeabi_dmul+0x280>
4000d5c8:	e0211003 	eor	r1, r1, r3
4000d5cc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d5d0:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d5d4:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d5d8:	e3a00000 	mov	r0, #0
4000d5dc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d5e0:	e12fff1e 	bx	lr
4000d5e4:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d5e8:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000d5ec:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d5f0:	e12fff1e 	bx	lr

4000d5f4 <__aeabi_ddiv>:
4000d5f4:	e92d4070 	push	{r4, r5, r6, lr}
4000d5f8:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d5fc:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d600:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d604:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d608:	1134000c 	teqne	r4, ip
4000d60c:	1135000c 	teqne	r5, ip
4000d610:	0b00005e 	bleq	4000d790 <__aeabi_ddiv+0x19c>
4000d614:	e0444005 	sub	r4, r4, r5
4000d618:	e021e003 	eor	lr, r1, r3
4000d61c:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d620:	e1a01601 	lsl	r1, r1, #12
4000d624:	0a00004c 	beq	4000d75c <__aeabi_ddiv+0x168>
4000d628:	e1a03603 	lsl	r3, r3, #12
4000d62c:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000d630:	e1853223 	orr	r3, r5, r3, lsr #4
4000d634:	e1833c22 	orr	r3, r3, r2, lsr #24
4000d638:	e1a02402 	lsl	r2, r2, #8
4000d63c:	e1855221 	orr	r5, r5, r1, lsr #4
4000d640:	e1855c20 	orr	r5, r5, r0, lsr #24
4000d644:	e1a06400 	lsl	r6, r0, #8
4000d648:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000d64c:	e1550003 	cmp	r5, r3
4000d650:	01560002 	cmpeq	r6, r2
4000d654:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000d658:	e2844c03 	add	r4, r4, #768	; 0x300
4000d65c:	2a000001 	bcs	4000d668 <__aeabi_ddiv+0x74>
4000d660:	e1b030a3 	lsrs	r3, r3, #1
4000d664:	e1a02062 	rrx	r2, r2
4000d668:	e0566002 	subs	r6, r6, r2
4000d66c:	e0c55003 	sbc	r5, r5, r3
4000d670:	e1b030a3 	lsrs	r3, r3, #1
4000d674:	e1a02062 	rrx	r2, r2
4000d678:	e3a00601 	mov	r0, #1048576	; 0x100000
4000d67c:	e3a0c702 	mov	ip, #524288	; 0x80000
4000d680:	e056e002 	subs	lr, r6, r2
4000d684:	e0d5e003 	sbcs	lr, r5, r3
4000d688:	20466002 	subcs	r6, r6, r2
4000d68c:	21a0500e 	movcs	r5, lr
4000d690:	2180000c 	orrcs	r0, r0, ip
4000d694:	e1b030a3 	lsrs	r3, r3, #1
4000d698:	e1a02062 	rrx	r2, r2
4000d69c:	e056e002 	subs	lr, r6, r2
4000d6a0:	e0d5e003 	sbcs	lr, r5, r3
4000d6a4:	20466002 	subcs	r6, r6, r2
4000d6a8:	21a0500e 	movcs	r5, lr
4000d6ac:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000d6b0:	e1b030a3 	lsrs	r3, r3, #1
4000d6b4:	e1a02062 	rrx	r2, r2
4000d6b8:	e056e002 	subs	lr, r6, r2
4000d6bc:	e0d5e003 	sbcs	lr, r5, r3
4000d6c0:	20466002 	subcs	r6, r6, r2
4000d6c4:	21a0500e 	movcs	r5, lr
4000d6c8:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000d6cc:	e1b030a3 	lsrs	r3, r3, #1
4000d6d0:	e1a02062 	rrx	r2, r2
4000d6d4:	e056e002 	subs	lr, r6, r2
4000d6d8:	e0d5e003 	sbcs	lr, r5, r3
4000d6dc:	20466002 	subcs	r6, r6, r2
4000d6e0:	21a0500e 	movcs	r5, lr
4000d6e4:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000d6e8:	e195e006 	orrs	lr, r5, r6
4000d6ec:	0a00000d 	beq	4000d728 <__aeabi_ddiv+0x134>
4000d6f0:	e1a05205 	lsl	r5, r5, #4
4000d6f4:	e1855e26 	orr	r5, r5, r6, lsr #28
4000d6f8:	e1a06206 	lsl	r6, r6, #4
4000d6fc:	e1a03183 	lsl	r3, r3, #3
4000d700:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000d704:	e1a02182 	lsl	r2, r2, #3
4000d708:	e1b0c22c 	lsrs	ip, ip, #4
4000d70c:	1affffdb 	bne	4000d680 <__aeabi_ddiv+0x8c>
4000d710:	e3110601 	tst	r1, #1048576	; 0x100000
4000d714:	1a000006 	bne	4000d734 <__aeabi_ddiv+0x140>
4000d718:	e1811000 	orr	r1, r1, r0
4000d71c:	e3a00000 	mov	r0, #0
4000d720:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000d724:	eaffffd5 	b	4000d680 <__aeabi_ddiv+0x8c>
4000d728:	e3110601 	tst	r1, #1048576	; 0x100000
4000d72c:	01811000 	orreq	r1, r1, r0
4000d730:	03a00000 	moveq	r0, #0
4000d734:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d738:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d73c:	8affff43 	bhi	4000d450 <__aeabi_dmul+0xec>
4000d740:	e055c003 	subs	ip, r5, r3
4000d744:	0056c002 	subseq	ip, r6, r2
4000d748:	01b0c0a0 	lsrseq	ip, r0, #1
4000d74c:	e2b00000 	adcs	r0, r0, #0
4000d750:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d754:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d758:	e12fff1e 	bx	lr
4000d75c:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000d760:	e18e1621 	orr	r1, lr, r1, lsr #12
4000d764:	e09440ac 	adds	r4, r4, ip, lsr #1
4000d768:	c074500c 	rsbsgt	r5, r4, ip
4000d76c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d770:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d774:	c12fff1e 	bxgt	lr
4000d778:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d77c:	e3a0e000 	mov	lr, #0
4000d780:	e2544001 	subs	r4, r4, #1
4000d784:	eaffff31 	b	4000d450 <__aeabi_dmul+0xec>
4000d788:	e185e006 	orr	lr, r5, r6
4000d78c:	eaffff2f 	b	4000d450 <__aeabi_dmul+0xec>
4000d790:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d794:	e134000c 	teq	r4, ip
4000d798:	0135000c 	teqeq	r5, ip
4000d79c:	0affff90 	beq	4000d5e4 <__aeabi_dmul+0x280>
4000d7a0:	e134000c 	teq	r4, ip
4000d7a4:	1a000006 	bne	4000d7c4 <__aeabi_ddiv+0x1d0>
4000d7a8:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d7ac:	1affff8c 	bne	4000d5e4 <__aeabi_dmul+0x280>
4000d7b0:	e135000c 	teq	r5, ip
4000d7b4:	1affff83 	bne	4000d5c8 <__aeabi_dmul+0x264>
4000d7b8:	e1a00002 	mov	r0, r2
4000d7bc:	e1a01003 	mov	r1, r3
4000d7c0:	eaffff87 	b	4000d5e4 <__aeabi_dmul+0x280>
4000d7c4:	e135000c 	teq	r5, ip
4000d7c8:	1a000004 	bne	4000d7e0 <__aeabi_ddiv+0x1ec>
4000d7cc:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d7d0:	0affff68 	beq	4000d578 <__aeabi_dmul+0x214>
4000d7d4:	e1a00002 	mov	r0, r2
4000d7d8:	e1a01003 	mov	r1, r3
4000d7dc:	eaffff80 	b	4000d5e4 <__aeabi_dmul+0x280>
4000d7e0:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d7e4:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d7e8:	1affff48 	bne	4000d510 <__aeabi_dmul+0x1ac>
4000d7ec:	e1904081 	orrs	r4, r0, r1, lsl #1
4000d7f0:	1affff74 	bne	4000d5c8 <__aeabi_dmul+0x264>
4000d7f4:	e1925083 	orrs	r5, r2, r3, lsl #1
4000d7f8:	1affff5e 	bne	4000d578 <__aeabi_dmul+0x214>
4000d7fc:	eaffff78 	b	4000d5e4 <__aeabi_dmul+0x280>

4000d800 <__gedf2>:
4000d800:	e3e0c000 	mvn	ip, #0
4000d804:	ea000002 	b	4000d814 <__cmpdf2+0x4>

4000d808 <__ledf2>:
4000d808:	e3a0c001 	mov	ip, #1
4000d80c:	ea000000 	b	4000d814 <__cmpdf2+0x4>

4000d810 <__cmpdf2>:
4000d810:	e3a0c001 	mov	ip, #1
4000d814:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000d818:	e1a0c081 	lsl	ip, r1, #1
4000d81c:	e1f0cacc 	mvns	ip, ip, asr #21
4000d820:	e1a0c083 	lsl	ip, r3, #1
4000d824:	11f0cacc 	mvnsne	ip, ip, asr #21
4000d828:	0a00000e 	beq	4000d868 <__cmpdf2+0x58>
4000d82c:	e28dd004 	add	sp, sp, #4
4000d830:	e190c081 	orrs	ip, r0, r1, lsl #1
4000d834:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000d838:	11310003 	teqne	r1, r3
4000d83c:	01300002 	teqeq	r0, r2
4000d840:	03a00000 	moveq	r0, #0
4000d844:	012fff1e 	bxeq	lr
4000d848:	e3700000 	cmn	r0, #0
4000d84c:	e1310003 	teq	r1, r3
4000d850:	51510003 	cmppl	r1, r3
4000d854:	01500002 	cmpeq	r0, r2
4000d858:	21a00fc3 	asrcs	r0, r3, #31
4000d85c:	31e00fc3 	mvncc	r0, r3, asr #31
4000d860:	e3800001 	orr	r0, r0, #1
4000d864:	e12fff1e 	bx	lr
4000d868:	e1a0c081 	lsl	ip, r1, #1
4000d86c:	e1f0cacc 	mvns	ip, ip, asr #21
4000d870:	1a000001 	bne	4000d87c <__cmpdf2+0x6c>
4000d874:	e190c601 	orrs	ip, r0, r1, lsl #12
4000d878:	1a000004 	bne	4000d890 <__cmpdf2+0x80>
4000d87c:	e1a0c083 	lsl	ip, r3, #1
4000d880:	e1f0cacc 	mvns	ip, ip, asr #21
4000d884:	1affffe8 	bne	4000d82c <__cmpdf2+0x1c>
4000d888:	e192c603 	orrs	ip, r2, r3, lsl #12
4000d88c:	0affffe6 	beq	4000d82c <__cmpdf2+0x1c>
4000d890:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000d894:	e12fff1e 	bx	lr

4000d898 <__aeabi_cdrcmple>:
4000d898:	e1a0c000 	mov	ip, r0
4000d89c:	e1a00002 	mov	r0, r2
4000d8a0:	e1a0200c 	mov	r2, ip
4000d8a4:	e1a0c001 	mov	ip, r1
4000d8a8:	e1a01003 	mov	r1, r3
4000d8ac:	e1a0300c 	mov	r3, ip
4000d8b0:	eaffffff 	b	4000d8b4 <__aeabi_cdcmpeq>

4000d8b4 <__aeabi_cdcmpeq>:
4000d8b4:	e92d4001 	push	{r0, lr}
4000d8b8:	ebffffd4 	bl	4000d810 <__cmpdf2>
4000d8bc:	e3500000 	cmp	r0, #0
4000d8c0:	43700000 	cmnmi	r0, #0
4000d8c4:	e8bd4001 	pop	{r0, lr}
4000d8c8:	e12fff1e 	bx	lr

4000d8cc <__aeabi_dcmpeq>:
4000d8cc:	e52de008 	str	lr, [sp, #-8]!
4000d8d0:	ebfffff7 	bl	4000d8b4 <__aeabi_cdcmpeq>
4000d8d4:	03a00001 	moveq	r0, #1
4000d8d8:	13a00000 	movne	r0, #0
4000d8dc:	e49de008 	ldr	lr, [sp], #8
4000d8e0:	e12fff1e 	bx	lr

4000d8e4 <__aeabi_dcmplt>:
4000d8e4:	e52de008 	str	lr, [sp, #-8]!
4000d8e8:	ebfffff1 	bl	4000d8b4 <__aeabi_cdcmpeq>
4000d8ec:	33a00001 	movcc	r0, #1
4000d8f0:	23a00000 	movcs	r0, #0
4000d8f4:	e49de008 	ldr	lr, [sp], #8
4000d8f8:	e12fff1e 	bx	lr

4000d8fc <__aeabi_dcmple>:
4000d8fc:	e52de008 	str	lr, [sp, #-8]!
4000d900:	ebffffeb 	bl	4000d8b4 <__aeabi_cdcmpeq>
4000d904:	93a00001 	movls	r0, #1
4000d908:	83a00000 	movhi	r0, #0
4000d90c:	e49de008 	ldr	lr, [sp], #8
4000d910:	e12fff1e 	bx	lr

4000d914 <__aeabi_dcmpge>:
4000d914:	e52de008 	str	lr, [sp, #-8]!
4000d918:	ebffffde 	bl	4000d898 <__aeabi_cdrcmple>
4000d91c:	93a00001 	movls	r0, #1
4000d920:	83a00000 	movhi	r0, #0
4000d924:	e49de008 	ldr	lr, [sp], #8
4000d928:	e12fff1e 	bx	lr

4000d92c <__aeabi_dcmpgt>:
4000d92c:	e52de008 	str	lr, [sp, #-8]!
4000d930:	ebffffd8 	bl	4000d898 <__aeabi_cdrcmple>
4000d934:	33a00001 	movcc	r0, #1
4000d938:	23a00000 	movcs	r0, #0
4000d93c:	e49de008 	ldr	lr, [sp], #8
4000d940:	e12fff1e 	bx	lr

4000d944 <__aeabi_d2iz>:
4000d944:	e1a02081 	lsl	r2, r1, #1
4000d948:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000d94c:	2a00000c 	bcs	4000d984 <__aeabi_d2iz+0x40>
4000d950:	5a000009 	bpl	4000d97c <__aeabi_d2iz+0x38>
4000d954:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000d958:	e0532ac2 	subs	r2, r3, r2, asr #21
4000d95c:	9a00000a 	bls	4000d98c <__aeabi_d2iz+0x48>
4000d960:	e1a03581 	lsl	r3, r1, #11
4000d964:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000d968:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000d96c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000d970:	e1a00233 	lsr	r0, r3, r2
4000d974:	12600000 	rsbne	r0, r0, #0
4000d978:	e12fff1e 	bx	lr
4000d97c:	e3a00000 	mov	r0, #0
4000d980:	e12fff1e 	bx	lr
4000d984:	e1900601 	orrs	r0, r0, r1, lsl #12
4000d988:	1a000002 	bne	4000d998 <__aeabi_d2iz+0x54>
4000d98c:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000d990:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000d994:	e12fff1e 	bx	lr
4000d998:	e3a00000 	mov	r0, #0
4000d99c:	e12fff1e 	bx	lr

4000d9a0 <__aeabi_uldivmod>:
4000d9a0:	e3530000 	cmp	r3, #0
4000d9a4:	03520000 	cmpeq	r2, #0
4000d9a8:	1a000004 	bne	4000d9c0 <__aeabi_uldivmod+0x20>
4000d9ac:	e3510000 	cmp	r1, #0
4000d9b0:	03500000 	cmpeq	r0, #0
4000d9b4:	13e01000 	mvnne	r1, #0
4000d9b8:	13e00000 	mvnne	r0, #0
4000d9bc:	eafffd60 	b	4000cf44 <__aeabi_idiv0>
4000d9c0:	e24dd008 	sub	sp, sp, #8
4000d9c4:	e92d6000 	push	{sp, lr}
4000d9c8:	eb000014 	bl	4000da20 <__gnu_uldivmod_helper>
4000d9cc:	e59de004 	ldr	lr, [sp, #4]
4000d9d0:	e28dd008 	add	sp, sp, #8
4000d9d4:	e8bd000c 	pop	{r2, r3}
4000d9d8:	e12fff1e 	bx	lr

4000d9dc <__gnu_ldivmod_helper>:
4000d9dc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000d9e0:	e59d9020 	ldr	r9, [sp, #32]
4000d9e4:	e1a08002 	mov	r8, r2
4000d9e8:	e1a0a003 	mov	sl, r3
4000d9ec:	e1a06000 	mov	r6, r0
4000d9f0:	e1a07001 	mov	r7, r1
4000d9f4:	eb000019 	bl	4000da60 <__divdi3>
4000d9f8:	e0030198 	mul	r3, r8, r1
4000d9fc:	e1a02000 	mov	r2, r0
4000da00:	e0854098 	umull	r4, r5, r8, r0
4000da04:	e022329a 	mla	r2, sl, r2, r3
4000da08:	e0825005 	add	r5, r2, r5
4000da0c:	e0564004 	subs	r4, r6, r4
4000da10:	e0c75005 	sbc	r5, r7, r5
4000da14:	e8890030 	stm	r9, {r4, r5}
4000da18:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000da1c:	e12fff1e 	bx	lr

4000da20 <__gnu_uldivmod_helper>:
4000da20:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000da24:	e59d9020 	ldr	r9, [sp, #32]
4000da28:	e1a06000 	mov	r6, r0
4000da2c:	e1a07001 	mov	r7, r1
4000da30:	e1a08002 	mov	r8, r2
4000da34:	e1a04003 	mov	r4, r3
4000da38:	eb00013c 	bl	4000df30 <__udivdi3>
4000da3c:	e0030490 	mul	r3, r0, r4
4000da40:	e0854890 	umull	r4, r5, r0, r8
4000da44:	e0283891 	mla	r8, r1, r8, r3
4000da48:	e0885005 	add	r5, r8, r5
4000da4c:	e0564004 	subs	r4, r6, r4
4000da50:	e0c75005 	sbc	r5, r7, r5
4000da54:	e8890030 	stm	r9, {r4, r5}
4000da58:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000da5c:	e12fff1e 	bx	lr

4000da60 <__divdi3>:
4000da60:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000da64:	e2704000 	rsbs	r4, r0, #0
4000da68:	e2e15000 	rsc	r5, r1, #0
4000da6c:	e3510000 	cmp	r1, #0
4000da70:	e3e06000 	mvn	r6, #0
4000da74:	a1a04000 	movge	r4, r0
4000da78:	a1a05001 	movge	r5, r1
4000da7c:	a3a06000 	movge	r6, #0
4000da80:	e3530000 	cmp	r3, #0
4000da84:	e24dd014 	sub	sp, sp, #20
4000da88:	ba000098 	blt	4000dcf0 <__divdi3+0x290>
4000da8c:	e3530000 	cmp	r3, #0
4000da90:	e1a0c004 	mov	ip, r4
4000da94:	e1a0b005 	mov	fp, r5
4000da98:	e1a0a002 	mov	sl, r2
4000da9c:	e1a01003 	mov	r1, r3
4000daa0:	e1a08002 	mov	r8, r2
4000daa4:	e1a07004 	mov	r7, r4
4000daa8:	e1a09005 	mov	r9, r5
4000daac:	1a000040 	bne	4000dbb4 <__divdi3+0x154>
4000dab0:	e1520005 	cmp	r2, r5
4000dab4:	9a000052 	bls	4000dc04 <__divdi3+0x1a4>
4000dab8:	e1a00002 	mov	r0, r2
4000dabc:	eb000237 	bl	4000e3a0 <__clzsi2>
4000dac0:	e3500000 	cmp	r0, #0
4000dac4:	12603020 	rsbne	r3, r0, #32
4000dac8:	11a03334 	lsrne	r3, r4, r3
4000dacc:	11a0801a 	lslne	r8, sl, r0
4000dad0:	11839015 	orrne	r9, r3, r5, lsl r0
4000dad4:	11a07014 	lslne	r7, r4, r0
4000dad8:	e1a04828 	lsr	r4, r8, #16
4000dadc:	e1a01004 	mov	r1, r4
4000dae0:	e1a00009 	mov	r0, r9
4000dae4:	ebfffcd1 	bl	4000ce30 <__aeabi_uidiv>
4000dae8:	e1a01004 	mov	r1, r4
4000daec:	e1a0b000 	mov	fp, r0
4000daf0:	e1a00009 	mov	r0, r9
4000daf4:	ebfffd0a 	bl	4000cf24 <__aeabi_uidivmod>
4000daf8:	e1a0a808 	lsl	sl, r8, #16
4000dafc:	e1a0a82a 	lsr	sl, sl, #16
4000db00:	e0000b9a 	mul	r0, sl, fp
4000db04:	e1a02827 	lsr	r2, r7, #16
4000db08:	e1821801 	orr	r1, r2, r1, lsl #16
4000db0c:	e1500001 	cmp	r0, r1
4000db10:	9a000007 	bls	4000db34 <__divdi3+0xd4>
4000db14:	e0911008 	adds	r1, r1, r8
4000db18:	e24b3001 	sub	r3, fp, #1
4000db1c:	2a000003 	bcs	4000db30 <__divdi3+0xd0>
4000db20:	e1500001 	cmp	r0, r1
4000db24:	824bb002 	subhi	fp, fp, #2
4000db28:	80811008 	addhi	r1, r1, r8
4000db2c:	8a000000 	bhi	4000db34 <__divdi3+0xd4>
4000db30:	e1a0b003 	mov	fp, r3
4000db34:	e0609001 	rsb	r9, r0, r1
4000db38:	e1a00009 	mov	r0, r9
4000db3c:	e1a01004 	mov	r1, r4
4000db40:	ebfffcba 	bl	4000ce30 <__aeabi_uidiv>
4000db44:	e1a01004 	mov	r1, r4
4000db48:	e1a05000 	mov	r5, r0
4000db4c:	e1a00009 	mov	r0, r9
4000db50:	ebfffcf3 	bl	4000cf24 <__aeabi_uidivmod>
4000db54:	e00a0a95 	mul	sl, r5, sl
4000db58:	e1a07807 	lsl	r7, r7, #16
4000db5c:	e1a07827 	lsr	r7, r7, #16
4000db60:	e1871801 	orr	r1, r7, r1, lsl #16
4000db64:	e15a0001 	cmp	sl, r1
4000db68:	9a000006 	bls	4000db88 <__divdi3+0x128>
4000db6c:	e0918008 	adds	r8, r1, r8
4000db70:	e2453001 	sub	r3, r5, #1
4000db74:	2a000002 	bcs	4000db84 <__divdi3+0x124>
4000db78:	e15a0008 	cmp	sl, r8
4000db7c:	82455002 	subhi	r5, r5, #2
4000db80:	8a000000 	bhi	4000db88 <__divdi3+0x128>
4000db84:	e1a05003 	mov	r5, r3
4000db88:	e185380b 	orr	r3, r5, fp, lsl #16
4000db8c:	e3a04000 	mov	r4, #0
4000db90:	e3560000 	cmp	r6, #0
4000db94:	e1a00003 	mov	r0, r3
4000db98:	e1a01004 	mov	r1, r4
4000db9c:	0a000001 	beq	4000dba8 <__divdi3+0x148>
4000dba0:	e2700000 	rsbs	r0, r0, #0
4000dba4:	e2e11000 	rsc	r1, r1, #0
4000dba8:	e28dd014 	add	sp, sp, #20
4000dbac:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dbb0:	e12fff1e 	bx	lr
4000dbb4:	e1530005 	cmp	r3, r5
4000dbb8:	83a04000 	movhi	r4, #0
4000dbbc:	81a03004 	movhi	r3, r4
4000dbc0:	8afffff2 	bhi	4000db90 <__divdi3+0x130>
4000dbc4:	e1a00003 	mov	r0, r3
4000dbc8:	e58d100c 	str	r1, [sp, #12]
4000dbcc:	e58dc008 	str	ip, [sp, #8]
4000dbd0:	eb0001f2 	bl	4000e3a0 <__clzsi2>
4000dbd4:	e2505000 	subs	r5, r0, #0
4000dbd8:	e59d100c 	ldr	r1, [sp, #12]
4000dbdc:	e59dc008 	ldr	ip, [sp, #8]
4000dbe0:	1a00007f 	bne	4000dde4 <__divdi3+0x384>
4000dbe4:	e151000b 	cmp	r1, fp
4000dbe8:	215a000c 	cmpcs	sl, ip
4000dbec:	83a04000 	movhi	r4, #0
4000dbf0:	93a04001 	movls	r4, #1
4000dbf4:	93a03001 	movls	r3, #1
4000dbf8:	91a04005 	movls	r4, r5
4000dbfc:	81a03004 	movhi	r3, r4
4000dc00:	eaffffe2 	b	4000db90 <__divdi3+0x130>
4000dc04:	e3520000 	cmp	r2, #0
4000dc08:	1a000003 	bne	4000dc1c <__divdi3+0x1bc>
4000dc0c:	e1a01002 	mov	r1, r2
4000dc10:	e3a00001 	mov	r0, #1
4000dc14:	ebfffc85 	bl	4000ce30 <__aeabi_uidiv>
4000dc18:	e1a08000 	mov	r8, r0
4000dc1c:	e1a00008 	mov	r0, r8
4000dc20:	eb0001de 	bl	4000e3a0 <__clzsi2>
4000dc24:	e2503000 	subs	r3, r0, #0
4000dc28:	1a000034 	bne	4000dd00 <__divdi3+0x2a0>
4000dc2c:	e1a0a808 	lsl	sl, r8, #16
4000dc30:	e0689009 	rsb	r9, r8, r9
4000dc34:	e1a0a82a 	lsr	sl, sl, #16
4000dc38:	e1a05828 	lsr	r5, r8, #16
4000dc3c:	e3a04001 	mov	r4, #1
4000dc40:	e1a01005 	mov	r1, r5
4000dc44:	e1a00009 	mov	r0, r9
4000dc48:	ebfffc78 	bl	4000ce30 <__aeabi_uidiv>
4000dc4c:	e1a01005 	mov	r1, r5
4000dc50:	e1a0b000 	mov	fp, r0
4000dc54:	e1a00009 	mov	r0, r9
4000dc58:	ebfffcb1 	bl	4000cf24 <__aeabi_uidivmod>
4000dc5c:	e0000b9a 	mul	r0, sl, fp
4000dc60:	e1a02827 	lsr	r2, r7, #16
4000dc64:	e1821801 	orr	r1, r2, r1, lsl #16
4000dc68:	e1500001 	cmp	r0, r1
4000dc6c:	9a000006 	bls	4000dc8c <__divdi3+0x22c>
4000dc70:	e0911008 	adds	r1, r1, r8
4000dc74:	e24b3001 	sub	r3, fp, #1
4000dc78:	2a0000a4 	bcs	4000df10 <__divdi3+0x4b0>
4000dc7c:	e1500001 	cmp	r0, r1
4000dc80:	824bb002 	subhi	fp, fp, #2
4000dc84:	80811008 	addhi	r1, r1, r8
4000dc88:	9a0000a0 	bls	4000df10 <__divdi3+0x4b0>
4000dc8c:	e0602001 	rsb	r2, r0, r1
4000dc90:	e1a00002 	mov	r0, r2
4000dc94:	e1a01005 	mov	r1, r5
4000dc98:	e58d200c 	str	r2, [sp, #12]
4000dc9c:	ebfffc63 	bl	4000ce30 <__aeabi_uidiv>
4000dca0:	e59d200c 	ldr	r2, [sp, #12]
4000dca4:	e1a09000 	mov	r9, r0
4000dca8:	e1a01005 	mov	r1, r5
4000dcac:	e1a00002 	mov	r0, r2
4000dcb0:	ebfffc9b 	bl	4000cf24 <__aeabi_uidivmod>
4000dcb4:	e00a0a99 	mul	sl, r9, sl
4000dcb8:	e1a07807 	lsl	r7, r7, #16
4000dcbc:	e1a07827 	lsr	r7, r7, #16
4000dcc0:	e1871801 	orr	r1, r7, r1, lsl #16
4000dcc4:	e15a0001 	cmp	sl, r1
4000dcc8:	9a000006 	bls	4000dce8 <__divdi3+0x288>
4000dccc:	e0918008 	adds	r8, r1, r8
4000dcd0:	e2493001 	sub	r3, r9, #1
4000dcd4:	2a000002 	bcs	4000dce4 <__divdi3+0x284>
4000dcd8:	e15a0008 	cmp	sl, r8
4000dcdc:	82499002 	subhi	r9, r9, #2
4000dce0:	8a000000 	bhi	4000dce8 <__divdi3+0x288>
4000dce4:	e1a09003 	mov	r9, r3
4000dce8:	e189380b 	orr	r3, r9, fp, lsl #16
4000dcec:	eaffffa7 	b	4000db90 <__divdi3+0x130>
4000dcf0:	e1e06006 	mvn	r6, r6
4000dcf4:	e2722000 	rsbs	r2, r2, #0
4000dcf8:	e2e33000 	rsc	r3, r3, #0
4000dcfc:	eaffff62 	b	4000da8c <__divdi3+0x2c>
4000dd00:	e1a08318 	lsl	r8, r8, r3
4000dd04:	e263b020 	rsb	fp, r3, #32
4000dd08:	e1a04b39 	lsr	r4, r9, fp
4000dd0c:	e1a0bb37 	lsr	fp, r7, fp
4000dd10:	e1a05828 	lsr	r5, r8, #16
4000dd14:	e1a01005 	mov	r1, r5
4000dd18:	e1a00004 	mov	r0, r4
4000dd1c:	e18bb319 	orr	fp, fp, r9, lsl r3
4000dd20:	e1a07317 	lsl	r7, r7, r3
4000dd24:	ebfffc41 	bl	4000ce30 <__aeabi_uidiv>
4000dd28:	e1a01005 	mov	r1, r5
4000dd2c:	e1a03000 	mov	r3, r0
4000dd30:	e1a00004 	mov	r0, r4
4000dd34:	e58d3004 	str	r3, [sp, #4]
4000dd38:	ebfffc79 	bl	4000cf24 <__aeabi_uidivmod>
4000dd3c:	e1a0a808 	lsl	sl, r8, #16
4000dd40:	e59d3004 	ldr	r3, [sp, #4]
4000dd44:	e1a0a82a 	lsr	sl, sl, #16
4000dd48:	e000039a 	mul	r0, sl, r3
4000dd4c:	e1a0282b 	lsr	r2, fp, #16
4000dd50:	e1821801 	orr	r1, r2, r1, lsl #16
4000dd54:	e1500001 	cmp	r0, r1
4000dd58:	9a000006 	bls	4000dd78 <__divdi3+0x318>
4000dd5c:	e0911008 	adds	r1, r1, r8
4000dd60:	e2432001 	sub	r2, r3, #1
4000dd64:	2a00006f 	bcs	4000df28 <__divdi3+0x4c8>
4000dd68:	e1500001 	cmp	r0, r1
4000dd6c:	82433002 	subhi	r3, r3, #2
4000dd70:	80811008 	addhi	r1, r1, r8
4000dd74:	9a00006b 	bls	4000df28 <__divdi3+0x4c8>
4000dd78:	e0609001 	rsb	r9, r0, r1
4000dd7c:	e1a00009 	mov	r0, r9
4000dd80:	e1a01005 	mov	r1, r5
4000dd84:	e58d3004 	str	r3, [sp, #4]
4000dd88:	ebfffc28 	bl	4000ce30 <__aeabi_uidiv>
4000dd8c:	e1a01005 	mov	r1, r5
4000dd90:	e1a04000 	mov	r4, r0
4000dd94:	e1a00009 	mov	r0, r9
4000dd98:	ebfffc61 	bl	4000cf24 <__aeabi_uidivmod>
4000dd9c:	e009049a 	mul	r9, sl, r4
4000dda0:	e1a0b80b 	lsl	fp, fp, #16
4000dda4:	e1a0b82b 	lsr	fp, fp, #16
4000dda8:	e18b1801 	orr	r1, fp, r1, lsl #16
4000ddac:	e1590001 	cmp	r9, r1
4000ddb0:	e59d3004 	ldr	r3, [sp, #4]
4000ddb4:	9a000007 	bls	4000ddd8 <__divdi3+0x378>
4000ddb8:	e0911008 	adds	r1, r1, r8
4000ddbc:	e2442001 	sub	r2, r4, #1
4000ddc0:	2a000003 	bcs	4000ddd4 <__divdi3+0x374>
4000ddc4:	e1590001 	cmp	r9, r1
4000ddc8:	82444002 	subhi	r4, r4, #2
4000ddcc:	80811008 	addhi	r1, r1, r8
4000ddd0:	8a000000 	bhi	4000ddd8 <__divdi3+0x378>
4000ddd4:	e1a04002 	mov	r4, r2
4000ddd8:	e0699001 	rsb	r9, r9, r1
4000dddc:	e1844803 	orr	r4, r4, r3, lsl #16
4000dde0:	eaffff96 	b	4000dc40 <__divdi3+0x1e0>
4000dde4:	e2653020 	rsb	r3, r5, #32
4000dde8:	e1a0833a 	lsr	r8, sl, r3
4000ddec:	e1888511 	orr	r8, r8, r1, lsl r5
4000ddf0:	e1a0233b 	lsr	r2, fp, r3
4000ddf4:	e1a03337 	lsr	r3, r7, r3
4000ddf8:	e1a09828 	lsr	r9, r8, #16
4000ddfc:	e1a01009 	mov	r1, r9
4000de00:	e1a00002 	mov	r0, r2
4000de04:	e183b51b 	orr	fp, r3, fp, lsl r5
4000de08:	e58d200c 	str	r2, [sp, #12]
4000de0c:	ebfffc07 	bl	4000ce30 <__aeabi_uidiv>
4000de10:	e59d200c 	ldr	r2, [sp, #12]
4000de14:	e1a03000 	mov	r3, r0
4000de18:	e1a01009 	mov	r1, r9
4000de1c:	e1a00002 	mov	r0, r2
4000de20:	e58d3004 	str	r3, [sp, #4]
4000de24:	ebfffc3e 	bl	4000cf24 <__aeabi_uidivmod>
4000de28:	e1a04808 	lsl	r4, r8, #16
4000de2c:	e59d3004 	ldr	r3, [sp, #4]
4000de30:	e1a04824 	lsr	r4, r4, #16
4000de34:	e0000394 	mul	r0, r4, r3
4000de38:	e1a0282b 	lsr	r2, fp, #16
4000de3c:	e1821801 	orr	r1, r2, r1, lsl #16
4000de40:	e1500001 	cmp	r0, r1
4000de44:	e1a0a51a 	lsl	sl, sl, r5
4000de48:	9a000006 	bls	4000de68 <__divdi3+0x408>
4000de4c:	e0911008 	adds	r1, r1, r8
4000de50:	e2432001 	sub	r2, r3, #1
4000de54:	2a000031 	bcs	4000df20 <__divdi3+0x4c0>
4000de58:	e1500001 	cmp	r0, r1
4000de5c:	82433002 	subhi	r3, r3, #2
4000de60:	80811008 	addhi	r1, r1, r8
4000de64:	9a00002d 	bls	4000df20 <__divdi3+0x4c0>
4000de68:	e060c001 	rsb	ip, r0, r1
4000de6c:	e1a0000c 	mov	r0, ip
4000de70:	e1a01009 	mov	r1, r9
4000de74:	e98d1008 	stmib	sp, {r3, ip}
4000de78:	ebfffbec 	bl	4000ce30 <__aeabi_uidiv>
4000de7c:	e59dc008 	ldr	ip, [sp, #8]
4000de80:	e1a02000 	mov	r2, r0
4000de84:	e1a01009 	mov	r1, r9
4000de88:	e1a0000c 	mov	r0, ip
4000de8c:	e58d200c 	str	r2, [sp, #12]
4000de90:	ebfffc23 	bl	4000cf24 <__aeabi_uidivmod>
4000de94:	e59d200c 	ldr	r2, [sp, #12]
4000de98:	e0040492 	mul	r4, r2, r4
4000de9c:	e1a0b80b 	lsl	fp, fp, #16
4000dea0:	e1a0c82b 	lsr	ip, fp, #16
4000dea4:	e18cc801 	orr	ip, ip, r1, lsl #16
4000dea8:	e154000c 	cmp	r4, ip
4000deac:	e59d3004 	ldr	r3, [sp, #4]
4000deb0:	9a000006 	bls	4000ded0 <__divdi3+0x470>
4000deb4:	e09cc008 	adds	ip, ip, r8
4000deb8:	e2421001 	sub	r1, r2, #1
4000debc:	2a000015 	bcs	4000df18 <__divdi3+0x4b8>
4000dec0:	e154000c 	cmp	r4, ip
4000dec4:	82422002 	subhi	r2, r2, #2
4000dec8:	808cc008 	addhi	ip, ip, r8
4000decc:	9a000011 	bls	4000df18 <__divdi3+0x4b8>
4000ded0:	e1821803 	orr	r1, r2, r3, lsl #16
4000ded4:	e0832a91 	umull	r2, r3, r1, sl
4000ded8:	e064400c 	rsb	r4, r4, ip
4000dedc:	e1540003 	cmp	r4, r3
4000dee0:	3a000007 	bcc	4000df04 <__divdi3+0x4a4>
4000dee4:	13a04000 	movne	r4, #0
4000dee8:	03a04001 	moveq	r4, #1
4000deec:	e1520517 	cmp	r2, r7, lsl r5
4000def0:	93a04000 	movls	r4, #0
4000def4:	82044001 	andhi	r4, r4, #1
4000def8:	e3540000 	cmp	r4, #0
4000defc:	01a03001 	moveq	r3, r1
4000df00:	0affff22 	beq	4000db90 <__divdi3+0x130>
4000df04:	e2413001 	sub	r3, r1, #1
4000df08:	e3a04000 	mov	r4, #0
4000df0c:	eaffff1f 	b	4000db90 <__divdi3+0x130>
4000df10:	e1a0b003 	mov	fp, r3
4000df14:	eaffff5c 	b	4000dc8c <__divdi3+0x22c>
4000df18:	e1a02001 	mov	r2, r1
4000df1c:	eaffffeb 	b	4000ded0 <__divdi3+0x470>
4000df20:	e1a03002 	mov	r3, r2
4000df24:	eaffffcf 	b	4000de68 <__divdi3+0x408>
4000df28:	e1a03002 	mov	r3, r2
4000df2c:	eaffff91 	b	4000dd78 <__divdi3+0x318>

4000df30 <__udivdi3>:
4000df30:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000df34:	e3530000 	cmp	r3, #0
4000df38:	e24dd00c 	sub	sp, sp, #12
4000df3c:	e1a07003 	mov	r7, r3
4000df40:	e1a08000 	mov	r8, r0
4000df44:	e1a05001 	mov	r5, r1
4000df48:	e1a06002 	mov	r6, r2
4000df4c:	e1a04002 	mov	r4, r2
4000df50:	e1a09000 	mov	r9, r0
4000df54:	e1a0a001 	mov	sl, r1
4000df58:	1a00003a 	bne	4000e048 <__udivdi3+0x118>
4000df5c:	e1520001 	cmp	r2, r1
4000df60:	9a000048 	bls	4000e088 <__udivdi3+0x158>
4000df64:	e1a00002 	mov	r0, r2
4000df68:	eb00010c 	bl	4000e3a0 <__clzsi2>
4000df6c:	e3500000 	cmp	r0, #0
4000df70:	1260a020 	rsbne	sl, r0, #32
4000df74:	11a0aa38 	lsrne	sl, r8, sl
4000df78:	11a04016 	lslne	r4, r6, r0
4000df7c:	118aa015 	orrne	sl, sl, r5, lsl r0
4000df80:	e1a05824 	lsr	r5, r4, #16
4000df84:	11a09018 	lslne	r9, r8, r0
4000df88:	e1a01005 	mov	r1, r5
4000df8c:	e1a0000a 	mov	r0, sl
4000df90:	ebfffba6 	bl	4000ce30 <__aeabi_uidiv>
4000df94:	e1a01005 	mov	r1, r5
4000df98:	e1a07000 	mov	r7, r0
4000df9c:	e1a0000a 	mov	r0, sl
4000dfa0:	ebfffbdf 	bl	4000cf24 <__aeabi_uidivmod>
4000dfa4:	e1a08804 	lsl	r8, r4, #16
4000dfa8:	e1a08828 	lsr	r8, r8, #16
4000dfac:	e0000798 	mul	r0, r8, r7
4000dfb0:	e1a03829 	lsr	r3, r9, #16
4000dfb4:	e1831801 	orr	r1, r3, r1, lsl #16
4000dfb8:	e1500001 	cmp	r0, r1
4000dfbc:	9a000007 	bls	4000dfe0 <__udivdi3+0xb0>
4000dfc0:	e0911004 	adds	r1, r1, r4
4000dfc4:	e2472001 	sub	r2, r7, #1
4000dfc8:	2a000003 	bcs	4000dfdc <__udivdi3+0xac>
4000dfcc:	e1500001 	cmp	r0, r1
4000dfd0:	82477002 	subhi	r7, r7, #2
4000dfd4:	80811004 	addhi	r1, r1, r4
4000dfd8:	8a000000 	bhi	4000dfe0 <__udivdi3+0xb0>
4000dfdc:	e1a07002 	mov	r7, r2
4000dfe0:	e060a001 	rsb	sl, r0, r1
4000dfe4:	e1a0000a 	mov	r0, sl
4000dfe8:	e1a01005 	mov	r1, r5
4000dfec:	ebfffb8f 	bl	4000ce30 <__aeabi_uidiv>
4000dff0:	e1a01005 	mov	r1, r5
4000dff4:	e1a06000 	mov	r6, r0
4000dff8:	e1a0000a 	mov	r0, sl
4000dffc:	ebfffbc8 	bl	4000cf24 <__aeabi_uidivmod>
4000e000:	e0080896 	mul	r8, r6, r8
4000e004:	e1a09809 	lsl	r9, r9, #16
4000e008:	e1a09829 	lsr	r9, r9, #16
4000e00c:	e1891801 	orr	r1, r9, r1, lsl #16
4000e010:	e1580001 	cmp	r8, r1
4000e014:	9a000005 	bls	4000e030 <__udivdi3+0x100>
4000e018:	e0914004 	adds	r4, r1, r4
4000e01c:	e2463001 	sub	r3, r6, #1
4000e020:	2a0000cc 	bcs	4000e358 <__udivdi3+0x428>
4000e024:	e1580004 	cmp	r8, r4
4000e028:	82466002 	subhi	r6, r6, #2
4000e02c:	9a0000c9 	bls	4000e358 <__udivdi3+0x428>
4000e030:	e1860807 	orr	r0, r6, r7, lsl #16
4000e034:	e3a06000 	mov	r6, #0
4000e038:	e1a01006 	mov	r1, r6
4000e03c:	e28dd00c 	add	sp, sp, #12
4000e040:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e044:	e12fff1e 	bx	lr
4000e048:	e1530001 	cmp	r3, r1
4000e04c:	83a06000 	movhi	r6, #0
4000e050:	81a00006 	movhi	r0, r6
4000e054:	8afffff7 	bhi	4000e038 <__udivdi3+0x108>
4000e058:	e1a00003 	mov	r0, r3
4000e05c:	eb0000cf 	bl	4000e3a0 <__clzsi2>
4000e060:	e2509000 	subs	r9, r0, #0
4000e064:	1a000042 	bne	4000e174 <__udivdi3+0x244>
4000e068:	e1570005 	cmp	r7, r5
4000e06c:	21560008 	cmpcs	r6, r8
4000e070:	83a06000 	movhi	r6, #0
4000e074:	93a06001 	movls	r6, #1
4000e078:	93a00001 	movls	r0, #1
4000e07c:	91a06009 	movls	r6, r9
4000e080:	81a00006 	movhi	r0, r6
4000e084:	eaffffeb 	b	4000e038 <__udivdi3+0x108>
4000e088:	e3520000 	cmp	r2, #0
4000e08c:	1a000003 	bne	4000e0a0 <__udivdi3+0x170>
4000e090:	e1a01002 	mov	r1, r2
4000e094:	e3a00001 	mov	r0, #1
4000e098:	ebfffb64 	bl	4000ce30 <__aeabi_uidiv>
4000e09c:	e1a04000 	mov	r4, r0
4000e0a0:	e1a00004 	mov	r0, r4
4000e0a4:	eb0000bd 	bl	4000e3a0 <__clzsi2>
4000e0a8:	e2503000 	subs	r3, r0, #0
4000e0ac:	1a000074 	bne	4000e284 <__udivdi3+0x354>
4000e0b0:	e1a0a804 	lsl	sl, r4, #16
4000e0b4:	e0645005 	rsb	r5, r4, r5
4000e0b8:	e1a0a82a 	lsr	sl, sl, #16
4000e0bc:	e1a07824 	lsr	r7, r4, #16
4000e0c0:	e3a06001 	mov	r6, #1
4000e0c4:	e1a01007 	mov	r1, r7
4000e0c8:	e1a00005 	mov	r0, r5
4000e0cc:	ebfffb57 	bl	4000ce30 <__aeabi_uidiv>
4000e0d0:	e1a01007 	mov	r1, r7
4000e0d4:	e1a08000 	mov	r8, r0
4000e0d8:	e1a00005 	mov	r0, r5
4000e0dc:	ebfffb90 	bl	4000cf24 <__aeabi_uidivmod>
4000e0e0:	e000089a 	mul	r0, sl, r8
4000e0e4:	e1a03829 	lsr	r3, r9, #16
4000e0e8:	e1831801 	orr	r1, r3, r1, lsl #16
4000e0ec:	e1500001 	cmp	r0, r1
4000e0f0:	9a000006 	bls	4000e110 <__udivdi3+0x1e0>
4000e0f4:	e0911004 	adds	r1, r1, r4
4000e0f8:	e2482001 	sub	r2, r8, #1
4000e0fc:	2a000097 	bcs	4000e360 <__udivdi3+0x430>
4000e100:	e1500001 	cmp	r0, r1
4000e104:	82488002 	subhi	r8, r8, #2
4000e108:	80811004 	addhi	r1, r1, r4
4000e10c:	9a000093 	bls	4000e360 <__udivdi3+0x430>
4000e110:	e060b001 	rsb	fp, r0, r1
4000e114:	e1a0000b 	mov	r0, fp
4000e118:	e1a01007 	mov	r1, r7
4000e11c:	ebfffb43 	bl	4000ce30 <__aeabi_uidiv>
4000e120:	e1a01007 	mov	r1, r7
4000e124:	e1a05000 	mov	r5, r0
4000e128:	e1a0000b 	mov	r0, fp
4000e12c:	ebfffb7c 	bl	4000cf24 <__aeabi_uidivmod>
4000e130:	e00a0a95 	mul	sl, r5, sl
4000e134:	e1a09809 	lsl	r9, r9, #16
4000e138:	e1a09829 	lsr	r9, r9, #16
4000e13c:	e1891801 	orr	r1, r9, r1, lsl #16
4000e140:	e15a0001 	cmp	sl, r1
4000e144:	9a000005 	bls	4000e160 <__udivdi3+0x230>
4000e148:	e0914004 	adds	r4, r1, r4
4000e14c:	e2453001 	sub	r3, r5, #1
4000e150:	2a000084 	bcs	4000e368 <__udivdi3+0x438>
4000e154:	e15a0004 	cmp	sl, r4
4000e158:	82455002 	subhi	r5, r5, #2
4000e15c:	9a000081 	bls	4000e368 <__udivdi3+0x438>
4000e160:	e1850808 	orr	r0, r5, r8, lsl #16
4000e164:	e1a01006 	mov	r1, r6
4000e168:	e28dd00c 	add	sp, sp, #12
4000e16c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e170:	e12fff1e 	bx	lr
4000e174:	e2693020 	rsb	r3, r9, #32
4000e178:	e1a02336 	lsr	r2, r6, r3
4000e17c:	e1827917 	orr	r7, r2, r7, lsl r9
4000e180:	e1a02335 	lsr	r2, r5, r3
4000e184:	e1a03338 	lsr	r3, r8, r3
4000e188:	e1a04827 	lsr	r4, r7, #16
4000e18c:	e1a01004 	mov	r1, r4
4000e190:	e1a00002 	mov	r0, r2
4000e194:	e1835915 	orr	r5, r3, r5, lsl r9
4000e198:	e58d2004 	str	r2, [sp, #4]
4000e19c:	ebfffb23 	bl	4000ce30 <__aeabi_uidiv>
4000e1a0:	e59d2004 	ldr	r2, [sp, #4]
4000e1a4:	e1a0b000 	mov	fp, r0
4000e1a8:	e1a01004 	mov	r1, r4
4000e1ac:	e1a00002 	mov	r0, r2
4000e1b0:	ebfffb5b 	bl	4000cf24 <__aeabi_uidivmod>
4000e1b4:	e1a0a807 	lsl	sl, r7, #16
4000e1b8:	e1a0a82a 	lsr	sl, sl, #16
4000e1bc:	e0000b9a 	mul	r0, sl, fp
4000e1c0:	e1a03825 	lsr	r3, r5, #16
4000e1c4:	e1831801 	orr	r1, r3, r1, lsl #16
4000e1c8:	e1500001 	cmp	r0, r1
4000e1cc:	e1a06916 	lsl	r6, r6, r9
4000e1d0:	9a000003 	bls	4000e1e4 <__udivdi3+0x2b4>
4000e1d4:	e0911007 	adds	r1, r1, r7
4000e1d8:	e24b2001 	sub	r2, fp, #1
4000e1dc:	3a000068 	bcc	4000e384 <__udivdi3+0x454>
4000e1e0:	e1a0b002 	mov	fp, r2
4000e1e4:	e0603001 	rsb	r3, r0, r1
4000e1e8:	e1a00003 	mov	r0, r3
4000e1ec:	e1a01004 	mov	r1, r4
4000e1f0:	e58d3004 	str	r3, [sp, #4]
4000e1f4:	ebfffb0d 	bl	4000ce30 <__aeabi_uidiv>
4000e1f8:	e59d3004 	ldr	r3, [sp, #4]
4000e1fc:	e1a02000 	mov	r2, r0
4000e200:	e1a01004 	mov	r1, r4
4000e204:	e1a00003 	mov	r0, r3
4000e208:	e58d2004 	str	r2, [sp, #4]
4000e20c:	ebfffb44 	bl	4000cf24 <__aeabi_uidivmod>
4000e210:	e59d2004 	ldr	r2, [sp, #4]
4000e214:	e00a0a92 	mul	sl, r2, sl
4000e218:	e1a05805 	lsl	r5, r5, #16
4000e21c:	e1a05825 	lsr	r5, r5, #16
4000e220:	e1851801 	orr	r1, r5, r1, lsl #16
4000e224:	e15a0001 	cmp	sl, r1
4000e228:	9a000003 	bls	4000e23c <__udivdi3+0x30c>
4000e22c:	e0911007 	adds	r1, r1, r7
4000e230:	e2423001 	sub	r3, r2, #1
4000e234:	3a00004d 	bcc	4000e370 <__udivdi3+0x440>
4000e238:	e1a02003 	mov	r2, r3
4000e23c:	e182080b 	orr	r0, r2, fp, lsl #16
4000e240:	e0854690 	umull	r4, r5, r0, r6
4000e244:	e06aa001 	rsb	sl, sl, r1
4000e248:	e15a0005 	cmp	sl, r5
4000e24c:	3a000006 	bcc	4000e26c <__udivdi3+0x33c>
4000e250:	13a06000 	movne	r6, #0
4000e254:	03a06001 	moveq	r6, #1
4000e258:	e1540918 	cmp	r4, r8, lsl r9
4000e25c:	93a06000 	movls	r6, #0
4000e260:	82066001 	andhi	r6, r6, #1
4000e264:	e3560000 	cmp	r6, #0
4000e268:	0affff72 	beq	4000e038 <__udivdi3+0x108>
4000e26c:	e3a06000 	mov	r6, #0
4000e270:	e2400001 	sub	r0, r0, #1
4000e274:	e1a01006 	mov	r1, r6
4000e278:	e28dd00c 	add	sp, sp, #12
4000e27c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e280:	e12fff1e 	bx	lr
4000e284:	e1a04314 	lsl	r4, r4, r3
4000e288:	e263b020 	rsb	fp, r3, #32
4000e28c:	e1a06b35 	lsr	r6, r5, fp
4000e290:	e1a0bb38 	lsr	fp, r8, fp
4000e294:	e1a07824 	lsr	r7, r4, #16
4000e298:	e1a01007 	mov	r1, r7
4000e29c:	e1a00006 	mov	r0, r6
4000e2a0:	e1a09318 	lsl	r9, r8, r3
4000e2a4:	e18bb315 	orr	fp, fp, r5, lsl r3
4000e2a8:	ebfffae0 	bl	4000ce30 <__aeabi_uidiv>
4000e2ac:	e1a01007 	mov	r1, r7
4000e2b0:	e1a08000 	mov	r8, r0
4000e2b4:	e1a00006 	mov	r0, r6
4000e2b8:	ebfffb19 	bl	4000cf24 <__aeabi_uidivmod>
4000e2bc:	e1a0a804 	lsl	sl, r4, #16
4000e2c0:	e1a0a82a 	lsr	sl, sl, #16
4000e2c4:	e000089a 	mul	r0, sl, r8
4000e2c8:	e1a0382b 	lsr	r3, fp, #16
4000e2cc:	e1831801 	orr	r1, r3, r1, lsl #16
4000e2d0:	e1500001 	cmp	r0, r1
4000e2d4:	9a000006 	bls	4000e2f4 <__udivdi3+0x3c4>
4000e2d8:	e0911004 	adds	r1, r1, r4
4000e2dc:	e2483001 	sub	r3, r8, #1
4000e2e0:	2a00002c 	bcs	4000e398 <__udivdi3+0x468>
4000e2e4:	e1500001 	cmp	r0, r1
4000e2e8:	82488002 	subhi	r8, r8, #2
4000e2ec:	80811004 	addhi	r1, r1, r4
4000e2f0:	9a000028 	bls	4000e398 <__udivdi3+0x468>
4000e2f4:	e0605001 	rsb	r5, r0, r1
4000e2f8:	e1a00005 	mov	r0, r5
4000e2fc:	e1a01007 	mov	r1, r7
4000e300:	ebfffaca 	bl	4000ce30 <__aeabi_uidiv>
4000e304:	e1a01007 	mov	r1, r7
4000e308:	e1a06000 	mov	r6, r0
4000e30c:	e1a00005 	mov	r0, r5
4000e310:	ebfffb03 	bl	4000cf24 <__aeabi_uidivmod>
4000e314:	e005069a 	mul	r5, sl, r6
4000e318:	e1a0b80b 	lsl	fp, fp, #16
4000e31c:	e1a0b82b 	lsr	fp, fp, #16
4000e320:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e324:	e1550001 	cmp	r5, r1
4000e328:	9a000007 	bls	4000e34c <__udivdi3+0x41c>
4000e32c:	e0911004 	adds	r1, r1, r4
4000e330:	e2463001 	sub	r3, r6, #1
4000e334:	2a000003 	bcs	4000e348 <__udivdi3+0x418>
4000e338:	e1550001 	cmp	r5, r1
4000e33c:	82466002 	subhi	r6, r6, #2
4000e340:	80811004 	addhi	r1, r1, r4
4000e344:	8a000000 	bhi	4000e34c <__udivdi3+0x41c>
4000e348:	e1a06003 	mov	r6, r3
4000e34c:	e0655001 	rsb	r5, r5, r1
4000e350:	e1866808 	orr	r6, r6, r8, lsl #16
4000e354:	eaffff5a 	b	4000e0c4 <__udivdi3+0x194>
4000e358:	e1a06003 	mov	r6, r3
4000e35c:	eaffff33 	b	4000e030 <__udivdi3+0x100>
4000e360:	e1a08002 	mov	r8, r2
4000e364:	eaffff69 	b	4000e110 <__udivdi3+0x1e0>
4000e368:	e1a05003 	mov	r5, r3
4000e36c:	eaffff7b 	b	4000e160 <__udivdi3+0x230>
4000e370:	e15a0001 	cmp	sl, r1
4000e374:	82422002 	subhi	r2, r2, #2
4000e378:	80811007 	addhi	r1, r1, r7
4000e37c:	8affffae 	bhi	4000e23c <__udivdi3+0x30c>
4000e380:	eaffffac 	b	4000e238 <__udivdi3+0x308>
4000e384:	e1500001 	cmp	r0, r1
4000e388:	824bb002 	subhi	fp, fp, #2
4000e38c:	80811007 	addhi	r1, r1, r7
4000e390:	8affff93 	bhi	4000e1e4 <__udivdi3+0x2b4>
4000e394:	eaffff91 	b	4000e1e0 <__udivdi3+0x2b0>
4000e398:	e1a08003 	mov	r8, r3
4000e39c:	eaffffd4 	b	4000e2f4 <__udivdi3+0x3c4>

4000e3a0 <__clzsi2>:
4000e3a0:	e3a0101c 	mov	r1, #28
4000e3a4:	e3500801 	cmp	r0, #65536	; 0x10000
4000e3a8:	21a00820 	lsrcs	r0, r0, #16
4000e3ac:	22411010 	subcs	r1, r1, #16
4000e3b0:	e3500c01 	cmp	r0, #256	; 0x100
4000e3b4:	21a00420 	lsrcs	r0, r0, #8
4000e3b8:	22411008 	subcs	r1, r1, #8
4000e3bc:	e3500010 	cmp	r0, #16
4000e3c0:	21a00220 	lsrcs	r0, r0, #4
4000e3c4:	22411004 	subcs	r1, r1, #4
4000e3c8:	e28f2008 	add	r2, pc, #8
4000e3cc:	e7d20000 	ldrb	r0, [r2, r0]
4000e3d0:	e0800001 	add	r0, r0, r1
4000e3d4:	e12fff1e 	bx	lr
4000e3d8:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000e3dc:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000e3e8 <__RO_BASE__>:
4000e3e8:	10204080 	eorne	r4, r0, r0, lsl #1
4000e3ec:	01020408 	tsteq	r2, r8, lsl #8

4000e3f0 <HanTable>:
4000e3f0:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000e3f4:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000e3f8:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000e3fc:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e400:	3ad939d9 	bcc	3f65cb6c <GPM4DAT+0x2e65c888>
4000e404:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000e408:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000e40c:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000e410:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000e414:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000e418:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000e41c:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e420:	4ad949d9 	bmi	3f660b8c <GPM4DAT+0x2e6608a8>
4000e424:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000e428:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000e42c:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000e430:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000e434:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000e438:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000e43c:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e440:	5ad959d9 	bpl	3f664bac <GPM4DAT+0x2e6648c8>
4000e444:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000e448:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000e44c:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000e450:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000e454:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000e458:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000e45c:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e460:	6ad969d9 	bvs	3f668bcc <GPM4DAT+0x2e6688e8>
4000e464:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000e468:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000e46c:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000e470:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000e474:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000e478:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000e47c:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e480:	7ad979d9 	bvc	3f66cbec <GPM4DAT+0x2e66c908>
4000e484:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000e488:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000e48c:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000e490:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000e494:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000e498:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e49c:	9ad999d9 	bls	3f674c08 <GPM4DAT+0x2e674924>
4000e4a0:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000e4a4:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000e4a8:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000e4ac:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000e4b0:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000e4b4:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000e4b8:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e4bc:	aad9a9d9 	bge	3f678c28 <GPM4DAT+0x2e678944>
4000e4c0:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000e4c4:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000e4c8:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000e4cc:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000e4d0:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000e4d4:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000e4d8:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e4dc:	bad9b9d9 	blt	3f67cc48 <GPM4DAT+0x2e67c964>
4000e4e0:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000e4e4:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000e4e8:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000e4ec:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000e4f0:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000e4f4:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000e4f8:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e4fc:	cad9c9d9 	bgt	3f680c68 <GPM4DAT+0x2e680984>
4000e500:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000e504:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000e508:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000e50c:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000e510:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000e514:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000e518:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e51c:	dad9d9d9 	ble	3f684c88 <GPM4DAT+0x2e6849a4>
4000e520:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000e524:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000e528:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000e52c:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000e530:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000e534:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000e538:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e53c:	ead9e9d9 	b	3f688ca8 <GPM4DAT+0x2e6889c4>
4000e540:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000e544:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000e548:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000e54c:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000e550:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000e554:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000e558:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000e55c:	fad9f9d9 	blx	3f68ccc8 <GPM4DAT+0x2e68c9e4>
4000e560:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000e564:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000e568:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000e56c:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000e570:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000e574:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e578:	3ada39da 	bcc	3f69cce8 <GPM4DAT+0x2e69ca04>
4000e57c:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000e580:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000e584:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000e588:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000e58c:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000e590:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000e594:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e598:	4ada49da 	bmi	3f6a0d08 <GPM4DAT+0x2e6a0a24>
4000e59c:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000e5a0:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000e5a4:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000e5a8:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000e5ac:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000e5b0:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000e5b4:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e5b8:	5ada59da 	bpl	3f6a4d28 <GPM4DAT+0x2e6a4a44>
4000e5bc:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000e5c0:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000e5c4:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000e5c8:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000e5cc:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000e5d0:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000e5d4:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e5d8:	6ada69da 	bvs	3f6a8d48 <GPM4DAT+0x2e6a8a64>
4000e5dc:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000e5e0:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000e5e4:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000e5e8:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000e5ec:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000e5f0:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000e5f4:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e5f8:	7ada79da 	bvc	3f6acd68 <GPM4DAT+0x2e6aca84>
4000e5fc:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000e600:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000e604:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000e608:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000e60c:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000e610:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e614:	9ada99da 	bls	3f6b4d84 <GPM4DAT+0x2e6b4aa0>
4000e618:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000e61c:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000e620:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000e624:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000e628:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000e62c:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000e630:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e634:	aadaa9da 	bge	3f6b8da4 <GPM4DAT+0x2e6b8ac0>
4000e638:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000e63c:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000e640:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000e644:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000e648:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000e64c:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000e650:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e654:	badab9da 	blt	3f6bcdc4 <GPM4DAT+0x2e6bcae0>
4000e658:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000e65c:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000e660:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000e664:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000e668:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000e66c:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000e670:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e674:	cadac9da 	bgt	3f6c0de4 <GPM4DAT+0x2e6c0b00>
4000e678:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000e67c:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000e680:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000e684:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000e688:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000e68c:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000e690:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e694:	dadad9da 	ble	3f6c4e04 <GPM4DAT+0x2e6c4b20>
4000e698:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000e69c:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000e6a0:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000e6a4:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000e6a8:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000e6ac:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000e6b0:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e6b4:	eadae9da 	b	3f6c8e24 <GPM4DAT+0x2e6c8b40>
4000e6b8:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000e6bc:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000e6c0:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000e6c4:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000e6c8:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000e6cc:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000e6d0:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000e6d4:	fadaf9da 	blx	3f6cce44 <GPM4DAT+0x2e6ccb60>
4000e6d8:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000e6dc:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000e6e0:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000e6e4:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000e6e8:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000e6ec:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e6f0:	3adb39db 	bcc	3f6dce64 <GPM4DAT+0x2e6dcb80>
4000e6f4:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000e6f8:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000e6fc:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000e700:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000e704:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000e708:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000e70c:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e710:	4adb49db 	bmi	3f6e0e84 <GPM4DAT+0x2e6e0ba0>
4000e714:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000e718:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000e71c:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000e720:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000e724:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000e728:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000e72c:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e730:	5adb59db 	bpl	3f6e4ea4 <GPM4DAT+0x2e6e4bc0>
4000e734:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000e738:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000e73c:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000e740:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000e744:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000e748:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000e74c:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e750:	6adb69db 	bvs	3f6e8ec4 <GPM4DAT+0x2e6e8be0>
4000e754:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000e758:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000e75c:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000e760:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000e764:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000e768:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000e76c:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e770:	7adb79db 	bvc	3f6ecee4 <GPM4DAT+0x2e6ecc00>
4000e774:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000e778:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000e77c:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000e780:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000e784:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000e788:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e78c:	9adb99db 	bls	3f6f4f00 <GPM4DAT+0x2e6f4c1c>
4000e790:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000e794:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000e798:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000e79c:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000e7a0:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000e7a4:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000e7a8:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e7ac:	aadba9db 	bge	3f6f8f20 <GPM4DAT+0x2e6f8c3c>
4000e7b0:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000e7b4:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000e7b8:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000e7bc:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000e7c0:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000e7c4:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000e7c8:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e7cc:	badbb9db 	blt	3f6fcf40 <GPM4DAT+0x2e6fcc5c>
4000e7d0:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000e7d4:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000e7d8:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000e7dc:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000e7e0:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000e7e4:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000e7e8:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e7ec:	cadbc9db 	bgt	3f700f60 <GPM4DAT+0x2e700c7c>
4000e7f0:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000e7f4:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000e7f8:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000e7fc:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000e800:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000e804:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000e808:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e80c:	dadbd9db 	ble	3f704f80 <GPM4DAT+0x2e704c9c>
4000e810:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000e814:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000e818:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000e81c:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000e820:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000e824:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000e828:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e82c:	eadbe9db 	b	3f708fa0 <GPM4DAT+0x2e708cbc>
4000e830:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000e834:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000e838:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000e83c:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000e840:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000e844:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000e848:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000e84c:	fadbf9db 	blx	3f70cfc0 <GPM4DAT+0x2e70ccdc>
4000e850:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000e854:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000e858:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000e85c:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000e860:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000e864:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e868:	3adc39dc 	bcc	3f71cfe0 <GPM4DAT+0x2e71ccfc>
4000e86c:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000e870:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000e874:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000e878:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000e87c:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000e880:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000e884:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e888:	4adc49dc 	bmi	3f721000 <GPM4DAT+0x2e720d1c>
4000e88c:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000e890:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000e894:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000e898:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000e89c:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000e8a0:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000e8a4:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e8a8:	5adc59dc 	bpl	3f725020 <GPM4DAT+0x2e724d3c>
4000e8ac:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000e8b0:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000e8b4:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000e8b8:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000e8bc:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000e8c0:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000e8c4:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e8c8:	6adc69dc 	bvs	3f729040 <GPM4DAT+0x2e728d5c>
4000e8cc:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000e8d0:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000e8d4:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000e8d8:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000e8dc:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000e8e0:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000e8e4:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e8e8:	7adc79dc 	bvc	3f72d060 <GPM4DAT+0x2e72cd7c>
4000e8ec:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000e8f0:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000e8f4:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000e8f8:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000e8fc:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000e900:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e904:	9adc99dc 	bls	3f73507c <GPM4DAT+0x2e734d98>
4000e908:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000e90c:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000e910:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000e914:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000e918:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000e91c:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000e920:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e924:	aadca9dc 	bge	3f73909c <GPM4DAT+0x2e738db8>
4000e928:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000e92c:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000e930:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000e934:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000e938:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000e93c:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000e940:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e944:	badcb9dc 	blt	3f73d0bc <GPM4DAT+0x2e73cdd8>
4000e948:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000e94c:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000e950:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000e954:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000e958:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000e95c:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000e960:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e964:	cadcc9dc 	bgt	3f7410dc <GPM4DAT+0x2e740df8>
4000e968:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000e96c:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000e970:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000e974:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000e978:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000e97c:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000e980:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e984:	dadcd9dc 	ble	3f7450fc <GPM4DAT+0x2e744e18>
4000e988:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000e98c:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000e990:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000e994:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000e998:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000e99c:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000e9a0:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e9a4:	eadce9dc 	b	3f74911c <GPM4DAT+0x2e748e38>
4000e9a8:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000e9ac:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000e9b0:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000e9b4:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000e9b8:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000e9bc:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000e9c0:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000e9c4:	fadcf9dc 	blx	3f74d13c <GPM4DAT+0x2e74ce58>
4000e9c8:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000e9cc:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000e9d0:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000e9d4:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000e9d8:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000e9dc:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e9e0:	3add39dd 	bcc	3f75d15c <GPM4DAT+0x2e75ce78>
4000e9e4:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000e9e8:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000e9ec:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000e9f0:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000e9f4:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000e9f8:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000e9fc:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ea00:	4add49dd 	bmi	3f76117c <GPM4DAT+0x2e760e98>
4000ea04:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000ea08:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000ea0c:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000ea10:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000ea14:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000ea18:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000ea1c:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ea20:	5add59dd 	bpl	3f76519c <GPM4DAT+0x2e764eb8>
4000ea24:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000ea28:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000ea2c:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000ea30:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000ea34:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000ea38:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000ea3c:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ea40:	6add69dd 	bvs	3f7691bc <GPM4DAT+0x2e768ed8>
4000ea44:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000ea48:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000ea4c:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000ea50:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000ea54:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000ea58:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000ea5c:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ea60:	7add79dd 	bvc	3f76d1dc <GPM4DAT+0x2e76cef8>
4000ea64:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000ea68:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000ea6c:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000ea70:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000ea74:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000ea78:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ea7c:	9add99dd 	bls	3f7751f8 <GPM4DAT+0x2e774f14>
4000ea80:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000ea84:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000ea88:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000ea8c:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000ea90:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000ea94:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000ea98:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ea9c:	aadda9dd 	bge	3f779218 <GPM4DAT+0x2e778f34>
4000eaa0:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000eaa4:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000eaa8:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000eaac:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000eab0:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000eab4:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000eab8:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000eabc:	baddb9dd 	blt	3f77d238 <GPM4DAT+0x2e77cf54>
4000eac0:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000eac4:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000eac8:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000eacc:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000ead0:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000ead4:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000ead8:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000eadc:	caddc9dd 	bgt	3f781258 <GPM4DAT+0x2e780f74>
4000eae0:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000eae4:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000eae8:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000eaec:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000eaf0:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000eaf4:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000eaf8:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000eafc:	daddd9dd 	ble	3f785278 <GPM4DAT+0x2e784f94>
4000eb00:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000eb04:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000eb08:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000eb0c:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000eb10:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000eb14:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000eb18:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000eb1c:	eadde9dd 	b	3f789298 <GPM4DAT+0x2e788fb4>
4000eb20:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000eb24:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000eb28:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000eb2c:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000eb30:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000eb34:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000eb38:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000eb3c:	faddf9dd 	blx	3f78d2b8 <GPM4DAT+0x2e78cfd4>
4000eb40:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000eb44:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000eb48:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000eb4c:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000eb50:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000eb54:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000eb58:	3ade39de 	bcc	3f79d2d8 <GPM4DAT+0x2e79cff4>
4000eb5c:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000eb60:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000eb64:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000eb68:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000eb6c:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000eb70:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000eb74:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000eb78:	4ade49de 	bmi	3f7a12f8 <GPM4DAT+0x2e7a1014>
4000eb7c:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000eb80:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000eb84:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000eb88:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000eb8c:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000eb90:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000eb94:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000eb98:	5ade59de 	bpl	3f7a5318 <GPM4DAT+0x2e7a5034>
4000eb9c:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000eba0:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000eba4:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000eba8:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000ebac:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000ebb0:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000ebb4:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ebb8:	6ade69de 	bvs	3f7a9338 <GPM4DAT+0x2e7a9054>
4000ebbc:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000ebc0:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000ebc4:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000ebc8:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000ebcc:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000ebd0:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000ebd4:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ebd8:	7ade79de 	bvc	3f7ad358 <GPM4DAT+0x2e7ad074>
4000ebdc:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000ebe0:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000ebe4:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000ebe8:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000ebec:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000ebf0:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ebf4:	9ade99de 	bls	3f7b5374 <GPM4DAT+0x2e7b5090>
4000ebf8:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000ebfc:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000ec00:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000ec04:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000ec08:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000ec0c:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000ec10:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ec14:	aadea9de 	bge	3f7b9394 <GPM4DAT+0x2e7b90b0>
4000ec18:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000ec1c:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000ec20:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000ec24:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000ec28:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000ec2c:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000ec30:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ec34:	badeb9de 	blt	3f7bd3b4 <GPM4DAT+0x2e7bd0d0>
4000ec38:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000ec3c:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000ec40:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000ec44:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000ec48:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000ec4c:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000ec50:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ec54:	cadec9de 	bgt	3f7c13d4 <GPM4DAT+0x2e7c10f0>
4000ec58:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000ec5c:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000ec60:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000ec64:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000ec68:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000ec6c:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000ec70:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ec74:	daded9de 	ble	3f7c53f4 <GPM4DAT+0x2e7c5110>
4000ec78:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000ec7c:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000ec80:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000ec84:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000ec88:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000ec8c:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000ec90:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ec94:	eadee9de 	b	3f7c9414 <GPM4DAT+0x2e7c9130>
4000ec98:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000ec9c:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000eca0:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000eca4:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000eca8:	f4def3de 	pli	[lr, #990]	; 0x3de
4000ecac:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000ecb0:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000ecb4:	fadef9de 	blx	3f7cd434 <GPM4DAT+0x2e7cd150>
4000ecb8:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000ecbc:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000ecc0:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000ecc4:	34df33df 	ldrbcc	r3, [pc], #991	; 4000eccc <HanTable+0x8dc>
4000ecc8:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000eccc:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000ecd0:	3adf39df 	bcc	3f7dd454 <GPM4DAT+0x2e7dd170>
4000ecd4:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000ecd8:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000ecdc:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000ece0:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000ece4:	44df43df 	ldrbmi	r4, [pc], #991	; 4000ecec <HanTable+0x8fc>
4000ece8:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000ecec:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000ecf0:	4adf49df 	bmi	3f7e1474 <GPM4DAT+0x2e7e1190>
4000ecf4:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000ecf8:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000ecfc:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000ed00:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000ed04:	54df53df 	ldrbpl	r5, [pc], #991	; 4000ed0c <HanTable+0x91c>
4000ed08:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000ed0c:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000ed10:	5adf59df 	bpl	3f7e5494 <GPM4DAT+0x2e7e51b0>
4000ed14:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000ed18:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000ed1c:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000ed20:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000ed24:	64df63df 	ldrbvs	r6, [pc], #991	; 4000ed2c <HanTable+0x93c>
4000ed28:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000ed2c:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000ed30:	6adf69df 	bvs	3f7e94b4 <GPM4DAT+0x2e7e91d0>
4000ed34:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000ed38:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000ed3c:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000ed40:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000ed44:	74df73df 	ldrbvc	r7, [pc], #991	; 4000ed4c <HanTable+0x95c>
4000ed48:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000ed4c:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000ed50:	7adf79df 	bvc	3f7ed4d4 <GPM4DAT+0x2e7ed1f0>
4000ed54:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000ed58:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000ed5c:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000ed60:	94df93df 	ldrbls	r9, [pc], #991	; 4000ed68 <HanTable+0x978>
4000ed64:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000ed68:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000ed6c:	9adf99df 	bls	3f7f54f0 <GPM4DAT+0x2e7f520c>
4000ed70:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000ed74:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000ed78:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000ed7c:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000ed80:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000ed88 <HanTable+0x998>
4000ed84:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000ed88:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000ed8c:	aadfa9df 	bge	3f7f9510 <GPM4DAT+0x2e7f922c>
4000ed90:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000ed94:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000ed98:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000ed9c:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000eda0:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000eda8 <HanTable+0x9b8>
4000eda4:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000eda8:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000edac:	badfb9df 	blt	3f7fd530 <GPM4DAT+0x2e7fd24c>
4000edb0:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000edb4:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000edb8:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000edbc:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000edc0:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000edc8 <HanTable+0x9d8>
4000edc4:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000edc8:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000edcc:	cadfc9df 	bgt	3f801550 <GPM4DAT+0x2e80126c>
4000edd0:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000edd4:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000edd8:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000eddc:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000ede0:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000ede8 <HanTable+0x9f8>
4000ede4:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000ede8:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000edec:	dadfd9df 	ble	3f805570 <GPM4DAT+0x2e80528c>
4000edf0:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000edf4:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000edf8:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000edfc:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000ee00:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000ee08 <HanTable+0xa18>
4000ee04:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000ee08:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000ee0c:	eadfe9df 	b	3f809590 <GPM4DAT+0x2e8092ac>
4000ee10:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000ee14:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000ee18:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000ee1c:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000ee20:	f4dff3df 	pli	[pc, #991]	; 4000f207 <HanTable+0xe17>
4000ee24:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000ee28:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000ee2c:	fadff9df 	blx	3f80d5b0 <GPM4DAT+0x2e80d2cc>
4000ee30:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000ee34:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000ee38:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000ee3c:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000ee40:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000ee44:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000ee48:	3ae039e0 	bcc	3f81d5d0 <GPM4DAT+0x2e81d2ec>
4000ee4c:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000ee50:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000ee54:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000ee58:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000ee5c:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000ee60:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000ee64:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000ee68:	4ae049e0 	bmi	3f8215f0 <GPM4DAT+0x2e82130c>
4000ee6c:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000ee70:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000ee74:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000ee78:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000ee7c:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000ee80:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000ee84:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000ee88:	5ae059e0 	bpl	3f825610 <GPM4DAT+0x2e82532c>
4000ee8c:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000ee90:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000ee94:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000ee98:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000ee9c:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000eea0:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000eea4:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000eea8:	6ae069e0 	bvs	3f829630 <GPM4DAT+0x2e82934c>
4000eeac:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000eeb0:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000eeb4:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000eeb8:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000eebc:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000eec0:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000eec4:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000eec8:	7ae079e0 	bvc	3f82d650 <GPM4DAT+0x2e82d36c>
4000eecc:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000eed0:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000eed4:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000eed8:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000eedc:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000eee0:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000eee4:	9ae099e0 	bls	3f83566c <GPM4DAT+0x2e835388>
4000eee8:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000eeec:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000eef0:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000eef4:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000eef8:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000eefc:	6a886988 	bvs	3e229524 <GPM4DAT+0x2d229240>
4000ef00:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000ef04:	74887388 	strvc	r7, [r8], #904	; 0x388
4000ef08:	76887588 	strvc	r7, [r8], r8, lsl #11
4000ef0c:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000ef10:	7b887988 	blvc	3e22d538 <GPM4DAT+0x2d22d254>
4000ef14:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000ef18:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000ef1c:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000ef20:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000ef24:	96889588 	strls	r9, [r8], r8, lsl #11
4000ef28:	a1889788 	orrge	r9, r8, r8, lsl #15
4000ef2c:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000ef30:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000ef34:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000ef38:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000ef3c:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000ef40:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000ef44:	eb88e988 	bl	3e24956c <GPM4DAT+0x2d249288>
4000ef48:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000ef4c:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000ef50:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000ef54:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000ef58:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000ef5c:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000ef60:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000ef64:	56895589 	strpl	r5, [r9], r9, lsl #11
4000ef68:	61895789 	orrvs	r5, r9, r9, lsl #15
4000ef6c:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000ef70:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000ef74:	71896989 	orrvc	r6, r9, r9, lsl #19
4000ef78:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000ef7c:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000ef80:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000ef84:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000ef88:	95899389 	strls	r9, [r9, #905]	; 0x389
4000ef8c:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000ef90:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000ef94:	ab89a989 	blge	3e2795c0 <GPM4DAT+0x2d2792dc>
4000ef98:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000ef9c:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000efa0:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000efa4:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000efa8:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000efac:	cb89c989 	blgt	3e2815d8 <GPM4DAT+0x2d2812f4>
4000efb0:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000efb4:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000efb8:	e589e189 	str	lr, [r9, #393]	; 0x189
4000efbc:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000efc0:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000efc4:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000efc8:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000efcc:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000efd0:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000efd4:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000efd8:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000efdc:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000efe0:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000efe4:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000efe8:	8b8a8a8a 	blhi	3e2b1a18 <GPM4DAT+0x2d2b1734>
4000efec:	918a908a 	orrls	r9, sl, sl, lsl #1
4000eff0:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000eff4:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000eff8:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000effc:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000f000:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000f004:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000f008:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000f00c:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000f010:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000f014:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000f018:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000f01c:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000f020:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000f024:	6a8b698b 	bvs	3e2e9658 <GPM4DAT+0x2d2e9374>
4000f028:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000f02c:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000f030:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000f034:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000f038:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000f03c:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000f040:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000f044:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000f048:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000f04c:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000f050:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000f054:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000f058:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000f05c:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000f060:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000f064:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000f068:	918c898c 	orrls	r8, ip, ip, lsl #19
4000f06c:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000f070:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000f074:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000f078:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000f07c:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000f080:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000f084:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000f088:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000f08c:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000f090:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000f094:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000f098:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000f09c:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000f0a0:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000f0a4:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000f0a8:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000f0ac:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000f0b0:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000f0b4:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000f0b8:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000f0bc:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000f0c0:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000f0c4:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000f0c8:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000f0cc:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000f0d0:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000f0d4:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000f0d8:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000f0dc:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000f0e0:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000f0e4:	918e908e 	orrls	r9, lr, lr, lsl #1
4000f0e8:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000f0ec:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000f0f0:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000f0f4:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000f0f8:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000f0fc:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000f100:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000f104:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000f108:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000f10c:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000f110:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000f114:	658f628f 	strvs	r6, [pc, #655]	; 4000f3ab <HanTable+0xfbb>
4000f118:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000f11c:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000f120:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000f124:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000f128:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000f12c:	a58fa28f 	strge	sl, [pc, #655]	; 4000f3c3 <HanTable+0xfd3>
4000f130:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000f134:	b58fb38f 	strlt	fp, [pc, #911]	; 4000f4cb <HanTable+0x10db>
4000f138:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000f13c:	63906290 	orrsvs	r6, r0, #144, 4
4000f140:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000f144:	6a906990 	bvs	3e42978c <GPM4DAT+0x2d4294a8>
4000f148:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000f14c:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000f150:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000f154:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000f158:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000f15c:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000f160:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000f164:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000f168:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000f16c:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000f170:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000f174:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000f178:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000f17c:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000f180:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000f184:	ec90eb90 	vldmia	r0, {d14-d21}
4000f188:	f390f190 	vsra.u64	d15, d0, #48
4000f18c:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000f190:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000f194:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000f198:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000f19c:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000f1a0:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000f1a4:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000f1a8:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000f1ac:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000f1b0:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000f1b4:	7a917791 	bvc	3e46d000 <GPM4DAT+0x2d46cd1c>
4000f1b8:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000f1bc:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000f1c0:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000f1c4:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000f1c8:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000f1cc:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000f1d0:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000f1d4:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000f1d8:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000f1dc:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000f1e0:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000f1e4:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000f1e8:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000f1ec:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000f1f0:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000f1f4:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000f1f8:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000f1fc:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000f200:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000f204:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000f208:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000f20c:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000f210:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000f214:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000f218:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000f21c:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000f220:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000f224:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000f228:	6a936993 	bvs	3e4e987c <GPM4DAT+0x2d4e9598>
4000f22c:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000f230:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000f234:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000f238:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000f23c:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000f240:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000f244:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000f248:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000f24c:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000f250:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000f254:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000f258:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000f25c:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000f260:	6b946a94 	blvs	3e529cb8 <GPM4DAT+0x2d5299d4>
4000f264:	70946c94 	umullsvc	r6, r4, r4, ip
4000f268:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000f26c:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000f270:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000f274:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000f278:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000f27c:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000f280:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000f284:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000f288:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000f28c:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000f290:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000f294:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000f298:	ec94eb94 	vldmia	r4, {d14-d23}
4000f29c:	f394f194 	vsra.u64	d15, d4, #44
4000f2a0:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000f2a4:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000f2a8:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000f2ac:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000f2b0:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000f2b4:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000f2b8:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000f2bc:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000f2c0:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000f2c4:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000f2c8:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000f2cc:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000f2d0:	ab95a995 	blge	3e57992c <GPM4DAT+0x2d579648>
4000f2d4:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000f2d8:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000f2dc:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f2e0:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000f2e4:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000f2e8:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000f2ec:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000f2f0:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000f2f4:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000f2f8:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000f2fc:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000f300:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000f304:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000f308:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000f30c:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000f310:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000f314:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000f318:	f596f396 	pldw	[r6, #918]	; 0x396
4000f31c:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000f320:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000f324:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000f328:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000f32c:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000f330:	6b976997 	blvs	3e5e9994 <GPM4DAT+0x2d5e96b0>
4000f334:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000f338:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000f33c:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000f340:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000f344:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000f348:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000f34c:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000f350:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f354:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000f358:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000f35c:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
4000f360:	76987598 			; <UNDEFINED> instruction: 0x76987598
4000f364:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
4000f368:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4000f36c:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
4000f370:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4000f374:	96989598 			; <UNDEFINED> instruction: 0x96989598
4000f378:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4000f37c:	e598e298 	ldr	lr, [r8, #664]	; 0x298
4000f380:	eb98e998 	bl	3e6499e8 <GPM4DAT+0x2d649704>
4000f384:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
4000f388:	f598f398 	pldw	[r8, #920]	; 0x398
4000f38c:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
4000f390:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4000f394:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
4000f398:	51994999 			; <UNDEFINED> instruction: 0x51994999
4000f39c:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
4000f3a0:	57995699 			; <UNDEFINED> instruction: 0x57995699
4000f3a4:	76996199 			; <UNDEFINED> instruction: 0x76996199
4000f3a8:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4000f3ac:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
4000f3b0:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
4000f3b4:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
4000f3b8:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4000f3bc:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
4000f3c0:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
4000f3c4:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
4000f3c8:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4000f3cc:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
4000f3d0:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
4000f3d4:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
4000f3d8:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4000f3dc:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
4000f3e0:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
4000f3e4:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
4000f3e8:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4000f3ec:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
4000f3f0:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
4000f3f4:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
4000f3f8:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4000f3fc:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
4000f400:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4000f404:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
4000f408:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
4000f40c:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
4000f410:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4000f414:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
4000f418:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4000f41c:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
4000f420:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4000f424:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
4000f428:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4000f42c:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
4000f430:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4000f434:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
4000f438:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4000f43c:	f39cf19c 	vsra.u64	d15, d12, #36
4000f440:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4000f444:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
4000f448:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4000f44c:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
4000f450:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4000f454:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
4000f458:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4000f45c:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
4000f460:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4000f464:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
4000f468:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4000f46c:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
4000f470:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4000f474:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
4000f478:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4000f47c:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
4000f480:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4000f484:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
4000f488:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4000f48c:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
4000f490:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4000f494:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
4000f498:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4000f49c:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
4000f4a0:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
4000f4a4:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
4000f4a8:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4000f4ac:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
4000f4b0:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
4000f4b4:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
4000f4b8:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4000f4bc:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
4000f4c0:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
4000f4c4:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
4000f4c8:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4000f4cc:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
4000f4d0:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
4000f4d4:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
4000f4d8:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4000f4dc:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
4000f4e0:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
4000f4e4:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
4000f4e8:	7b9f789f 	blvc	3e7ed76c <GPM4DAT+0x2d7ed488>
4000f4ec:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
4000f4f0:	a59fa29f 	ldrge	sl, [pc, #671]	; 4000f797 <HanTable+0x13a7>
4000f4f4:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
4000f4f8:	b59fb39f 	ldrlt	fp, [pc, #927]	; 4000f89f <HanTable+0x14af>
4000f4fc:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
4000f500:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
4000f504:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
4000f508:	6aa069a0 	bvs	3e829b90 <GPM4DAT+0x2d8298ac>
4000f50c:	71a06ba0 	lsrvc	r6, r0, #23
4000f510:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
4000f514:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
4000f518:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4000f51c:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
4000f520:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
4000f524:	93a091a0 	movls	r9, #160, 2	; 0x28
4000f528:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4000f52c:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
4000f530:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
4000f534:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
4000f538:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4000f53c:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
4000f540:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
4000f544:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
4000f548:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4000f54c:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
4000f550:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
4000f554:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
4000f558:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4000f55c:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
4000f560:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
4000f564:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
4000f568:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4000f56c:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
4000f570:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
4000f574:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
4000f578:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4000f57c:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
4000f580:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
4000f584:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
4000f588:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4000f58c:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
4000f590:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
4000f594:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
4000f598:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4000f59c:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
4000f5a0:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
4000f5a4:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
4000f5a8:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4000f5ac:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
4000f5b0:	8ba28aa2 	blhi	3e8b2040 <GPM4DAT+0x2d8b1d5c>
4000f5b4:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
4000f5b8:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
4000f5bc:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
4000f5c0:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
4000f5c4:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
4000f5c8:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
4000f5cc:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
4000f5d0:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
4000f5d4:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
4000f5d8:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
4000f5dc:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
4000f5e0:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
4000f5e4:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
4000f5e8:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4000f5ec:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
4000f5f0:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
4000f5f4:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
4000f5f8:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4000f5fc:	bba3b9a3 	bllt	3e8fdc90 <GPM4DAT+0x2d8fd9ac>
4000f600:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
4000f604:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
4000f608:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
4000f60c:	6aa469a4 	bvs	3e929ca4 <GPM4DAT+0x2d9299c0>
4000f610:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
4000f614:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
4000f618:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
4000f61c:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
4000f620:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
4000f624:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
4000f628:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
4000f62c:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
4000f630:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
4000f634:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
4000f638:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
4000f63c:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
4000f640:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
4000f644:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
4000f648:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
4000f64c:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
4000f650:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
4000f654:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
4000f658:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
4000f65c:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
4000f660:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
4000f664:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
4000f668:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4000f66c:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
4000f670:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
4000f674:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
4000f678:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4000f67c:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
4000f680:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
4000f684:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
4000f688:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
4000f68c:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
4000f690:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
4000f694:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
4000f698:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
4000f69c:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
4000f6a0:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
4000f6a4:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
4000f6a8:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
4000f6ac:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
4000f6b0:	8ba68aa6 	blhi	3e9b2150 <GPM4DAT+0x2d9b1e6c>
4000f6b4:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
4000f6b8:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
4000f6bc:	9ca69ba6 	vstmials	r6!, {d9-d27}
4000f6c0:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
4000f6c4:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
4000f6c8:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
4000f6cc:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
4000f6d0:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
4000f6d4:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
4000f6d8:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
4000f6dc:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
4000f6e0:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
4000f6e4:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
4000f6e8:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4000f6ec:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
4000f6f0:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
4000f6f4:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
4000f6f8:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4000f6fc:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
4000f700:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
4000f704:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
4000f708:	6ba869a8 	blvs	3ea29db0 <GPM4DAT+0x2da29acc>
4000f70c:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
4000f710:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
4000f714:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
4000f718:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
4000f71c:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
4000f720:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
4000f724:	96a895a8 	strtls	r9, [r8], r8, lsr #11
4000f728:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
4000f72c:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
4000f730:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
4000f734:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
4000f738:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
4000f73c:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
4000f740:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
4000f744:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
4000f748:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
4000f74c:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
4000f750:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
4000f754:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
4000f758:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
4000f75c:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
4000f760:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
4000f764:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
4000f768:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4000f76c:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
4000f770:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
4000f774:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
4000f778:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4000f77c:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
4000f780:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
4000f784:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
4000f788:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
4000f78c:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
4000f790:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
4000f794:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
4000f798:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
4000f79c:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
4000f7a0:	6bac6aac 	blvs	3eb2a258 <GPM4DAT+0x2db29f74>
4000f7a4:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
4000f7a8:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
4000f7ac:	7bac77ac 	blvc	3eb2d664 <GPM4DAT+0x2db2d380>
4000f7b0:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
4000f7b4:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
4000f7b8:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
4000f7bc:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
4000f7c0:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
4000f7c4:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
4000f7c8:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
4000f7cc:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
4000f7d0:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
4000f7d4:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
4000f7d8:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
4000f7dc:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
4000f7e0:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
4000f7e4:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000f7e8:	ebace9ac 	bl	3eb49ea0 <GPM4DAT+0x2db49bbc>
4000f7ec:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
4000f7f0:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
4000f7f4:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
4000f7f8:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4000f7fc:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
4000f800:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
4000f804:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
4000f808:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
4000f80c:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
4000f810:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
4000f814:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
4000f818:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
4000f81c:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
4000f820:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
4000f824:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
4000f828:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
4000f82c:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
4000f830:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
4000f834:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
4000f838:	bbadb7ad 	bllt	3eb7d6f4 <GPM4DAT+0x2db7d410>
4000f83c:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
4000f840:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
4000f844:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
4000f848:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000f84c:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
4000f850:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
4000f854:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
4000f858:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
4000f85c:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
4000f860:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
4000f864:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
4000f868:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4000f86c:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
4000f870:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
4000f874:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
4000f878:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4000f87c:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
4000f880:	9bae99ae 	blls	3ebb5f40 <GPM4DAT+0x2dbb5c5c>
4000f884:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
4000f888:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
4000f88c:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
4000f890:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
4000f894:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
4000f898:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
4000f89c:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
4000f8a0:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
4000f8a4:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
4000f8a8:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
4000f8ac:	55af51af 	strpl	r5, [pc, #431]!	; 4000fa63 <HanTable+0x1673>
4000f8b0:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
4000f8b4:	65af62af 	strvs	r6, [pc, #687]!	; 4000fb6b <HanTable+0x177b>
4000f8b8:	6aaf69af 	bvs	3ebe9f7c <GPM4DAT+0x2dbe9c98>
4000f8bc:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
4000f8c0:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
4000f8c4:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
4000f8c8:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
4000f8cc:	b0afa9af 	adclt	sl, pc, pc, lsr #19
4000f8d0:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
4000f8d4:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
4000f8d8:	61b0bcaf 	lsrsvs	fp, pc, #25
4000f8dc:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
4000f8e0:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
4000f8e4:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
4000f8e8:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4000f8ec:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
4000f8f0:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
4000f8f4:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
4000f8f8:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4000f8fc:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
4000f900:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
4000f904:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
4000f908:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
4000f90c:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
4000f910:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
4000f914:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
4000f918:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
4000f91c:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
4000f920:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
4000f924:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
4000f928:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
4000f92c:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
4000f930:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
4000f934:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
4000f938:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
4000f93c:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
4000f940:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
4000f944:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
4000f948:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
4000f94c:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
4000f950:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
4000f954:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
4000f958:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
4000f95c:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
4000f960:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
4000f964:	6bb369b3 	blvs	3ecea038 <GPM4DAT+0x2dce9d54>
4000f968:	71b370b3 	ldrhvc	r7, [r3, r3]!
4000f96c:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
4000f970:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
4000f974:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
4000f978:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4000f97c:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
4000f980:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
4000f984:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
4000f988:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
4000f98c:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
4000f990:	6ab469b4 	bvs	3ed2a068 <GPM4DAT+0x2dd29d84>
4000f994:	70b46bb4 	ldrhtvc	r6, [r4], r4
4000f998:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
4000f99c:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
4000f9a0:	7bb477b4 	blvc	3ed2d878 <GPM4DAT+0x2dd2d594>
4000f9a4:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
4000f9a8:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
4000f9ac:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
4000f9b0:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
4000f9b4:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
4000f9b8:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
4000f9bc:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
4000f9c0:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
4000f9c4:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
4000f9c8:	bbb4b7b4 	bllt	3ed3d8a0 <GPM4DAT+0x2dd3d5bc>
4000f9cc:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
4000f9d0:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
4000f9d4:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
4000f9d8:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
4000f9dc:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
4000f9e0:	eab4e9b4 	b	3ed4a0b8 <GPM4DAT+0x2dd49dd4>
4000f9e4:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
4000f9e8:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4000f9ec:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
4000f9f0:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
4000f9f4:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
4000f9f8:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4000f9fc:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
4000fa00:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
4000fa04:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
4000fa08:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
4000fa0c:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
4000fa10:	6bb569b5 	blvs	3ed6a0ec <GPM4DAT+0x2dd69e08>
4000fa14:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
4000fa18:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
4000fa1c:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
4000fa20:	7bb577b5 	blvc	3ed6d8fc <GPM4DAT+0x2dd6d618>
4000fa24:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
4000fa28:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
4000fa2c:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
4000fa30:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
4000fa34:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
4000fa38:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
4000fa3c:	aab5a9b5 	bge	3ed7a118 <GPM4DAT+0x2dd79e34>
4000fa40:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
4000fa44:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
4000fa48:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
4000fa4c:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fa50:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
4000fa54:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
4000fa58:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
4000fa5c:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
4000fa60:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
4000fa64:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
4000fa68:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4000fa6c:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
4000fa70:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
4000fa74:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
4000fa78:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
4000fa7c:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
4000fa80:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
4000fa84:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
4000fa88:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
4000fa8c:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
4000fa90:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
4000fa94:	8ab689b6 	bhi	3edb2174 <GPM4DAT+0x2ddb1e90>
4000fa98:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
4000fa9c:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
4000faa0:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
4000faa4:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
4000faa8:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
4000faac:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
4000fab0:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
4000fab4:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
4000fab8:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
4000fabc:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
4000fac0:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
4000fac4:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
4000fac8:	f3b6f1b6 	vsra.u64	d15, d22, #10
4000facc:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
4000fad0:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
4000fad4:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
4000fad8:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
4000fadc:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
4000fae0:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
4000fae4:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
4000fae8:	6fb769b7 	svcvs	0x00b769b7
4000faec:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
4000faf0:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
4000faf4:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
4000faf8:	7bb77ab7 	blvc	3edee5dc <GPM4DAT+0x2ddee2f8>
4000fafc:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
4000fb00:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
4000fb04:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
4000fb08:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
4000fb0c:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
4000fb10:	aab7a9b7 	bge	3edfa1f4 <GPM4DAT+0x2ddf9f10>
4000fb14:	b0b7abb7 	ldrhtlt	sl, [r7], r7
4000fb18:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
4000fb1c:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
4000fb20:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fb24:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
4000fb28:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
4000fb2c:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
4000fb30:	6bb869b8 	blvs	3ee2a218 <GPM4DAT+0x2de29f34>
4000fb34:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
4000fb38:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
4000fb3c:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
4000fb40:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
4000fb44:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
4000fb48:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
4000fb4c:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
4000fb50:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
4000fb54:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
4000fb58:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
4000fb5c:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
4000fb60:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
4000fb64:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
4000fb68:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
4000fb6c:	ebb8e9b8 	bl	3ee4a254 <GPM4DAT+0x2de49f70>
4000fb70:	f3b8f1b8 	vsra.u64	d15, d24, #8
4000fb74:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
4000fb78:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
4000fb7c:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
4000fb80:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
4000fb84:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
4000fb88:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
4000fb8c:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
4000fb90:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
4000fb94:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
4000fb98:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
4000fb9c:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
4000fba0:	abb9a9b9 	blge	3ee7a28c <GPM4DAT+0x2de79fa8>
4000fba4:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
4000fba8:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
4000fbac:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
4000fbb0:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
4000fbb4:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
4000fbb8:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
4000fbbc:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
4000fbc0:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
4000fbc4:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
4000fbc8:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
4000fbcc:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
4000fbd0:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
4000fbd4:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
4000fbd8:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
4000fbdc:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
4000fbe0:	8aba89ba 	bhi	3eeb22d0 <GPM4DAT+0x2deb1fec>
4000fbe4:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
4000fbe8:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
4000fbec:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
4000fbf0:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
4000fbf4:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
4000fbf8:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
4000fbfc:	f3baf1ba 	vsra.u64	d15, d26, #6
4000fc00:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4000fc04:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
4000fc08:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
4000fc0c:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
4000fc10:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4000fc14:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
4000fc18:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
4000fc1c:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
4000fc20:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
4000fc24:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
4000fc28:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
4000fc2c:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fc30:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
4000fc34:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
4000fc38:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
4000fc3c:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
4000fc40:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
4000fc44:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
4000fc48:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
4000fc4c:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
4000fc50:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
4000fc54:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
4000fc58:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
4000fc5c:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
4000fc60:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
4000fc64:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
4000fc68:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4000fc6c:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
4000fc70:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
4000fc74:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
4000fc78:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4000fc7c:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
4000fc80:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4000fc84:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
4000fc88:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
4000fc8c:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
4000fc90:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4000fc94:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
4000fc98:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
4000fc9c:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
4000fca0:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
4000fca4:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
4000fca8:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
4000fcac:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
4000fcb0:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
4000fcb4:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
4000fcb8:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
4000fcbc:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
4000fcc0:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4000fe87 <HanTable+0x1a97>
4000fcc4:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
4000fcc8:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 4000ff8f <HanTable+0x1b9f>
4000fccc:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
4000fcd0:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
4000fcd4:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 4000ffd8 <HanTable+0x1be8>
4000fcd8:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
4000fcdc:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
4000fce0:	71c069c0 	bicvc	r6, r0, r0, asr #19
4000fce4:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
4000fce8:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
4000fcec:	81c078c0 	bichi	r7, r0, r0, asr #17
4000fcf0:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
4000fcf4:	91c089c0 	bicls	r8, r0, r0, asr #19
4000fcf8:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
4000fcfc:	97c096c0 	strbls	r9, [r0, r0, asr #13]
4000fd00:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4000fd04:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
4000fd08:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
4000fd0c:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
4000fd10:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4000fd14:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
4000fd18:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
4000fd1c:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
4000fd20:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
4000fd24:	51c149c1 	bicpl	r4, r1, r1, asr #19
4000fd28:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
4000fd2c:	61c157c1 	bicvs	r5, r1, r1, asr #15
4000fd30:	76c165c1 	strbvc	r6, [r1], r1, asr #11
4000fd34:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
4000fd38:	a1c197c1 	bicge	r9, r1, r1, asr #15
4000fd3c:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
4000fd40:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
4000fd44:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
4000fd48:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
4000fd4c:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
4000fd50:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
4000fd54:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
4000fd58:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
4000fd5c:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
4000fd60:	71c261c2 	bicvc	r6, r2, r2, asr #3
4000fd64:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
4000fd68:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
4000fd6c:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
4000fd70:	97c295c2 	strbls	r9, [r2, r2, asr #11]
4000fd74:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
4000fd78:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
4000fd7c:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
4000fd80:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4000fd84:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
4000fd88:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
4000fd8c:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
4000fd90:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
4000fd94:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
4000fd98:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
4000fd9c:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
4000fda0:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
4000fda4:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
4000fda8:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
4000fdac:	aac3a9c3 	bge	3f0fa4c0 <GPM4DAT+0x2e0fa1dc>
4000fdb0:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
4000fdb4:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
4000fdb8:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
4000fdbc:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
4000fdc0:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
4000fdc4:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
4000fdc8:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
4000fdcc:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
4000fdd0:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
4000fdd4:	96c495c4 	strbls	r9, [r4], r4, asr #11
4000fdd8:	a1c497c4 	bicge	r9, r4, r4, asr #15
4000fddc:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
4000fde0:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
4000fde4:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
4000fde8:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
4000fdec:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
4000fdf0:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
4000fdf4:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
4000fdf8:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
4000fdfc:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
4000fe00:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4000fe04:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
4000fe08:	71c569c5 	bicvc	r6, r5, r5, asr #19
4000fe0c:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
4000fe10:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4000fe14:	a1c581c5 	bicge	r8, r5, r5, asr #3
4000fe18:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
4000fe1c:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
4000fe20:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
4000fe24:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
4000fe28:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
4000fe2c:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
4000fe30:	e1c5d7c5 	bic	sp, r5, r5, asr #15
4000fe34:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
4000fe38:	61c649c6 	bicvs	r4, r6, r6, asr #19
4000fe3c:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
4000fe40:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
4000fe44:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
4000fe48:	97c695c6 	strbls	r9, [r6, r6, asr #11]
4000fe4c:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
4000fe50:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
4000fe54:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
4000fe58:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
4000fe5c:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
4000fe60:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
4000fe64:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
4000fe68:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
4000fe6c:	51c749c7 	bicpl	r4, r7, r7, asr #19
4000fe70:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
4000fe74:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
4000fe78:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
4000fe7c:	a1c777c7 	bicge	r7, r7, r7, asr #15
4000fe80:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4000fe84:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
4000fe88:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
4000fe8c:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
4000fe90:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
4000fe94:	6ac869c8 	bvs	3f22a5bc <GPM4DAT+0x2e22a2d8>
4000fe98:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
4000fe9c:	76c875c8 	strbvc	r7, [r8], r8, asr #11
4000fea0:	81c877c8 	bichi	r7, r8, r8, asr #15
4000fea4:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
4000fea8:	91c889c8 	bicls	r8, r8, r8, asr #19
4000feac:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
4000feb0:	97c896c8 	strbls	r9, [r8, r8, asr #13]
4000feb4:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
4000feb8:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
4000febc:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
4000fec0:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
4000fec4:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
4000fec8:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
4000fecc:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
4000fed0:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
4000fed4:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
4000fed8:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
4000fedc:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
4000fee0:	81c976c9 	bichi	r7, r9, r9, asr #13
4000fee4:	a1c985c9 	bicge	r8, r9, r9, asr #11
4000fee8:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
4000feec:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
4000fef0:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
4000fef4:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
4000fef8:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
4000fefc:	41cae1c9 	bicmi	lr, sl, r9, asr #3
4000ff00:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
4000ff04:	61ca57ca 	bicvs	r5, sl, sl, asr #15
4000ff08:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
4000ff0c:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
4000ff10:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
4000ff14:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
4000ff18:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
4000ff1c:	e1cac1ca 	bic	ip, sl, sl, asr #3
4000ff20:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
4000ff24:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
4000ff28:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
4000ff2c:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
4000ff30:	51cb49cb 	bicpl	r4, fp, fp, asr #19
4000ff34:	61cb57cb 	bicvs	r5, fp, fp, asr #15
4000ff38:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
4000ff3c:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
4000ff40:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
4000ff44:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
4000ff48:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
4000ff4c:	91cb89cb 	bicls	r8, fp, fp, asr #19
4000ff50:	a1cb93cb 	bicge	r9, fp, fp, asr #7
4000ff54:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
4000ff58:	b1cba9cb 	biclt	sl, fp, fp, asr #19
4000ff5c:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
4000ff60:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
4000ff64:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
4000ff68:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
4000ff6c:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
4000ff70:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
4000ff74:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
4000ff78:	81cc7bcc 	bichi	r7, ip, ip, asr #23
4000ff7c:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
4000ff80:	91cc89cc 	bicls	r8, ip, ip, asr #19
4000ff84:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
4000ff88:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
4000ff8c:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
4000ff90:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
4000ff94:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
4000ff98:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
4000ff9c:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
4000ffa0:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
4000ffa4:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
4000ffa8:	51cd49cd 	bicpl	r4, sp, sp, asr #19
4000ffac:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
4000ffb0:	61cd57cd 	bicvs	r5, sp, sp, asr #15
4000ffb4:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
4000ffb8:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
4000ffbc:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
4000ffc0:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
4000ffc4:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
4000ffc8:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
4000ffcc:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
4000ffd0:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
4000ffd4:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
4000ffd8:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
4000ffdc:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
4000ffe0:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
4000ffe4:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
4000ffe8:	81ce75ce 	bichi	r7, lr, lr, asr #11
4000ffec:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
4000fff0:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
4000fff4:	91ce8bce 	bicls	r8, lr, lr, asr #23
4000fff8:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
4000fffc:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40010000:	e1ceb7ce 	bic	fp, lr, lr, asr #15
40010004:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010008:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
4001000c:	45cf41cf 	strbmi	r4, [pc, #463]	; 400101e3 <HanTable+0x1df3>
40010010:	51cf49cf 	bicpl	r4, pc, pc, asr #19
40010014:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40010018:	65cf61cf 	strbvs	r6, [pc, #463]	; 400101ef <HanTable+0x1dff>
4001001c:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40010020:	75cf73cf 	strbvc	r7, [pc, #975]	; 400103f7 <HanTable+0x2007>
40010024:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40010028:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
4001002c:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40010030:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
40010034:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40010038:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
4001003c:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40010040:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
40010044:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40010048:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
4001004c:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40010050:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
40010054:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40010058:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
4001005c:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40010060:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
40010064:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40010068:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
4001006c:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40010070:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
40010074:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010078:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
4001007c:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010080:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
40010084:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40010088:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
4001008c:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40010090:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
40010094:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40010098:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
4001009c:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
400100a0:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
400100a4:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
400100a8:	bbd1b7d1 	bllt	3f47dff4 <GPM4DAT+0x2e47dd10>
400100ac:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
400100b0:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
400100b4:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
400100b8:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
400100bc:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
400100c0:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
400100c4:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
400100c8:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
400100cc:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
400100d0:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
400100d4:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
400100d8:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
400100dc:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
400100e0:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
400100e4:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
400100e8:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
400100ec:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
400100f0:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
400100f4:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
400100f8:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
400100fc:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40010100:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
40010104:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40010108:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
4001010c:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40010110:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
40010114:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40010118:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
4001011c:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40010120:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
40010124:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40010128:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
4001012c:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40010130:	7bd377d3 	blvc	3f4ee084 <GPM4DAT+0x2e4edda0>
40010134:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40010138:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
4001013c:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40010140:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
40010144:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40010148:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
4001014c:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40010150:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
40010154:	3aac3a5a 	bcc	3eb1eac4 <GPM4DAT+0x2db1e7e0>
40010158:	3b243ae0 	blcc	4091ece0 <__ZI_LIMIT__+0x9074c8>
4001015c:	3ba63b64 	blcc	3e99eef4 <GPM4DAT+0x2d99ec10>
40010160:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
40010164:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40010168:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
4001016c:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40010170:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
40010174:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010178:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
4001017c:	3f5e3f20 	svccc	0x005e3f20
40010180:	3fe43f94 	svccc	0x00e43f94
40010184:	40684024 	rsbmi	r4, r8, r4, lsr #32
40010188:	40e64096 	smlalmi	r4, r6, r6, r0
4001018c:	4168412c 	cmnmi	r8, ip, lsr #2
40010190:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
40010194:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40010198:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
4001019c:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
400101a0:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
400101a4:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
400101a8:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
400101ac:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
400101b0:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
400101b4:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
400101b8:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
400101bc:	47524730 	smmlarmi	r2, r0, r7, r4
400101c0:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
400101c4:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
400101c8:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
400101cc:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
400101d0:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
400101d4:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
400101d8:	4a3849f8 	bmi	40e229c0 <__ZI_LIMIT__+0xe0b1a8>
400101dc:	4aa24a72 	bmi	3e8a2bac <GPM4DAT+0x2d8a28c8>
400101e0:	4b044aca 	blmi	40122d10 <__ZI_LIMIT__+0x10b4f8>
400101e4:	4ba44b58 	blmi	3e922f4c <GPM4DAT+0x2d922c68>
400101e8:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
400101ec:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
400101f0:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
400101f4:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
400101f8:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
400101fc:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40010200:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
40010204:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40010208:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
4001020c:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010210:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
40010214:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40010218:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4001021c:	3ae039e0 	bcc	3f81e9a4 <GPM4DAT+0x2e81e6c0>
40010220:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
40010224:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010228:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4001022c:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010230:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
40010234:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010238:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4001023c:	4ae049e0 	bmi	3f8229c4 <GPM4DAT+0x2e8226e0>
40010240:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
40010244:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010248:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4001024c:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010250:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40010254:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010258:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4001025c:	5ae059e0 	bpl	3f8269e4 <GPM4DAT+0x2e826700>
40010260:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40010264:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010268:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4001026c:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010270:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
40010274:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010278:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4001027c:	6ae069e0 	bvs	3f82aa04 <GPM4DAT+0x2e82a720>
40010280:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
40010284:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40010288:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4001028c:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40010290:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
40010294:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40010298:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001029c:	7ae079e0 	bvc	3f82ea24 <GPM4DAT+0x2e82e740>
400102a0:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
400102a4:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
400102a8:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
400102ac:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400102b0:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400102b4:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400102b8:	9ae099e0 	bls	3f836a40 <GPM4DAT+0x2e83675c>
400102bc:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400102c0:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400102c4:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400102c8:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
400102cc:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
400102d0:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
400102d4:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
400102d8:	aae0a9e0 	bge	3f83aa60 <GPM4DAT+0x2e83a77c>
400102dc:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
400102e0:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
400102e4:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
400102e8:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
400102ec:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
400102f0:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
400102f4:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400102f8:	bae0b9e0 	blt	3f83ea80 <GPM4DAT+0x2e83e79c>
400102fc:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40010300:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
40010304:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40010308:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
4001030c:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40010310:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
40010314:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40010318:	cae0c9e0 	bgt	3f842aa0 <GPM4DAT+0x2e8427bc>
4001031c:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40010320:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
40010324:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40010328:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
4001032c:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40010330:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
40010334:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010338:	dae0d9e0 	ble	3f846ac0 <GPM4DAT+0x2e8467dc>
4001033c:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40010340:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
40010344:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40010348:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
4001034c:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40010350:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
40010354:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010358:	eae0e9e0 	b	3f84aae0 <GPM4DAT+0x2e84a7fc>
4001035c:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40010360:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
40010364:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40010368:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
4001036c:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40010370:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
40010374:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40010378:	fae0f9e0 	blx	3f84eb00 <GPM4DAT+0x2e84e81c>
4001037c:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40010380:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
40010384:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40010388:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
4001038c:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40010390:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
40010394:	3ae139e1 	bcc	3f85eb20 <GPM4DAT+0x2e85e83c>
40010398:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
4001039c:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
400103a0:	40e13fe1 	rscmi	r3, r1, r1, ror #31
400103a4:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
400103a8:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
400103ac:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
400103b0:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
400103b4:	4ae149e1 	bmi	3f862b40 <GPM4DAT+0x2e86285c>
400103b8:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
400103bc:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
400103c0:	50e14fe1 	rscpl	r4, r1, r1, ror #31
400103c4:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
400103c8:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
400103cc:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
400103d0:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
400103d4:	5ae159e1 	bpl	3f866b60 <GPM4DAT+0x2e86687c>
400103d8:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
400103dc:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
400103e0:	60e15fe1 	rscvs	r5, r1, r1, ror #31
400103e4:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
400103e8:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
400103ec:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
400103f0:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
400103f4:	6ae169e1 	bvs	3f86ab80 <GPM4DAT+0x2e86a89c>
400103f8:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
400103fc:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40010400:	70e16fe1 	rscvc	r6, r1, r1, ror #31
40010404:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40010408:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
4001040c:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40010410:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010414:	7ae179e1 	bvc	3f86eba0 <GPM4DAT+0x2e86e8bc>
40010418:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
4001041c:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40010420:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
40010424:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40010428:	96e195e1 	strbtls	r9, [r1], r1, ror #11
4001042c:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40010430:	9ae199e1 	bls	3f876bbc <GPM4DAT+0x2e8768d8>
40010434:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40010438:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
4001043c:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40010440:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
40010444:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40010448:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
4001044c:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40010450:	aae1a9e1 	bge	3f87abdc <GPM4DAT+0x2e87a8f8>
40010454:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40010458:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
4001045c:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40010460:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
40010464:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40010468:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
4001046c:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010470:	bae1b9e1 	blt	3f87ebfc <GPM4DAT+0x2e87e918>
40010474:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40010478:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
4001047c:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40010480:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
40010484:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40010488:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
4001048c:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40010490:	cae1c9e1 	bgt	3f882c1c <GPM4DAT+0x2e882938>
40010494:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40010498:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
4001049c:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
400104a0:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
400104a4:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
400104a8:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
400104ac:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400104b0:	dae1d9e1 	ble	3f886c3c <GPM4DAT+0x2e886958>
400104b4:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
400104b8:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
400104bc:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
400104c0:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
400104c4:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
400104c8:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
400104cc:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400104d0:	eae1e9e1 	b	3f88ac5c <GPM4DAT+0x2e88a978>
400104d4:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
400104d8:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
400104dc:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
400104e0:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
400104e4:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
400104e8:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
400104ec:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
400104f0:	fae1f9e1 	blx	3f88ec7c <GPM4DAT+0x2e88e998>
400104f4:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
400104f8:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
400104fc:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40010500:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
40010504:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40010508:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
4001050c:	3ae239e2 	bcc	3f89ec9c <GPM4DAT+0x2e89e9b8>
40010510:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
40010514:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40010518:	40e23fe2 	rscmi	r3, r2, r2, ror #31
4001051c:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40010520:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
40010524:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40010528:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
4001052c:	4ae249e2 	bmi	3f8a2cbc <GPM4DAT+0x2e8a29d8>
40010530:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
40010534:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40010538:	50e24fe2 	rscpl	r4, r2, r2, ror #31
4001053c:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40010540:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
40010544:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40010548:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
4001054c:	5ae259e2 	bpl	3f8a6cdc <GPM4DAT+0x2e8a69f8>
40010550:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
40010554:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40010558:	60e25fe2 	rscvs	r5, r2, r2, ror #31
4001055c:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40010560:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
40010564:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40010568:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
4001056c:	6ae269e2 	bvs	3f8aacfc <GPM4DAT+0x2e8aaa18>
40010570:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
40010574:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40010578:	70e26fe2 	rscvc	r6, r2, r2, ror #31
4001057c:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40010580:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
40010584:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40010588:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001058c:	7ae279e2 	bvc	3f8aed1c <GPM4DAT+0x2e8aea38>
40010590:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
40010594:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
40010598:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
4001059c:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
400105a0:	96e295e2 	strbtls	r9, [r2], r2, ror #11
400105a4:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400105a8:	9ae299e2 	bls	3f8b6d38 <GPM4DAT+0x2e8b6a54>
400105ac:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
400105b0:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
400105b4:	a0e29fe2 	rscge	r9, r2, r2, ror #31
400105b8:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
400105bc:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
400105c0:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
400105c4:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400105c8:	aae2a9e2 	bge	3f8bad58 <GPM4DAT+0x2e8baa74>
400105cc:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400105d0:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400105d4:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400105d8:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400105dc:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
400105e0:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
400105e4:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400105e8:	bae2b9e2 	blt	3f8bed78 <GPM4DAT+0x2e8bea94>
400105ec:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
400105f0:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
400105f4:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
400105f8:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
400105fc:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40010600:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
40010604:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010608:	cae2c9e2 	bgt	3f8c2d98 <GPM4DAT+0x2e8c2ab4>
4001060c:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40010610:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
40010614:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40010618:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
4001061c:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40010620:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
40010624:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010628:	dae2d9e2 	ble	3f8c6db8 <GPM4DAT+0x2e8c6ad4>
4001062c:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40010630:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
40010634:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40010638:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
4001063c:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40010640:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
40010644:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010648:	eae2e9e2 	b	3f8cadd8 <GPM4DAT+0x2e8caaf4>
4001064c:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40010650:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
40010654:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40010658:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
4001065c:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40010660:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40010664:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40010668:	fae2f9e2 	blx	3f8cedf8 <GPM4DAT+0x2e8ceb14>
4001066c:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40010670:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40010674:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40010678:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
4001067c:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40010680:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40010684:	3ae339e3 	bcc	3f8dee18 <GPM4DAT+0x2e8deb34>
40010688:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
4001068c:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40010690:	40e33fe3 	rscmi	r3, r3, r3, ror #31
40010694:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40010698:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
4001069c:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
400106a0:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
400106a4:	4ae349e3 	bmi	3f8e2e38 <GPM4DAT+0x2e8e2b54>
400106a8:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
400106ac:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
400106b0:	50e34fe3 	rscpl	r4, r3, r3, ror #31
400106b4:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
400106b8:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
400106bc:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
400106c0:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
400106c4:	5ae359e3 	bpl	3f8e6e58 <GPM4DAT+0x2e8e6b74>
400106c8:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
400106cc:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
400106d0:	60e35fe3 	rscvs	r5, r3, r3, ror #31
400106d4:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
400106d8:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
400106dc:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
400106e0:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
400106e4:	6ae369e3 	bvs	3f8eae78 <GPM4DAT+0x2e8eab94>
400106e8:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
400106ec:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
400106f0:	70e36fe3 	rscvc	r6, r3, r3, ror #31
400106f4:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
400106f8:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
400106fc:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40010700:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010704:	7ae379e3 	bvc	3f8eee98 <GPM4DAT+0x2e8eebb4>
40010708:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
4001070c:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40010710:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40010714:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40010718:	96e395e3 	strbtls	r9, [r3], r3, ror #11
4001071c:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40010720:	9ae399e3 	bls	3f8f6eb4 <GPM4DAT+0x2e8f6bd0>
40010724:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40010728:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
4001072c:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40010730:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40010734:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40010738:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
4001073c:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40010740:	aae3a9e3 	bge	3f8faed4 <GPM4DAT+0x2e8fabf0>
40010744:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40010748:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
4001074c:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40010750:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40010754:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40010758:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
4001075c:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010760:	bae3b9e3 	blt	3f8feef4 <GPM4DAT+0x2e8fec10>
40010764:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40010768:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
4001076c:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40010770:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40010774:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40010778:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
4001077c:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010780:	cae3c9e3 	bgt	3f902f14 <GPM4DAT+0x2e902c30>
40010784:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40010788:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
4001078c:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40010790:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40010794:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40010798:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
4001079c:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400107a0:	dae3d9e3 	ble	3f906f34 <GPM4DAT+0x2e906c50>
400107a4:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
400107a8:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
400107ac:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
400107b0:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
400107b4:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
400107b8:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
400107bc:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400107c0:	eae3e9e3 	b	3f90af54 <GPM4DAT+0x2e90ac70>
400107c4:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
400107c8:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
400107cc:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
400107d0:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
400107d4:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
400107d8:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
400107dc:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
400107e0:	fae3f9e3 	blx	3f90ef74 <GPM4DAT+0x2e90ec90>
400107e4:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
400107e8:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
400107ec:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
400107f0:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
400107f4:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
400107f8:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
400107fc:	3ae439e4 	bcc	3f91ef94 <GPM4DAT+0x2e91ecb0>
40010800:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40010804:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40010808:	40e43fe4 	rscmi	r3, r4, r4, ror #31
4001080c:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40010810:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40010814:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40010818:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
4001081c:	4ae449e4 	bmi	3f922fb4 <GPM4DAT+0x2e922cd0>
40010820:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40010824:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40010828:	50e44fe4 	rscpl	r4, r4, r4, ror #31
4001082c:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40010830:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40010834:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40010838:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
4001083c:	5ae459e4 	bpl	3f926fd4 <GPM4DAT+0x2e926cf0>
40010840:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40010844:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40010848:	60e45fe4 	rscvs	r5, r4, r4, ror #31
4001084c:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40010850:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40010854:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40010858:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
4001085c:	6ae469e4 	bvs	3f92aff4 <GPM4DAT+0x2e92ad10>
40010860:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40010864:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40010868:	70e46fe4 	rscvc	r6, r4, r4, ror #31
4001086c:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40010870:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40010874:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40010878:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001087c:	7ae479e4 	bvc	3f92f014 <GPM4DAT+0x2e92ed30>
40010880:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40010884:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40010888:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
4001088c:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40010890:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40010894:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010898:	9ae499e4 	bls	3f937030 <GPM4DAT+0x2e936d4c>
4001089c:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
400108a0:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
400108a4:	a0e49fe4 	rscge	r9, r4, r4, ror #31
400108a8:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
400108ac:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
400108b0:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
400108b4:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400108b8:	aae4a9e4 	bge	3f93b050 <GPM4DAT+0x2e93ad6c>
400108bc:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
400108c0:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
400108c4:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
400108c8:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
400108cc:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
400108d0:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
400108d4:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400108d8:	bae4b9e4 	blt	3f93f070 <GPM4DAT+0x2e93ed8c>
400108dc:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
400108e0:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
400108e4:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
400108e8:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
400108ec:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
400108f0:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
400108f4:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
400108f8:	cae4c9e4 	bgt	3f943090 <GPM4DAT+0x2e942dac>
400108fc:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40010900:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40010904:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40010908:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
4001090c:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40010910:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40010914:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010918:	dae4d9e4 	ble	3f9470b0 <GPM4DAT+0x2e946dcc>
4001091c:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40010920:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40010924:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40010928:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
4001092c:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40010930:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40010934:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010938:	eae4e9e4 	b	3f94b0d0 <GPM4DAT+0x2e94adec>
4001093c:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40010940:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40010944:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40010948:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
4001094c:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40010950:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40010954:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40010958:	fae4f9e4 	blx	3f94f0f0 <GPM4DAT+0x2e94ee0c>
4001095c:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40010960:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40010964:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40010968:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
4001096c:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40010970:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010974:	3ae539e5 	bcc	3f95f110 <GPM4DAT+0x2e95ee2c>
40010978:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
4001097c:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40010980:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40010984:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40010988:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
4001098c:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40010990:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40010994:	4ae549e5 	bmi	3f963130 <GPM4DAT+0x2e962e4c>
40010998:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
4001099c:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
400109a0:	50e54fe5 	rscpl	r4, r5, r5, ror #31
400109a4:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
400109a8:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
400109ac:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
400109b0:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400109b4:	5ae559e5 	bpl	3f967150 <GPM4DAT+0x2e966e6c>
400109b8:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
400109bc:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
400109c0:	60e55fe5 	rscvs	r5, r5, r5, ror #31
400109c4:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
400109c8:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
400109cc:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
400109d0:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400109d4:	6ae569e5 	bvs	3f96b170 <GPM4DAT+0x2e96ae8c>
400109d8:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
400109dc:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
400109e0:	70e56fe5 	rscvc	r6, r5, r5, ror #31
400109e4:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
400109e8:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
400109ec:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
400109f0:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400109f4:	7ae579e5 	bvc	3f96f190 <GPM4DAT+0x2e96eeac>
400109f8:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
400109fc:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40010a00:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40010a04:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40010a08:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40010a0c:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010a10:	9ae599e5 	bls	3f9771ac <GPM4DAT+0x2e976ec8>
40010a14:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40010a18:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40010a1c:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40010a20:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40010a24:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40010a28:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40010a2c:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010a30:	aae5a9e5 	bge	3f97b1cc <GPM4DAT+0x2e97aee8>
40010a34:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40010a38:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40010a3c:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40010a40:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40010a44:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40010a48:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40010a4c:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010a50:	bae5b9e5 	blt	3f97f1ec <GPM4DAT+0x2e97ef08>
40010a54:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40010a58:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40010a5c:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40010a60:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40010a64:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40010a68:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40010a6c:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010a70:	cae5c9e5 	bgt	3f98320c <GPM4DAT+0x2e982f28>
40010a74:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40010a78:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40010a7c:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40010a80:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40010a84:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40010a88:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40010a8c:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010a90:	dae5d9e5 	ble	3f98722c <GPM4DAT+0x2e986f48>
40010a94:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40010a98:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40010a9c:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40010aa0:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40010aa4:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40010aa8:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40010aac:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010ab0:	eae5e9e5 	b	3f98b24c <GPM4DAT+0x2e98af68>
40010ab4:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40010ab8:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40010abc:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40010ac0:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40010ac4:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40010ac8:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40010acc:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40010ad0:	fae5f9e5 	blx	3f98f26c <GPM4DAT+0x2e98ef88>
40010ad4:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40010ad8:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40010adc:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40010ae0:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40010ae4:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40010ae8:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010aec:	3ae639e6 	bcc	3f99f28c <GPM4DAT+0x2e99efa8>
40010af0:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40010af4:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40010af8:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40010afc:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40010b00:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40010b04:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40010b08:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010b0c:	4ae649e6 	bmi	3f9a32ac <GPM4DAT+0x2e9a2fc8>
40010b10:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40010b14:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40010b18:	50e64fe6 	rscpl	r4, r6, r6, ror #31
40010b1c:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40010b20:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40010b24:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40010b28:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010b2c:	5ae659e6 	bpl	3f9a72cc <GPM4DAT+0x2e9a6fe8>
40010b30:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40010b34:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40010b38:	60e65fe6 	rscvs	r5, r6, r6, ror #31
40010b3c:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40010b40:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40010b44:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40010b48:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010b4c:	6ae669e6 	bvs	3f9ab2ec <GPM4DAT+0x2e9ab008>
40010b50:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40010b54:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40010b58:	70e66fe6 	rscvc	r6, r6, r6, ror #31
40010b5c:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40010b60:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40010b64:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40010b68:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010b6c:	7ae679e6 	bvc	3f9af30c <GPM4DAT+0x2e9af028>
40010b70:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40010b74:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40010b78:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40010b7c:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40010b80:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40010b84:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010b88:	9ae699e6 	bls	3f9b7328 <GPM4DAT+0x2e9b7044>
40010b8c:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40010b90:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40010b94:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40010b98:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40010b9c:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40010ba0:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40010ba4:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010ba8:	aae6a9e6 	bge	3f9bb348 <GPM4DAT+0x2e9bb064>
40010bac:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40010bb0:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40010bb4:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40010bb8:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40010bbc:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40010bc0:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40010bc4:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010bc8:	bae6b9e6 	blt	3f9bf368 <GPM4DAT+0x2e9bf084>
40010bcc:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40010bd0:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40010bd4:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40010bd8:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40010bdc:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40010be0:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40010be4:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010be8:	cae6c9e6 	bgt	3f9c3388 <GPM4DAT+0x2e9c30a4>
40010bec:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40010bf0:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40010bf4:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40010bf8:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40010bfc:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40010c00:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
40010c04:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010c08:	dae6d9e6 	ble	3f9c73a8 <GPM4DAT+0x2e9c70c4>
40010c0c:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40010c10:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
40010c14:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40010c18:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
40010c1c:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40010c20:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
40010c24:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010c28:	eae6e9e6 	b	3f9cb3c8 <GPM4DAT+0x2e9cb0e4>
40010c2c:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40010c30:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
40010c34:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40010c38:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
40010c3c:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40010c40:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
40010c44:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40010c48:	fae6f9e6 	blx	3f9cf3e8 <GPM4DAT+0x2e9cf104>
40010c4c:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40010c50:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
40010c54:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40010c58:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
40010c5c:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40010c60:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010c64:	3ae739e7 	bcc	3f9df408 <GPM4DAT+0x2e9df124>
40010c68:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
40010c6c:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40010c70:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40010c74:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40010c78:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40010c7c:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40010c80:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010c84:	4ae749e7 	bmi	3f9e3428 <GPM4DAT+0x2e9e3144>
40010c88:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40010c8c:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40010c90:	50e74fe7 	rscpl	r4, r7, r7, ror #31
40010c94:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40010c98:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
40010c9c:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40010ca0:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010ca4:	5ae759e7 	bpl	3f9e7448 <GPM4DAT+0x2e9e7164>
40010ca8:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
40010cac:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40010cb0:	60e75fe7 	rscvs	r5, r7, r7, ror #31
40010cb4:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40010cb8:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
40010cbc:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40010cc0:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010cc4:	6ae769e7 	bvs	3f9eb468 <GPM4DAT+0x2e9eb184>
40010cc8:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
40010ccc:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40010cd0:	70e76fe7 	rscvc	r6, r7, r7, ror #31
40010cd4:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40010cd8:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
40010cdc:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40010ce0:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010ce4:	7ae779e7 	bvc	3f9ef488 <GPM4DAT+0x2e9ef1a4>
40010ce8:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
40010cec:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40010cf0:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
40010cf4:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40010cf8:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40010cfc:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010d00:	9ae799e7 	bls	3f9f74a4 <GPM4DAT+0x2e9f71c0>
40010d04:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40010d08:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40010d0c:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40010d10:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
40010d14:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40010d18:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
40010d1c:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010d20:	aae7a9e7 	bge	3f9fb4c4 <GPM4DAT+0x2e9fb1e0>
40010d24:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40010d28:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
40010d2c:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40010d30:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
40010d34:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40010d38:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
40010d3c:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010d40:	bae7b9e7 	blt	3f9ff4e4 <GPM4DAT+0x2e9ff200>
40010d44:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40010d48:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
40010d4c:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40010d50:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
40010d54:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40010d58:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
40010d5c:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010d60:	cae7c9e7 	bgt	3fa03504 <GPM4DAT+0x2ea03220>
40010d64:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40010d68:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
40010d6c:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40010d70:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
40010d74:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40010d78:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40010d7c:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010d80:	dae7d9e7 	ble	3fa07524 <GPM4DAT+0x2ea07240>
40010d84:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40010d88:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40010d8c:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40010d90:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
40010d94:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40010d98:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
40010d9c:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010da0:	eae7e9e7 	b	3fa0b544 <GPM4DAT+0x2ea0b260>
40010da4:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40010da8:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
40010dac:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
40010db0:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
40010db4:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
40010db8:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
40010dbc:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
40010dc0:	fae7f9e7 	blx	3fa0f564 <GPM4DAT+0x2ea0f280>
40010dc4:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
40010dc8:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
40010dcc:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
40010dd0:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
40010dd4:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
40010dd8:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40010ddc:	3ae839e8 	bcc	3fa1f584 <GPM4DAT+0x2ea1f2a0>
40010de0:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
40010de4:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40010de8:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40010dec:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40010df0:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
40010df4:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40010df8:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40010dfc:	4ae849e8 	bmi	3fa235a4 <GPM4DAT+0x2ea232c0>
40010e00:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
40010e04:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40010e08:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40010e0c:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40010e10:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
40010e14:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40010e18:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40010e1c:	5ae859e8 	bpl	3fa275c4 <GPM4DAT+0x2ea272e0>
40010e20:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
40010e24:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40010e28:	60e85fe8 	rscvs	r5, r8, r8, ror #31
40010e2c:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40010e30:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
40010e34:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40010e38:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40010e3c:	6ae869e8 	bvs	3fa2b5e4 <GPM4DAT+0x2ea2b300>
40010e40:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
40010e44:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40010e48:	70e86fe8 	rscvc	r6, r8, r8, ror #31
40010e4c:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40010e50:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
40010e54:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40010e58:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010e5c:	7ae879e8 	bvc	3fa2f604 <GPM4DAT+0x2ea2f320>
40010e60:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
40010e64:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40010e68:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
40010e6c:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40010e70:	96e895e8 	strbtls	r9, [r8], r8, ror #11
40010e74:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40010e78:	9ae899e8 	bls	3fa37620 <GPM4DAT+0x2ea3733c>
40010e7c:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40010e80:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
40010e84:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40010e88:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
40010e8c:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40010e90:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
40010e94:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40010e98:	aae8a9e8 	bge	3fa3b640 <GPM4DAT+0x2ea3b35c>
40010e9c:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
40010ea0:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
40010ea4:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
40010ea8:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
40010eac:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
40010eb0:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
40010eb4:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010eb8:	bae8b9e8 	blt	3fa3f660 <GPM4DAT+0x2ea3f37c>
40010ebc:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
40010ec0:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
40010ec4:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
40010ec8:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
40010ecc:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
40010ed0:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
40010ed4:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40010ed8:	cae8c9e8 	bgt	3fa43680 <GPM4DAT+0x2ea4339c>
40010edc:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
40010ee0:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
40010ee4:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40010ee8:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40010eec:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40010ef0:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
40010ef4:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010ef8:	dae8d9e8 	ble	3fa476a0 <GPM4DAT+0x2ea473bc>
40010efc:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40010f00:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
40010f04:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40010f08:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40010f0c:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40010f10:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
40010f14:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010f18:	eae8e9e8 	b	3fa4b6c0 <GPM4DAT+0x2ea4b3dc>
40010f1c:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40010f20:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
40010f24:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40010f28:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40010f2c:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40010f30:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
40010f34:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40010f38:	fae8f9e8 	blx	3fa4f6e0 <GPM4DAT+0x2ea4f3fc>
40010f3c:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40010f40:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
40010f44:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40010f48:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40010f4c:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40010f50:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40010f54:	3ae939e9 	bcc	3fa5f700 <GPM4DAT+0x2ea5f41c>
40010f58:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40010f5c:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40010f60:	40e93fe9 	rscmi	r3, r9, r9, ror #31
40010f64:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40010f68:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40010f6c:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40010f70:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
40010f74:	4ae949e9 	bmi	3fa63720 <GPM4DAT+0x2ea6343c>
40010f78:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40010f7c:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40010f80:	50e94fe9 	rscpl	r4, r9, r9, ror #31
40010f84:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40010f88:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40010f8c:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40010f90:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40010f94:	5ae959e9 	bpl	3fa67740 <GPM4DAT+0x2ea6745c>
40010f98:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
40010f9c:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40010fa0:	60e95fe9 	rscvs	r5, r9, r9, ror #31
40010fa4:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40010fa8:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
40010fac:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
40010fb0:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40010fb4:	6ae969e9 	bvs	3fa6b760 <GPM4DAT+0x2ea6b47c>
40010fb8:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
40010fbc:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
40010fc0:	70e96fe9 	rscvc	r6, r9, r9, ror #31
40010fc4:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
40010fc8:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
40010fcc:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
40010fd0:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010fd4:	7ae979e9 	bvc	3fa6f780 <GPM4DAT+0x2ea6f49c>
40010fd8:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
40010fdc:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
40010fe0:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
40010fe4:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40010fe8:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40010fec:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40010ff0:	9ae999e9 	bls	3fa7779c <GPM4DAT+0x2ea774b8>
40010ff4:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40010ff8:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40010ffc:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40011000:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
40011004:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40011008:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
4001100c:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011010:	aae9a9e9 	bge	3fa7b7bc <GPM4DAT+0x2ea7b4d8>
40011014:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40011018:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
4001101c:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40011020:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
40011024:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40011028:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
4001102c:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011030:	bae9b9e9 	blt	3fa7f7dc <GPM4DAT+0x2ea7f4f8>
40011034:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40011038:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
4001103c:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40011040:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
40011044:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40011048:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
4001104c:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011050:	cae9c9e9 	bgt	3fa837fc <GPM4DAT+0x2ea83518>
40011054:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40011058:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
4001105c:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40011060:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
40011064:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40011068:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
4001106c:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011070:	dae9d9e9 	ble	3fa8781c <GPM4DAT+0x2ea87538>
40011074:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011078:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
4001107c:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011080:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
40011084:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40011088:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
4001108c:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011090:	eae9e9e9 	b	3fa8b83c <GPM4DAT+0x2ea8b558>
40011094:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40011098:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
4001109c:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
400110a0:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
400110a4:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
400110a8:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
400110ac:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
400110b0:	fae9f9e9 	blx	3fa8f85c <GPM4DAT+0x2ea8f578>
400110b4:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
400110b8:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
400110bc:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
400110c0:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
400110c4:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
400110c8:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400110cc:	3aea39ea 	bcc	3fa9f87c <GPM4DAT+0x2ea9f598>
400110d0:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
400110d4:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
400110d8:	40ea3fea 	rscmi	r3, sl, sl, ror #31
400110dc:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
400110e0:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
400110e4:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
400110e8:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
400110ec:	4aea49ea 	bmi	3faa389c <GPM4DAT+0x2eaa35b8>
400110f0:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
400110f4:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
400110f8:	50ea4fea 	rscpl	r4, sl, sl, ror #31
400110fc:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40011100:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
40011104:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40011108:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001110c:	5aea59ea 	bpl	3faa78bc <GPM4DAT+0x2eaa75d8>
40011110:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
40011114:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40011118:	60ea5fea 	rscvs	r5, sl, sl, ror #31
4001111c:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40011120:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
40011124:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40011128:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001112c:	6aea69ea 	bvs	3faab8dc <GPM4DAT+0x2eaab5f8>
40011130:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
40011134:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40011138:	70ea6fea 	rscvc	r6, sl, sl, ror #31
4001113c:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40011140:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
40011144:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40011148:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001114c:	7aea79ea 	bvc	3faaf8fc <GPM4DAT+0x2eaaf618>
40011150:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
40011154:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40011158:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
4001115c:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40011160:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
40011164:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011168:	9aea99ea 	bls	3fab7918 <GPM4DAT+0x2eab7634>
4001116c:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40011170:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
40011174:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011178:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
4001117c:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011180:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
40011184:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011188:	aaeaa9ea 	bge	3fabb938 <GPM4DAT+0x2eabb654>
4001118c:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40011190:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
40011194:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40011198:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
4001119c:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
400111a0:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
400111a4:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400111a8:	baeab9ea 	blt	3fabf958 <GPM4DAT+0x2eabf674>
400111ac:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
400111b0:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
400111b4:	c0eabfea 	rscgt	fp, sl, sl, ror #31
400111b8:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
400111bc:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
400111c0:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
400111c4:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400111c8:	caeac9ea 	bgt	3fac3978 <GPM4DAT+0x2eac3694>
400111cc:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
400111d0:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
400111d4:	d0eacfea 	rscle	ip, sl, sl, ror #31
400111d8:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
400111dc:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
400111e0:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
400111e4:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400111e8:	daead9ea 	ble	3fac7998 <GPM4DAT+0x2eac76b4>
400111ec:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
400111f0:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
400111f4:	e0eadfea 	rsc	sp, sl, sl, ror #31
400111f8:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
400111fc:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40011200:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
40011204:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011208:	eaeae9ea 	b	3facb9b8 <GPM4DAT+0x2eacb6d4>
4001120c:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40011210:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
40011214:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40011218:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
4001121c:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40011220:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
40011224:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40011228:	faeaf9ea 	blx	3facf9d8 <GPM4DAT+0x2eacf6f4>
4001122c:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40011230:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
40011234:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40011238:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
4001123c:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40011240:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011244:	3aeb39eb 	bcc	3fadf9f8 <GPM4DAT+0x2eadf714>
40011248:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
4001124c:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40011250:	40eb3feb 	rscmi	r3, fp, fp, ror #31
40011254:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40011258:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
4001125c:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40011260:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011264:	4aeb49eb 	bmi	3fae3a18 <GPM4DAT+0x2eae3734>
40011268:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
4001126c:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40011270:	50eb4feb 	rscpl	r4, fp, fp, ror #31
40011274:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011278:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
4001127c:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011280:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011284:	5aeb59eb 	bpl	3fae7a38 <GPM4DAT+0x2eae7754>
40011288:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
4001128c:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40011290:	60eb5feb 	rscvs	r5, fp, fp, ror #31
40011294:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40011298:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
4001129c:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
400112a0:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400112a4:	6aeb69eb 	bvs	3faeba58 <GPM4DAT+0x2eaeb774>
400112a8:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
400112ac:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
400112b0:	70eb6feb 	rscvc	r6, fp, fp, ror #31
400112b4:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
400112b8:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
400112bc:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
400112c0:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400112c4:	7aeb79eb 	bvc	3faefa78 <GPM4DAT+0x2eaef794>
400112c8:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
400112cc:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
400112d0:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
400112d4:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
400112d8:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
400112dc:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400112e0:	9aeb99eb 	bls	3faf7a94 <GPM4DAT+0x2eaf77b0>
400112e4:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
400112e8:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
400112ec:	a0eb9feb 	rscge	r9, fp, fp, ror #31
400112f0:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
400112f4:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
400112f8:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
400112fc:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011300:	aaeba9eb 	bge	3fafbab4 <GPM4DAT+0x2eafb7d0>
40011304:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40011308:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
4001130c:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40011310:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
40011314:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40011318:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
4001131c:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011320:	baebb9eb 	blt	3faffad4 <GPM4DAT+0x2eaff7f0>
40011324:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40011328:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
4001132c:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40011330:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
40011334:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40011338:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
4001133c:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011340:	caebc9eb 	bgt	3fb03af4 <GPM4DAT+0x2eb03810>
40011344:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40011348:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
4001134c:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40011350:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
40011354:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40011358:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
4001135c:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011360:	daebd9eb 	ble	3fb07b14 <GPM4DAT+0x2eb07830>
40011364:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40011368:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
4001136c:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40011370:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
40011374:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40011378:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
4001137c:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011380:	eaebe9eb 	b	3fb0bb34 <GPM4DAT+0x2eb0b850>
40011384:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40011388:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
4001138c:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40011390:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
40011394:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40011398:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
4001139c:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
400113a0:	faebf9eb 	blx	3fb0fb54 <GPM4DAT+0x2eb0f870>
400113a4:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
400113a8:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
400113ac:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
400113b0:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
400113b4:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
400113b8:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400113bc:	3aec39ec 	bcc	3fb1fb74 <GPM4DAT+0x2eb1f890>
400113c0:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
400113c4:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
400113c8:	40ec3fec 	rscmi	r3, ip, ip, ror #31
400113cc:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
400113d0:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
400113d4:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
400113d8:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400113dc:	4aec49ec 	bmi	3fb23b94 <GPM4DAT+0x2eb238b0>
400113e0:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
400113e4:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
400113e8:	50ec4fec 	rscpl	r4, ip, ip, ror #31
400113ec:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
400113f0:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
400113f4:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
400113f8:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400113fc:	5aec59ec 	bpl	3fb27bb4 <GPM4DAT+0x2eb278d0>
40011400:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
40011404:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40011408:	60ec5fec 	rscvs	r5, ip, ip, ror #31
4001140c:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40011410:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
40011414:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40011418:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001141c:	6aec69ec 	bvs	3fb2bbd4 <GPM4DAT+0x2eb2b8f0>
40011420:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
40011424:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40011428:	70ec6fec 	rscvc	r6, ip, ip, ror #31
4001142c:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40011430:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
40011434:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40011438:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001143c:	7aec79ec 	bvc	3fb2fbf4 <GPM4DAT+0x2eb2f910>
40011440:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
40011444:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40011448:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
4001144c:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40011450:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
40011454:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011458:	9aec99ec 	bls	3fb37c10 <GPM4DAT+0x2eb3792c>
4001145c:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40011460:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
40011464:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40011468:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
4001146c:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40011470:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
40011474:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011478:	aaeca9ec 	bge	3fb3bc30 <GPM4DAT+0x2eb3b94c>
4001147c:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40011480:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
40011484:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40011488:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
4001148c:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40011490:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
40011494:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011498:	baecb9ec 	blt	3fb3fc50 <GPM4DAT+0x2eb3f96c>
4001149c:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
400114a0:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
400114a4:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
400114a8:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
400114ac:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
400114b0:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
400114b4:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400114b8:	caecc9ec 	bgt	3fb43c70 <GPM4DAT+0x2eb4398c>
400114bc:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
400114c0:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
400114c4:	d0eccfec 	rscle	ip, ip, ip, ror #31
400114c8:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
400114cc:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
400114d0:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
400114d4:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400114d8:	daecd9ec 	ble	3fb47c90 <GPM4DAT+0x2eb479ac>
400114dc:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
400114e0:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
400114e4:	e0ecdfec 	rsc	sp, ip, ip, ror #31
400114e8:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
400114ec:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
400114f0:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
400114f4:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400114f8:	eaece9ec 	b	3fb4bcb0 <GPM4DAT+0x2eb4b9cc>
400114fc:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40011500:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
40011504:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40011508:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
4001150c:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40011510:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
40011514:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40011518:	faecf9ec 	blx	3fb4fcd0 <GPM4DAT+0x2eb4f9ec>
4001151c:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40011520:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
40011524:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40011528:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
4001152c:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40011530:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011534:	3aed39ed 	bcc	3fb5fcf0 <GPM4DAT+0x2eb5fa0c>
40011538:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
4001153c:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40011540:	40ed3fed 	rscmi	r3, sp, sp, ror #31
40011544:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40011548:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
4001154c:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40011550:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40011554:	4aed49ed 	bmi	3fb63d10 <GPM4DAT+0x2eb63a2c>
40011558:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
4001155c:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40011560:	50ed4fed 	rscpl	r4, sp, sp, ror #31
40011564:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40011568:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
4001156c:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40011570:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011574:	5aed59ed 	bpl	3fb67d30 <GPM4DAT+0x2eb67a4c>
40011578:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
4001157c:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40011580:	60ed5fed 	rscvs	r5, sp, sp, ror #31
40011584:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40011588:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
4001158c:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40011590:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011594:	6aed69ed 	bvs	3fb6bd50 <GPM4DAT+0x2eb6ba6c>
40011598:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
4001159c:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
400115a0:	70ed6fed 	rscvc	r6, sp, sp, ror #31
400115a4:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
400115a8:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
400115ac:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
400115b0:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400115b4:	7aed79ed 	bvc	3fb6fd70 <GPM4DAT+0x2eb6fa8c>
400115b8:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
400115bc:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
400115c0:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
400115c4:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400115c8:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400115cc:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400115d0:	9aed99ed 	bls	3fb77d8c <GPM4DAT+0x2eb77aa8>
400115d4:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400115d8:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400115dc:	a0ed9fed 	rscge	r9, sp, sp, ror #31
400115e0:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
400115e4:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
400115e8:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
400115ec:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400115f0:	aaeda9ed 	bge	3fb7bdac <GPM4DAT+0x2eb7bac8>
400115f4:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
400115f8:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
400115fc:	b0edafed 	rsclt	sl, sp, sp, ror #31
40011600:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
40011604:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40011608:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
4001160c:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011610:	baedb9ed 	blt	3fb7fdcc <GPM4DAT+0x2eb7fae8>
40011614:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40011618:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
4001161c:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40011620:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
40011624:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40011628:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
4001162c:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011630:	caedc9ed 	bgt	3fb83dec <GPM4DAT+0x2eb83b08>
40011634:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40011638:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
4001163c:	d0edcfed 	rscle	ip, sp, sp, ror #31
40011640:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
40011644:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40011648:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
4001164c:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011650:	daedd9ed 	ble	3fb87e0c <GPM4DAT+0x2eb87b28>
40011654:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40011658:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
4001165c:	e0eddfed 	rsc	sp, sp, sp, ror #31
40011660:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40011664:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40011668:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
4001166c:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011670:	eaede9ed 	b	3fb8be2c <GPM4DAT+0x2eb8bb48>
40011674:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40011678:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
4001167c:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40011680:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
40011684:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40011688:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
4001168c:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40011690:	faedf9ed 	blx	3fb8fe4c <GPM4DAT+0x2eb8fb68>
40011694:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40011698:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
4001169c:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
400116a0:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
400116a4:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
400116a8:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400116ac:	3aee39ee 	bcc	3fb9fe6c <GPM4DAT+0x2eb9fb88>
400116b0:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
400116b4:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
400116b8:	40ee3fee 	rscmi	r3, lr, lr, ror #31
400116bc:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
400116c0:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
400116c4:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
400116c8:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400116cc:	4aee49ee 	bmi	3fba3e8c <GPM4DAT+0x2eba3ba8>
400116d0:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
400116d4:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
400116d8:	50ee4fee 	rscpl	r4, lr, lr, ror #31
400116dc:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
400116e0:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
400116e4:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
400116e8:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400116ec:	5aee59ee 	bpl	3fba7eac <GPM4DAT+0x2eba7bc8>
400116f0:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
400116f4:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
400116f8:	60ee5fee 	rscvs	r5, lr, lr, ror #31
400116fc:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40011700:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40011704:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40011708:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001170c:	6aee69ee 	bvs	3fbabecc <GPM4DAT+0x2ebabbe8>
40011710:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40011714:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40011718:	70ee6fee 	rscvc	r6, lr, lr, ror #31
4001171c:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40011720:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40011724:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40011728:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001172c:	7aee79ee 	bvc	3fbafeec <GPM4DAT+0x2ebafc08>
40011730:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40011734:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40011738:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
4001173c:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40011740:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40011744:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011748:	9aee99ee 	bls	3fbb7f08 <GPM4DAT+0x2ebb7c24>
4001174c:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40011750:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40011754:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40011758:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
4001175c:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40011760:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40011764:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011768:	aaeea9ee 	bge	3fbbbf28 <GPM4DAT+0x2ebbbc44>
4001176c:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40011770:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40011774:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40011778:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
4001177c:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40011780:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40011784:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011788:	baeeb9ee 	blt	3fbbff48 <GPM4DAT+0x2ebbfc64>
4001178c:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40011790:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40011794:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40011798:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
4001179c:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
400117a0:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
400117a4:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400117a8:	caeec9ee 	bgt	3fbc3f68 <GPM4DAT+0x2ebc3c84>
400117ac:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
400117b0:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
400117b4:	d0eecfee 	rscle	ip, lr, lr, ror #31
400117b8:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
400117bc:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
400117c0:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
400117c4:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400117c8:	daeed9ee 	ble	3fbc7f88 <GPM4DAT+0x2ebc7ca4>
400117cc:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
400117d0:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
400117d4:	e0eedfee 	rsc	sp, lr, lr, ror #31
400117d8:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
400117dc:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
400117e0:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
400117e4:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400117e8:	eaeee9ee 	b	3fbcbfa8 <GPM4DAT+0x2ebcbcc4>
400117ec:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
400117f0:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
400117f4:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
400117f8:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
400117fc:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40011800:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40011804:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40011808:	faeef9ee 	blx	3fbcffc8 <GPM4DAT+0x2ebcfce4>
4001180c:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40011810:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40011814:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40011818:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40011820 <HanTable+0x3430>
4001181c:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40011820:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40011824:	3aef39ef 	bcc	3fbdffe8 <GPM4DAT+0x2ebdfd04>
40011828:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
4001182c:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40011830:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40011834:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40011838:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40011840 <HanTable+0x3450>
4001183c:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40011840:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40011844:	4aef49ef 	bmi	3fbe4008 <GPM4DAT+0x2ebe3d24>
40011848:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
4001184c:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40011850:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40011854:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40011858:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40011860 <HanTable+0x3470>
4001185c:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40011860:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40011864:	5aef59ef 	bpl	3fbe8028 <GPM4DAT+0x2ebe7d44>
40011868:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
4001186c:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40011870:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40011874:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40011878:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40011880 <HanTable+0x3490>
4001187c:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40011880:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40011884:	6aef69ef 	bvs	3fbec048 <GPM4DAT+0x2ebebd64>
40011888:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
4001188c:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40011890:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40011894:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40011898:	74ef73ef 	strbtvc	r7, [pc], #1007	; 400118a0 <HanTable+0x34b0>
4001189c:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
400118a0:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
400118a4:	7aef79ef 	bvc	3fbf0068 <GPM4DAT+0x2ebefd84>
400118a8:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
400118ac:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
400118b0:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
400118b4:	94ef93ef 	strbtls	r9, [pc], #1007	; 400118bc <HanTable+0x34cc>
400118b8:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
400118bc:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
400118c0:	9aef99ef 	bls	3fbf8084 <GPM4DAT+0x2ebf7da0>
400118c4:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
400118c8:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
400118cc:	a0ef9fef 	rscge	r9, pc, pc, ror #31
400118d0:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
400118d4:	a4efa3ef 	strbtge	sl, [pc], #1007	; 400118dc <HanTable+0x34ec>
400118d8:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
400118dc:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
400118e0:	aaefa9ef 	bge	3fbfc0a4 <GPM4DAT+0x2ebfbdc0>
400118e4:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
400118e8:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
400118ec:	b0efafef 	rsclt	sl, pc, pc, ror #31
400118f0:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
400118f4:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 400118fc <HanTable+0x350c>
400118f8:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
400118fc:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40011900:	baefb9ef 	blt	3fc000c4 <GPM4DAT+0x2ebffde0>
40011904:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40011908:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
4001190c:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40011910:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40011914:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 4001191c <HanTable+0x352c>
40011918:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
4001191c:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40011920:	caefc9ef 	bgt	3fc040e4 <GPM4DAT+0x2ec03e00>
40011924:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40011928:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
4001192c:	d0efcfef 	rscle	ip, pc, pc, ror #31
40011930:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40011934:	d4efd3ef 	strbtle	sp, [pc], #1007	; 4001193c <HanTable+0x354c>
40011938:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
4001193c:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40011940:	daefd9ef 	ble	3fc08104 <GPM4DAT+0x2ec07e20>
40011944:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40011948:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
4001194c:	e0efdfef 	rsc	sp, pc, pc, ror #31
40011950:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40011954:	e4efe3ef 	strbt	lr, [pc], #1007	; 4001195c <HanTable+0x356c>
40011958:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
4001195c:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40011960:	eaefe9ef 	b	3fc0c124 <GPM4DAT+0x2ec0be40>
40011964:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40011968:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
4001196c:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40011970:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40011974:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40011978:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
4001197c:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40011980:	faeff9ef 	blx	3fc10144 <GPM4DAT+0x2ec0fe60>
40011984:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40011d48 <HanTable+0x3958>
40011988:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
4001198c:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40011990:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40011994:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40011998:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001199c:	3af039f0 	bcc	3fc20164 <GPM4DAT+0x2ec1fe80>
400119a0:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
400119a4:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
400119a8:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
400119ac:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
400119b0:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
400119b4:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
400119b8:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
400119bc:	4af049f0 	bmi	3fc24184 <GPM4DAT+0x2ec23ea0>
400119c0:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
400119c4:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
400119c8:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
400119cc:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
400119d0:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
400119d4:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
400119d8:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400119dc:	5af059f0 	bpl	3fc281a4 <GPM4DAT+0x2ec27ec0>
400119e0:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
400119e4:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
400119e8:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
400119ec:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
400119f0:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
400119f4:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
400119f8:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400119fc:	6af069f0 	bvs	3fc2c1c4 <GPM4DAT+0x2ec2bee0>
40011a00:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40011a04:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40011a08:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40011a0c:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40011a10:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40011a14:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40011a18:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011a1c:	7af079f0 	bvc	3fc301e4 <GPM4DAT+0x2ec2ff00>
40011a20:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40011a24:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40011a28:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40011a2c:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40011a30:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40011a34:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011a38:	9af099f0 	bls	3fc38200 <GPM4DAT+0x2ec37f1c>
40011a3c:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40011a40:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40011a44:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40011a48:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40011a4c:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40011a50:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40011a54:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011a58:	aaf0a9f0 	bge	3fc3c220 <GPM4DAT+0x2ec3bf3c>
40011a5c:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40011a60:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40011a64:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40011a68:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40011a6c:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40011a70:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40011a74:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011a78:	baf0b9f0 	blt	3fc40240 <GPM4DAT+0x2ec3ff5c>
40011a7c:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40011a80:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40011a84:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40011a88:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40011a8c:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40011a90:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40011a94:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011a98:	caf0c9f0 	bgt	3fc44260 <GPM4DAT+0x2ec43f7c>
40011a9c:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40011aa0:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40011aa4:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40011aa8:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40011aac:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40011ab0:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40011ab4:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011ab8:	daf0d9f0 	ble	3fc48280 <GPM4DAT+0x2ec47f9c>
40011abc:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40011ac0:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40011ac4:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40011ac8:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40011acc:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40011ad0:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40011ad4:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011ad8:	eaf0e9f0 	b	3fc4c2a0 <GPM4DAT+0x2ec4bfbc>
40011adc:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40011ae0:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40011ae4:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40011ae8:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40011aec:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40011af0:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40011af4:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40011af8:	faf0f9f0 	blx	3fc502c0 <GPM4DAT+0x2ec4ffdc>
40011afc:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40011b00:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40011b04:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40011b08:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40011b0c:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40011b10:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011b14:	3af139f1 	bcc	3fc602e0 <GPM4DAT+0x2ec5fffc>
40011b18:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
40011b1c:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40011b20:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40011b24:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40011b28:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
40011b2c:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40011b30:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40011b34:	4af149f1 	bmi	3fc64300 <GPM4DAT+0x2ec6401c>
40011b38:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
40011b3c:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40011b40:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40011b44:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40011b48:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
40011b4c:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40011b50:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011b54:	5af159f1 	bpl	3fc68320 <GPM4DAT+0x2ec6803c>
40011b58:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
40011b5c:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40011b60:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40011b64:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40011b68:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
40011b6c:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40011b70:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011b74:	6af169f1 	bvs	3fc6c340 <GPM4DAT+0x2ec6c05c>
40011b78:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40011b7c:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40011b80:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40011b84:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40011b88:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40011b8c:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40011b90:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011b94:	7af179f1 	bvc	3fc70360 <GPM4DAT+0x2ec7007c>
40011b98:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40011b9c:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40011ba0:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40011ba4:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40011ba8:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40011bac:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011bb0:	9af199f1 	bls	3fc7837c <GPM4DAT+0x2ec78098>
40011bb4:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40011bb8:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40011bbc:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40011bc0:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40011bc4:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40011bc8:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40011bcc:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011bd0:	aaf1a9f1 	bge	3fc7c39c <GPM4DAT+0x2ec7c0b8>
40011bd4:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40011bd8:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40011bdc:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40011be0:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40011be4:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40011be8:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40011bec:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011bf0:	baf1b9f1 	blt	3fc803bc <GPM4DAT+0x2ec800d8>
40011bf4:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40011bf8:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40011bfc:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40011c00:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
40011c04:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40011c08:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40011c0c:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011c10:	caf1c9f1 	bgt	3fc843dc <GPM4DAT+0x2ec840f8>
40011c14:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40011c18:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
40011c1c:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40011c20:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
40011c24:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40011c28:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
40011c2c:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011c30:	daf1d9f1 	ble	3fc883fc <GPM4DAT+0x2ec88118>
40011c34:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40011c38:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
40011c3c:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40011c40:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
40011c44:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40011c48:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
40011c4c:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011c50:	eaf1e9f1 	b	3fc8c41c <GPM4DAT+0x2ec8c138>
40011c54:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40011c58:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
40011c5c:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40011c60:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40011c64:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40011c68:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
40011c6c:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40011c70:	faf1f9f1 	blx	3fc9043c <GPM4DAT+0x2ec90158>
40011c74:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40011c78:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40011c7c:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40011c80:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
40011c84:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40011c88:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011c8c:	3af239f2 	bcc	3fca045c <GPM4DAT+0x2eca0178>
40011c90:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
40011c94:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40011c98:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
40011c9c:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40011ca0:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
40011ca4:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40011ca8:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40011cac:	4af249f2 	bmi	3fca447c <GPM4DAT+0x2eca4198>
40011cb0:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
40011cb4:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40011cb8:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
40011cbc:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40011cc0:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
40011cc4:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40011cc8:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011ccc:	5af259f2 	bpl	3fca849c <GPM4DAT+0x2eca81b8>
40011cd0:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
40011cd4:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40011cd8:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
40011cdc:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40011ce0:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
40011ce4:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40011ce8:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011cec:	6af269f2 	bvs	3fcac4bc <GPM4DAT+0x2ecac1d8>
40011cf0:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
40011cf4:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40011cf8:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40011cfc:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40011d00:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
40011d04:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40011d08:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011d0c:	7af279f2 	bvc	3fcb04dc <GPM4DAT+0x2ecb01f8>
40011d10:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
40011d14:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40011d18:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
40011d1c:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40011d20:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
40011d24:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011d28:	9af299f2 	bls	3fcb84f8 <GPM4DAT+0x2ecb8214>
40011d2c:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40011d30:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
40011d34:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40011d38:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
40011d3c:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40011d40:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
40011d44:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011d48:	aaf2a9f2 	bge	3fcbc518 <GPM4DAT+0x2ecbc234>
40011d4c:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40011d50:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
40011d54:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40011d58:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
40011d5c:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40011d60:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
40011d64:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011d68:	baf2b9f2 	blt	3fcc0538 <GPM4DAT+0x2ecc0254>
40011d6c:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40011d70:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
40011d74:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40011d78:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40011d7c:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40011d80:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
40011d84:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011d88:	caf2c9f2 	bgt	3fcc4558 <GPM4DAT+0x2ecc4274>
40011d8c:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40011d90:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
40011d94:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40011d98:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
40011d9c:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40011da0:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
40011da4:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011da8:	daf2d9f2 	ble	3fcc8578 <GPM4DAT+0x2ecc8294>
40011dac:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
40011db0:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
40011db4:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
40011db8:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
40011dbc:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
40011dc0:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
40011dc4:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011dc8:	eaf2e9f2 	b	3fccc598 <GPM4DAT+0x2eccc2b4>
40011dcc:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
40011dd0:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
40011dd4:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
40011dd8:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
40011ddc:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40011de0:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
40011de4:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40011de8:	faf2f9f2 	blx	3fcd05b8 <GPM4DAT+0x2ecd02d4>
40011dec:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40011df0:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
40011df4:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40011df8:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40011dfc:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40011e00:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011e04:	3af339f3 	bcc	3fce05d8 <GPM4DAT+0x2ece02f4>
40011e08:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40011e0c:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40011e10:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
40011e14:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40011e18:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
40011e1c:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40011e20:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40011e24:	4af349f3 	bmi	3fce45f8 <GPM4DAT+0x2ece4314>
40011e28:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
40011e2c:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40011e30:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
40011e34:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40011e38:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
40011e3c:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40011e40:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011e44:	5af359f3 	bpl	3fce8618 <GPM4DAT+0x2ece8334>
40011e48:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
40011e4c:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40011e50:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
40011e54:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40011e58:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
40011e5c:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40011e60:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011e64:	6af369f3 	bvs	3fcec638 <GPM4DAT+0x2ecec354>
40011e68:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
40011e6c:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40011e70:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
40011e74:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40011e78:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40011e7c:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40011e80:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011e84:	7af379f3 	bvc	3fcf0658 <GPM4DAT+0x2ecf0374>
40011e88:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
40011e8c:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40011e90:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
40011e94:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
40011e98:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
40011e9c:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011ea0:	9af399f3 	bls	3fcf8674 <GPM4DAT+0x2ecf8390>
40011ea4:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
40011ea8:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
40011eac:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
40011eb0:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
40011eb4:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
40011eb8:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
40011ebc:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011ec0:	aaf3a9f3 	bge	3fcfc694 <GPM4DAT+0x2ecfc3b0>
40011ec4:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
40011ec8:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
40011ecc:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
40011ed0:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
40011ed4:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
40011ed8:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
40011edc:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011ee0:	baf3b9f3 	blt	3fd006b4 <GPM4DAT+0x2ed003d0>
40011ee4:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40011ee8:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40011eec:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40011ef0:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
40011ef4:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40011ef8:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40011efc:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011f00:	caf3c9f3 	bgt	3fd046d4 <GPM4DAT+0x2ed043f0>
40011f04:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40011f08:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40011f0c:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40011f10:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
40011f14:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40011f18:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
40011f1c:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011f20:	daf3d9f3 	ble	3fd086f4 <GPM4DAT+0x2ed08410>
40011f24:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40011f28:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40011f2c:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40011f30:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
40011f34:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40011f38:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40011f3c:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011f40:	eaf3e9f3 	b	3fd0c714 <GPM4DAT+0x2ed0c430>
40011f44:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40011f48:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40011f4c:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40011f50:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
40011f54:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40011f58:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40011f5c:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40011f60:	faf3f9f3 	blx	3fd10734 <GPM4DAT+0x2ed10450>
40011f64:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40011f68:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40011f6c:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40011f70:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
40011f74:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40011f78:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011f7c:	3af439f4 	bcc	3fd20754 <GPM4DAT+0x2ed20470>
40011f80:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
40011f84:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40011f88:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40011f8c:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40011f90:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
40011f94:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40011f98:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40011f9c:	4af449f4 	bmi	3fd24774 <GPM4DAT+0x2ed24490>
40011fa0:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
40011fa4:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40011fa8:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
40011fac:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
40011fb0:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
40011fb4:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
40011fb8:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011fbc:	5af459f4 	bpl	3fd28794 <GPM4DAT+0x2ed284b0>
40011fc0:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
40011fc4:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
40011fc8:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
40011fcc:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
40011fd0:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
40011fd4:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
40011fd8:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011fdc:	6af469f4 	bvs	3fd2c7b4 <GPM4DAT+0x2ed2c4d0>
40011fe0:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
40011fe4:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40011fe8:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40011fec:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40011ff0:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
40011ff4:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40011ff8:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011ffc:	7af479f4 	bvc	3fd307d4 <GPM4DAT+0x2ed304f0>
40012000:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
40012004:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40012008:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
4001200c:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40012010:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
40012014:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012018:	9af499f4 	bls	3fd387f0 <GPM4DAT+0x2ed3850c>
4001201c:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40012020:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
40012024:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40012028:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
4001202c:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40012030:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
40012034:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012038:	aaf4a9f4 	bge	3fd3c810 <GPM4DAT+0x2ed3c52c>
4001203c:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40012040:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
40012044:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40012048:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
4001204c:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40012050:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
40012054:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012058:	baf4b9f4 	blt	3fd40830 <GPM4DAT+0x2ed4054c>
4001205c:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40012060:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
40012064:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40012068:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
4001206c:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40012070:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
40012074:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012078:	caf4c9f4 	bgt	3fd44850 <GPM4DAT+0x2ed4456c>
4001207c:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012080:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
40012084:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40012088:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
4001208c:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40012090:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
40012094:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012098:	daf4d9f4 	ble	3fd48870 <GPM4DAT+0x2ed4858c>
4001209c:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
400120a0:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
400120a4:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
400120a8:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
400120ac:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
400120b0:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
400120b4:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400120b8:	eaf4e9f4 	b	3fd4c890 <GPM4DAT+0x2ed4c5ac>
400120bc:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
400120c0:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
400120c4:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
400120c8:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
400120cc:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
400120d0:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
400120d4:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
400120d8:	faf4f9f4 	blx	3fd508b0 <GPM4DAT+0x2ed505cc>
400120dc:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
400120e0:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
400120e4:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
400120e8:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
400120ec:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
400120f0:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400120f4:	3af539f5 	bcc	3fd608d0 <GPM4DAT+0x2ed605ec>
400120f8:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
400120fc:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40012100:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
40012104:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40012108:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
4001210c:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40012110:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012114:	4af549f5 	bmi	3fd648f0 <GPM4DAT+0x2ed6460c>
40012118:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
4001211c:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40012120:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
40012124:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40012128:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
4001212c:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40012130:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012134:	5af559f5 	bpl	3fd68910 <GPM4DAT+0x2ed6862c>
40012138:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
4001213c:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40012140:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
40012144:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40012148:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
4001214c:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40012150:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012154:	6af569f5 	bvs	3fd6c930 <GPM4DAT+0x2ed6c64c>
40012158:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
4001215c:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40012160:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
40012164:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40012168:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
4001216c:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40012170:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012174:	7af579f5 	bvc	3fd70950 <GPM4DAT+0x2ed7066c>
40012178:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
4001217c:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012180:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
40012184:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40012188:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
4001218c:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012190:	9af599f5 	bls	3fd7896c <GPM4DAT+0x2ed78688>
40012194:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40012198:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
4001219c:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
400121a0:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
400121a4:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
400121a8:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
400121ac:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400121b0:	aaf5a9f5 	bge	3fd7c98c <GPM4DAT+0x2ed7c6a8>
400121b4:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
400121b8:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
400121bc:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
400121c0:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
400121c4:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
400121c8:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
400121cc:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400121d0:	baf5b9f5 	blt	3fd809ac <GPM4DAT+0x2ed806c8>
400121d4:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
400121d8:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
400121dc:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
400121e0:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
400121e4:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
400121e8:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
400121ec:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400121f0:	caf5c9f5 	bgt	3fd849cc <GPM4DAT+0x2ed846e8>
400121f4:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
400121f8:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
400121fc:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40012200:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
40012204:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40012208:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
4001220c:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012210:	daf5d9f5 	ble	3fd889ec <GPM4DAT+0x2ed88708>
40012214:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40012218:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
4001221c:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40012220:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
40012224:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40012228:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
4001222c:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012230:	eaf5e9f5 	b	3fd8ca0c <GPM4DAT+0x2ed8c728>
40012234:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40012238:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
4001223c:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40012240:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
40012244:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40012248:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
4001224c:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40012250:	faf5f9f5 	blx	3fd90a2c <GPM4DAT+0x2ed90748>
40012254:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40012258:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
4001225c:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40012260:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
40012264:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40012268:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001226c:	3af639f6 	bcc	3fda0a4c <GPM4DAT+0x2eda0768>
40012270:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
40012274:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012278:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
4001227c:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012280:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
40012284:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40012288:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001228c:	4af649f6 	bmi	3fda4a6c <GPM4DAT+0x2eda4788>
40012290:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
40012294:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40012298:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
4001229c:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
400122a0:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
400122a4:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
400122a8:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400122ac:	5af659f6 	bpl	3fda8a8c <GPM4DAT+0x2eda87a8>
400122b0:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
400122b4:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
400122b8:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
400122bc:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
400122c0:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
400122c4:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
400122c8:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400122cc:	6af669f6 	bvs	3fdacaac <GPM4DAT+0x2edac7c8>
400122d0:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
400122d4:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
400122d8:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
400122dc:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
400122e0:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
400122e4:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
400122e8:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400122ec:	7af679f6 	bvc	3fdb0acc <GPM4DAT+0x2edb07e8>
400122f0:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
400122f4:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
400122f8:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
400122fc:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40012300:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
40012304:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012308:	9af699f6 	bls	3fdb8ae8 <GPM4DAT+0x2edb8804>
4001230c:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40012310:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
40012314:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40012318:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
4001231c:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40012320:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
40012324:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012328:	aaf6a9f6 	bge	3fdbcb08 <GPM4DAT+0x2edbc824>
4001232c:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40012330:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
40012334:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40012338:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
4001233c:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40012340:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
40012344:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012348:	baf6b9f6 	blt	3fdc0b28 <GPM4DAT+0x2edc0844>
4001234c:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40012350:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
40012354:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40012358:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
4001235c:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40012360:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
40012364:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012368:	caf6c9f6 	bgt	3fdc4b48 <GPM4DAT+0x2edc4864>
4001236c:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40012370:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
40012374:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40012378:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
4001237c:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40012380:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
40012384:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012388:	daf6d9f6 	ble	3fdc8b68 <GPM4DAT+0x2edc8884>
4001238c:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40012390:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
40012394:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40012398:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
4001239c:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
400123a0:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
400123a4:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400123a8:	eaf6e9f6 	b	3fdccb88 <GPM4DAT+0x2edcc8a4>
400123ac:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
400123b0:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
400123b4:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
400123b8:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
400123bc:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
400123c0:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
400123c4:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
400123c8:	faf6f9f6 	blx	3fdd0ba8 <GPM4DAT+0x2edd08c4>
400123cc:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
400123d0:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
400123d4:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

400123d8 <.LANCHOR1>:
400123d8:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
400123dc:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
400123e0:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400123e4:	3af739f7 	bcc	3fde0bc8 <GPM4DAT+0x2ede08e4>
400123e8:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
400123ec:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
400123f0:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
400123f4:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
400123f8:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
400123fc:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40012400:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012404:	4af749f7 	bmi	3fde4be8 <GPM4DAT+0x2ede4904>
40012408:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
4001240c:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40012410:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
40012414:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40012418:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
4001241c:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40012420:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012424:	5af759f7 	bpl	3fde8c08 <GPM4DAT+0x2ede8924>
40012428:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
4001242c:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40012430:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
40012434:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40012438:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
4001243c:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40012440:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012444:	6af769f7 	bvs	3fdecc28 <GPM4DAT+0x2edec944>
40012448:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
4001244c:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40012450:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
40012454:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40012458:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
4001245c:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40012460:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012464:	7af779f7 	bvc	3fdf0c48 <GPM4DAT+0x2edf0964>
40012468:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
4001246c:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40012470:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
40012474:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40012478:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
4001247c:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012480:	9af799f7 	bls	3fdf8c64 <GPM4DAT+0x2edf8980>
40012484:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40012488:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
4001248c:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40012490:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
40012494:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40012498:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
4001249c:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400124a0:	aaf7a9f7 	bge	3fdfcc84 <GPM4DAT+0x2edfc9a0>
400124a4:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
400124a8:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
400124ac:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
400124b0:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
400124b4:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
400124b8:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
400124bc:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400124c0:	baf7b9f7 	blt	3fe00ca4 <GPM4DAT+0x2ee009c0>
400124c4:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
400124c8:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
400124cc:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
400124d0:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
400124d4:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
400124d8:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
400124dc:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400124e0:	caf7c9f7 	bgt	3fe04cc4 <GPM4DAT+0x2ee049e0>
400124e4:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
400124e8:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
400124ec:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
400124f0:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
400124f4:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
400124f8:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
400124fc:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012500:	daf7d9f7 	ble	3fe08ce4 <GPM4DAT+0x2ee08a00>
40012504:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40012508:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
4001250c:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40012510:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
40012514:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40012518:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
4001251c:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012520:	eaf7e9f7 	b	3fe0cd04 <GPM4DAT+0x2ee0ca20>
40012524:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40012528:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
4001252c:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40012530:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
40012534:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40012538:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
4001253c:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40012540:	faf7f9f7 	blx	3fe10d24 <GPM4DAT+0x2ee10a40>
40012544:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40012548:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
4001254c:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40012550:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
40012554:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40012558:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001255c:	3af839f8 	bcc	3fe20d44 <GPM4DAT+0x2ee20a60>
40012560:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
40012564:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40012568:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
4001256c:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40012570:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
40012574:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40012578:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
4001257c:	4af849f8 	bmi	3fe24d64 <GPM4DAT+0x2ee24a80>
40012580:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
40012584:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40012588:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
4001258c:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40012590:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
40012594:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
40012598:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001259c:	5af859f8 	bpl	3fe28d84 <GPM4DAT+0x2ee28aa0>
400125a0:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
400125a4:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
400125a8:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
400125ac:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
400125b0:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
400125b4:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
400125b8:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400125bc:	6af869f8 	bvs	3fe2cda4 <GPM4DAT+0x2ee2cac0>
400125c0:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
400125c4:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400125c8:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400125cc:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400125d0:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400125d4:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400125d8:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400125dc:	7af879f8 	bvc	3fe30dc4 <GPM4DAT+0x2ee30ae0>
400125e0:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
400125e4:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
400125e8:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
400125ec:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
400125f0:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
400125f4:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400125f8:	9af899f8 	bls	3fe38de0 <GPM4DAT+0x2ee38afc>
400125fc:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40012600:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
40012604:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40012608:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
4001260c:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40012610:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
40012614:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012618:	aaf8a9f8 	bge	3fe3ce00 <GPM4DAT+0x2ee3cb1c>
4001261c:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40012620:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
40012624:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40012628:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
4001262c:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40012630:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
40012634:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012638:	baf8b9f8 	blt	3fe40e20 <GPM4DAT+0x2ee40b3c>
4001263c:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40012640:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
40012644:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40012648:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
4001264c:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40012650:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
40012654:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012658:	caf8c9f8 	bgt	3fe44e40 <GPM4DAT+0x2ee44b5c>
4001265c:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40012660:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40012664:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40012668:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
4001266c:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40012670:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40012674:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012678:	daf8d9f8 	ble	3fe48e60 <GPM4DAT+0x2ee48b7c>
4001267c:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40012680:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
40012684:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40012688:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
4001268c:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40012690:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
40012694:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012698:	eaf8e9f8 	b	3fe4ce80 <GPM4DAT+0x2ee4cb9c>
4001269c:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
400126a0:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
400126a4:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
400126a8:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
400126ac:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
400126b0:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
400126b4:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
400126b8:	faf8f9f8 	blx	3fe50ea0 <GPM4DAT+0x2ee50bbc>
400126bc:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
400126c0:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
400126c4:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
400126c8:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
400126cc:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
400126d0:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400126d4:	3af939f9 	bcc	3fe60ec0 <GPM4DAT+0x2ee60bdc>
400126d8:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
400126dc:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
400126e0:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
400126e4:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
400126e8:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
400126ec:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
400126f0:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
400126f4:	4af949f9 	bmi	3fe64ee0 <GPM4DAT+0x2ee64bfc>
400126f8:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
400126fc:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40012700:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40012704:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40012708:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
4001270c:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40012710:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012714:	5af959f9 	bpl	3fe68f00 <GPM4DAT+0x2ee68c1c>
40012718:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
4001271c:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40012720:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40012724:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40012728:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
4001272c:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40012730:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012734:	6af969f9 	bvs	3fe6cf20 <GPM4DAT+0x2ee6cc3c>
40012738:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
4001273c:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40012740:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40012744:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40012748:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
4001274c:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40012750:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012754:	7af979f9 	bvc	3fe70f40 <GPM4DAT+0x2ee70c5c>
40012758:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
4001275c:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40012760:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40012764:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40012768:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
4001276c:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012770:	9af999f9 	bls	3fe78f5c <GPM4DAT+0x2ee78c78>
40012774:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40012778:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
4001277c:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40012780:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40012784:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40012788:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
4001278c:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012790:	aaf9a9f9 	bge	3fe7cf7c <GPM4DAT+0x2ee7cc98>
40012794:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40012798:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
4001279c:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
400127a0:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
400127a4:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
400127a8:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
400127ac:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400127b0:	baf9b9f9 	blt	3fe80f9c <GPM4DAT+0x2ee80cb8>
400127b4:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
400127b8:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
400127bc:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
400127c0:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
400127c4:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
400127c8:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
400127cc:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400127d0:	caf9c9f9 	bgt	3fe84fbc <GPM4DAT+0x2ee84cd8>
400127d4:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
400127d8:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
400127dc:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
400127e0:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
400127e4:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
400127e8:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
400127ec:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400127f0:	daf9d9f9 	ble	3fe88fdc <GPM4DAT+0x2ee88cf8>
400127f4:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
400127f8:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
400127fc:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40012800:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40012804:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40012808:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
4001280c:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012810:	eaf9e9f9 	b	3fe8cffc <GPM4DAT+0x2ee8cd18>
40012814:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40012818:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
4001281c:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40012820:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40012824:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40012828:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
4001282c:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40012830:	faf9f9f9 	blx	3fe9101c <GPM4DAT+0x2ee90d38>
40012834:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40012838:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
4001283c:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40012840:	daa0dafe 	ble	3e849440 <GPM4DAT+0x2d84915c>
40012844:	dba0dbfe 	blle	3e849844 <GPM4DAT+0x2d849560>
40012848:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
4001284c:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40012850:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40012854:	dfa0dffe 	svcle	0x00a0dffe
40012858:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
4001285c:	8f918ccb 	svchi	0x00918ccb
40012860:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40012864:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40012868:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
4001286c:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40012870:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40012874:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40012878:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
4001287c:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40012880:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40012884:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40012888:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
4001288c:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40012890:	e1fee0a0 	mvns	lr, r0, lsr #1
40012894:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40012898:	e3fee2a0 	mvns	lr, #160, 4
4001289c:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
400128a0:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
400128a4:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
400128a8:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
400128ac:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
400128b0:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
400128b4:	eafee9a0 	b	3ffccf3c <GPM4DAT+0x2efccc58>
400128b8:	ebfeeaa0 	bl	3ffcd340 <GPM4DAT+0x2efcd05c>
400128bc:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
400128c0:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
400128c4:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
400128c8:	effeeea0 	svc	0x00feeea0
400128cc:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
400128d0:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
400128d4:	f2fef1a0 	vext.8	d31, d30, d16, #1
400128d8:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
400128dc:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
400128e0:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
400128e4:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
400128e8:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
400128ec:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
400128f0:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
400128f4:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

400128f8 <_first>:
400128f8:	02010000 	andeq	r0, r1, #0
400128fc:	06050403 	streq	r0, [r5], -r3, lsl #8
40012900:	0a090807 	beq	40254924 <__ZI_LIMIT__+0x23d10c>
40012904:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012908:	1211100f 	andsne	r1, r1, #15
4001290c:	00000013 	andeq	r0, r0, r3, lsl r0

40012910 <_middle>:
40012910:	01000000 	mrseq	r0, (UNDEF: 0)
40012914:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40012918:	07060000 	streq	r0, [r6, -r0]
4001291c:	0b0a0908 	bleq	40294d44 <__ZI_LIMIT__+0x27d52c>
40012920:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40012924:	11100f0e 	tstne	r0, lr, lsl #30
40012928:	13120000 	tstne	r2, #0
4001292c:	00001514 	andeq	r1, r0, r4, lsl r5

40012930 <_last>:
40012930:	02010000 	andeq	r0, r1, #0
40012934:	06050403 	streq	r0, [r5], -r3, lsl #8
40012938:	0a090807 	beq	4025495c <__ZI_LIMIT__+0x23d144>
4001293c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012940:	1100100f 	tstne	r0, pc
40012944:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40012948:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
4001294c:	00001b1a 	andeq	r1, r0, sl, lsl fp

40012950 <han16x16>:
	...
40012974:	803f0000 	eorshi	r0, pc, r0
40012978:	80018001 	andhi	r8, r1, r1
4001297c:	00060003 	andeq	r0, r6, r3
40012980:	0030000c 	eorseq	r0, r0, ip
	...
40012994:	807f0000 	rsbshi	r0, pc, r0
40012998:	800d800d 	andhi	r8, sp, sp
4001299c:	001b001b 	andseq	r0, fp, fp, lsl r0
400129a0:	00480036 	subeq	r0, r8, r6, lsr r0
	...
400129b4:	00700000 	rsbseq	r0, r0, r0
400129b8:	00300030 	eorseq	r0, r0, r0, lsr r0
400129bc:	00300030 	eorseq	r0, r0, r0, lsr r0
400129c0:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400129d4:	007f0000 	rsbseq	r0, pc, r0
400129d8:	00300030 	eorseq	r0, r0, r0, lsr r0
400129dc:	00300030 	eorseq	r0, r0, r0, lsr r0
400129e0:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400129f4:	807f0000 	rsbshi	r0, pc, r0
400129f8:	00360036 	eorseq	r0, r6, r6, lsr r0
400129fc:	00360036 	eorseq	r0, r6, r6, lsr r0
40012a00:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40012a14:	803f0000 	eorshi	r0, pc, r0
40012a18:	80018001 	andhi	r8, r1, r1
40012a1c:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012a20:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012a34:	807f0000 	rsbshi	r0, pc, r0
40012a38:	80318031 	eorshi	r8, r1, r1, lsr r0
40012a3c:	80318031 	eorshi	r8, r1, r1, lsr r0
40012a40:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012a54:	80030000 	andhi	r0, r3, r0
40012a58:	80318071 	eorshi	r8, r1, r1, ror r0
40012a5c:	8031803f 	eorshi	r8, r1, pc, lsr r0
40012a60:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012a74:	80030000 	andhi	r0, r3, r0
40012a78:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40012a7c:	806d807f 	rsbhi	r8, sp, pc, ror r0
40012a80:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40012a94:	0006000e 	andeq	r0, r6, lr
40012a98:	00060006 	andeq	r0, r6, r6
40012a9c:	000b000e 	andeq	r0, fp, lr
40012aa0:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40012ab4:	00330000 	eorseq	r0, r3, r0
40012ab8:	00330033 	eorseq	r0, r3, r3, lsr r0
40012abc:	002d0033 	eoreq	r0, sp, r3, lsr r0
40012ac0:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40012ad4:	001e0000 	andseq	r0, lr, r0
40012ad8:	80610033 	rsbhi	r0, r1, r3, lsr r0
40012adc:	80618061 	rsbhi	r8, r1, r1, rrx
40012ae0:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40012af4:	007f0000 	rsbseq	r0, pc, r0
40012af8:	00030003 	andeq	r0, r3, r3
40012afc:	000c0006 	andeq	r0, ip, r6
40012b00:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012b14:	807f0000 	rsbshi	r0, pc, r0
40012b18:	800d800d 	andhi	r8, sp, sp
40012b1c:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40012b20:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40012b34:	0000001e 	andeq	r0, r0, lr, lsl r0
40012b38:	0003007f 	andeq	r0, r3, pc, ror r0
40012b3c:	000e0006 	andeq	r0, lr, r6
40012b40:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012b54:	807f0000 	rsbshi	r0, pc, r0
40012b58:	807f8001 	rsbshi	r8, pc, r1
40012b5c:	00060003 	andeq	r0, r6, r3
40012b60:	0070000c 	rsbseq	r0, r0, ip
	...
40012b74:	807f0000 	rsbshi	r0, pc, r0
40012b78:	00300030 	eorseq	r0, r0, r0, lsr r0
40012b7c:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012b80:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012b94:	c0ff0000 	rscsgt	r0, pc, r0
40012b98:	00330033 	eorseq	r0, r3, r3, lsr r0
40012b9c:	00330033 	eorseq	r0, r3, r3, lsr r0
40012ba0:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40012bb4:	c07f000e 	rsbsgt	r0, pc, lr
40012bb8:	001f0000 	andseq	r0, pc, r0
40012bbc:	80318031 	eorshi	r8, r1, r1, lsr r0
40012bc0:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012bf4:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012bf8:	30003000 	andcc	r3, r0, r0
40012bfc:	20003000 	andcs	r3, r0, r0
	...
40012c14:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012c18:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40012c1c:	10021803 	andne	r1, r2, r3, lsl #16
	...
40012c34:	00180038 	andseq	r0, r8, r8, lsr r0
40012c38:	00180018 	andseq	r0, r8, r8, lsl r0
40012c3c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012c54:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012c58:	00180018 	andseq	r0, r8, r8, lsl r0
40012c5c:	0000f00f 	andeq	pc, r0, pc
	...
40012c74:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012c78:	c018c018 	andsgt	ip, r8, r8, lsl r0
40012c7c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40012c94:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012c98:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012c9c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012cb4:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012cb8:	30183018 	andscc	r3, r8, r8, lsl r0
40012cbc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012cd4:	30187038 	andscc	r7, r8, r8, lsr r0
40012cd8:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40012cdc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012cf4:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40012cf8:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012cfc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40012d14:	80018003 	andhi	r8, r1, r3
40012d18:	3006c003 	andcc	ip, r6, r3
40012d1c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40012d34:	600c600c 	andvs	r6, ip, ip
40012d38:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
40012d3c:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
40012d54:	3018e00f 	andscc	lr, r8, pc
40012d58:	30183018 	andscc	r3, r8, r8, lsl r0
40012d5c:	0000e00f 	andeq	lr, r0, pc
	...
40012d74:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012d78:	6003c000 	andvs	ip, r3, r0
40012d7c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40012d94:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40012d98:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40012d9c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40012db0:	c0030000 	andgt	r0, r3, r0
40012db4:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
40012db8:	6003c001 	andvs	ip, r3, r1
40012dbc:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
40012dd4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012dd8:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
40012ddc:	18001800 	stmdane	r0, {fp, ip}
40012de0:	00001000 	andeq	r1, r0, r0
	...
40012df4:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012df8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012dfc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012e14:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40012e18:	60066006 	andvs	r6, r6, r6
40012e1c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40012e30:	c0030000 	andgt	r0, r3, r0
40012e34:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40012e38:	300c300c 	andcc	r3, ip, ip
40012e3c:	0000e007 	andeq	lr, r0, r7
	...
40012e74:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012e78:	30003000 	andcc	r3, r0, r0
40012e7c:	20003000 	andcs	r3, r0, r0
	...
40012e94:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012e98:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40012e9c:	00001002 	andeq	r1, r0, r2
	...
40012eb4:	00180038 	andseq	r0, r8, r8, lsr r0
40012eb8:	00180018 	andseq	r0, r8, r8, lsl r0
40012ebc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012ed4:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012ed8:	00180018 	andseq	r0, r8, r8, lsl r0
40012edc:	0000f00f 	andeq	pc, r0, pc
	...
40012ef4:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012ef8:	c018c018 	andsgt	ip, r8, r8, lsl r0
40012efc:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40012f14:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012f18:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012f1c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012f34:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012f38:	30183018 	andscc	r3, r8, r8, lsl r0
40012f3c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012f54:	30187038 	andscc	r7, r8, r8, lsr r0
40012f58:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40012f5c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012f74:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40012f78:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012f7c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40012f90:	80030000 	andhi	r0, r3, r0
40012f94:	c0038001 	andgt	r8, r3, r1
40012f98:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40012f9c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40012fb0:	600c0000 	andvs	r0, ip, r0
40012fb4:	e00e600c 	and	r6, lr, ip
40012fb8:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
40012fbc:	00000c61 	andeq	r0, r0, r1, ror #24
	...
40012fd0:	e0070000 	and	r0, r7, r0
40012fd4:	300c300c 	andcc	r3, ip, ip
40012fd8:	e007300c 	and	r3, r7, ip
	...
40012ff0:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
40012ff4:	c0006000 	andgt	r6, r0, r0
40012ff8:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40012ffc:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013014:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013018:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
4001301c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013030:	c0030000 	andgt	r0, r3, r0
40013034:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013038:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
4001303c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013054:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013058:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001305c:	10001800 	andne	r1, r0, r0, lsl #16
	...
40013074:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013078:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001307c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013094:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013098:	60066006 	andvs	r6, r6, r6
4001309c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400130b0:	c0030000 	andgt	r0, r3, r0
400130b4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400130b8:	300c300c 	andcc	r3, ip, ip
400130bc:	0000e007 	andeq	lr, r0, r7
	...
400130f4:	8001803f 	andhi	r8, r1, pc, lsr r0
400130f8:	80018001 	andhi	r8, r1, r1
400130fc:	00018001 	andeq	r8, r1, r1
	...
40013114:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013118:	c00cc00c 	andgt	ip, ip, ip
4001311c:	8008c00c 	andhi	ip, r8, ip
	...
40013134:	00300070 	eorseq	r0, r0, r0, ror r0
40013138:	00300030 	eorseq	r0, r0, r0, lsr r0
4001313c:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40013154:	0030807f 	eorseq	r8, r0, pc, ror r0
40013158:	00300030 	eorseq	r0, r0, r0, lsr r0
4001315c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013174:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013178:	00330033 	eorseq	r0, r3, r3, lsr r0
4001317c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013194:	8001803f 	andhi	r8, r1, pc, lsr r0
40013198:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001319c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400131b4:	8031807f 	eorshi	r8, r1, pc, ror r0
400131b8:	80318031 	eorshi	r8, r1, r1, lsr r0
400131bc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400131d4:	80318073 	eorshi	r8, r1, r3, ror r0
400131d8:	8031803f 	eorshi	r8, r1, pc, lsr r0
400131dc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400131f4:	c036c076 	eorsgt	ip, r6, r6, ror r0
400131f8:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
400131fc:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013214:	0006000e 	andeq	r0, r6, lr
40013218:	8019000e 	andshi	r0, r9, lr
4001321c:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40013234:	80198019 	andshi	r8, r9, r9, lsl r0
40013238:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
4001323c:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40013254:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013258:	80318031 	eorshi	r8, r1, r1, lsr r0
4001325c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013274:	0003803f 	andeq	r8, r3, pc, lsr r0
40013278:	800d0006 	andhi	r0, sp, r6
4001327c:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40013294:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013298:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001329c:	0000c064 	andeq	ip, r0, r4, rrx
	...
400132b4:	803f000e 	eorshi	r0, pc, lr
400132b8:	00060003 	andeq	r0, r6, r3
400132bc:	c030800d 	eorsgt	r8, r0, sp
	...
400132d4:	c000c03f 	andgt	ip, r0, pc, lsr r0
400132d8:	c000c03f 	andgt	ip, r0, pc, lsr r0
400132dc:	8000c000 	andhi	ip, r0, r0
	...
400132f4:	0030807f 	eorseq	r8, r0, pc, ror r0
400132f8:	0030803f 	eorseq	r8, r0, pc, lsr r0
400132fc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013314:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013318:	80198019 	andshi	r8, r9, r9, lsl r0
4001331c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013330:	000e0000 	andeq	r0, lr, r0
40013334:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013338:	80318031 	eorshi	r8, r1, r1, lsr r0
4001333c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013374:	8001803f 	andhi	r8, r1, pc, lsr r0
40013378:	80018001 	andhi	r8, r1, r1
4001337c:	00018001 	andeq	r8, r1, r1
	...
40013394:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013398:	c00cc00c 	andgt	ip, ip, ip
4001339c:	8008c00c 	andhi	ip, r8, ip
	...
400133b4:	00300070 	eorseq	r0, r0, r0, ror r0
400133b8:	00300030 	eorseq	r0, r0, r0, lsr r0
400133bc:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400133d4:	0030807f 	eorseq	r8, r0, pc, ror r0
400133d8:	00300030 	eorseq	r0, r0, r0, lsr r0
400133dc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400133f4:	0033c07f 	eorseq	ip, r3, pc, ror r0
400133f8:	00330033 	eorseq	r0, r3, r3, lsr r0
400133fc:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013414:	8001803f 	andhi	r8, r1, pc, lsr r0
40013418:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001341c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013434:	8031807f 	eorshi	r8, r1, pc, ror r0
40013438:	80318031 	eorshi	r8, r1, r1, lsr r0
4001343c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013454:	80318073 	eorshi	r8, r1, r3, ror r0
40013458:	8031803f 	eorshi	r8, r1, pc, lsr r0
4001345c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013474:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013478:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
4001347c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013494:	0006000e 	andeq	r0, r6, lr
40013498:	8019000e 	andshi	r0, r9, lr
4001349c:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400134b4:	80198019 	andshi	r8, r9, r9, lsl r0
400134b8:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400134bc:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400134d4:	8031001f 	eorshi	r0, r1, pc, lsl r0
400134d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400134dc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400134f4:	0003803f 	andeq	r8, r3, pc, lsr r0
400134f8:	800d0006 	andhi	r0, sp, r6
400134fc:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40013514:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013518:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001351c:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013534:	803f000e 	eorshi	r0, pc, lr
40013538:	00060003 	andeq	r0, r6, r3
4001353c:	c030800d 	eorsgt	r8, r0, sp
	...
40013554:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013558:	c000c03f 	andgt	ip, r0, pc, lsr r0
4001355c:	8000c000 	andhi	ip, r0, r0
	...
40013574:	0030807f 	eorseq	r8, r0, pc, ror r0
40013578:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001357c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013594:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013598:	80198019 	andshi	r8, r9, r9, lsl r0
4001359c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400135b0:	000e0000 	andeq	r0, lr, r0
400135b4:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400135b8:	80318031 	eorshi	r8, r1, r1, lsr r0
400135bc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400135f4:	8001803f 	andhi	r8, r1, pc, lsr r0
400135f8:	00038001 	andeq	r8, r3, r1
400135fc:	000c0006 	andeq	r0, ip, r6
40013600:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40013614:	800d807f 	andhi	r8, sp, pc, ror r0
40013618:	001b800d 	andseq	r8, fp, sp
4001361c:	0036001b 	eorseq	r0, r6, fp, lsl r0
40013620:	00000048 	andeq	r0, r0, r8, asr #32
	...
40013634:	00300070 	eorseq	r0, r0, r0, ror r0
40013638:	00300030 	eorseq	r0, r0, r0, lsr r0
4001363c:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013654:	0030007f 	eorseq	r0, r0, pc, ror r0
40013658:	00300030 	eorseq	r0, r0, r0, lsr r0
4001365c:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013674:	0036807f 	eorseq	r8, r6, pc, ror r0
40013678:	00360036 	eorseq	r0, r6, r6, lsr r0
4001367c:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40013694:	8001803f 	andhi	r8, r1, pc, lsr r0
40013698:	803f8001 	eorshi	r8, pc, r1
4001369c:	00300030 	eorseq	r0, r0, r0, lsr r0
400136a0:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400136b4:	8031807f 	eorshi	r8, r1, pc, ror r0
400136b8:	80318031 	eorshi	r8, r1, r1, lsr r0
400136bc:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400136d4:	80318073 	eorshi	r8, r1, r3, ror r0
400136d8:	8031803f 	eorshi	r8, r1, pc, lsr r0
400136dc:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400136f4:	806d80ed 	rsbhi	r8, sp, sp, ror #1
400136f8:	806d807f 	rsbhi	r8, sp, pc, ror r0
400136fc:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40013714:	0006000e 	andeq	r0, r6, lr
40013718:	000e0006 	andeq	r0, lr, r6
4001371c:	8019000b 	andshi	r0, r9, fp
40013720:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013734:	001b001b 	andseq	r0, fp, fp, lsl r0
40013738:	0015001b 	andseq	r0, r5, fp, lsl r0
4001373c:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40013754:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013758:	80318031 	eorshi	r8, r1, r1, lsr r0
4001375c:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013774:	8001803f 	andhi	r8, r1, pc, lsr r0
40013778:	00060003 	andeq	r0, r6, r3
4001377c:	c030800d 	eorsgt	r8, r0, sp
	...
40013794:	800d807f 	andhi	r8, sp, pc, ror r0
40013798:	001b800d 	andseq	r8, fp, sp
4001379c:	806d003f 	rsbhi	r0, sp, pc, lsr r0
400137a0:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
400137b4:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
400137b8:	00060003 	andeq	r0, r6, r3
400137bc:	001b000e 	andseq	r0, fp, lr
400137c0:	00008061 	andeq	r8, r0, r1, rrx
	...
400137d4:	8001803f 	andhi	r8, r1, pc, lsr r0
400137d8:	0003803f 	andeq	r8, r3, pc, lsr r0
400137dc:	000c0006 	andeq	r0, ip, r6
400137e0:	00000030 	andeq	r0, r0, r0, lsr r0
	...
400137f4:	0030007f 	eorseq	r0, r0, pc, ror r0
400137f8:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
400137fc:	00300030 	eorseq	r0, r0, r0, lsr r0
40013800:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013814:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013818:	00330033 	eorseq	r0, r3, r3, lsr r0
4001381c:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013830:	000c0000 	andeq	r0, ip, r0
40013834:	001e807f 	andseq	r8, lr, pc, ror r0
40013838:	00330033 	eorseq	r0, r3, r3, lsr r0
4001383c:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013874:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013878:	18001800 	stmdane	r0, {fp, ip}
4001387c:	00001000 	andeq	r1, r0, r0
	...
40013894:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40013898:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001389c:	00001004 	andeq	r1, r0, r4
	...
400138b4:	00180038 	andseq	r0, r8, r8, lsr r0
400138b8:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
400138d4:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
400138d8:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
400138f4:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
400138f8:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40013914:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013918:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001391c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013934:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013938:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40013954:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40013958:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001395c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013974:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013978:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001397c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013990:	80030000 	andhi	r0, r3, r0
40013994:	c0038001 	andgt	r8, r3, r1
40013998:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
4001399c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400139b0:	600c0000 	andvs	r0, ip, r0
400139b4:	600e600c 	andvs	r6, lr, ip
400139b8:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
400139bc:	00008c61 	andeq	r8, r0, r1, ror #24
	...
400139d4:	300ce007 	andcc	lr, ip, r7
400139d8:	300c300c 	andcc	r3, ip, ip
400139dc:	0000e007 	andeq	lr, r0, r7
	...
400139f4:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
400139f8:	6003c000 	andvs	ip, r3, r0
400139fc:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40013a14:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013a18:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013a1c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013a30:	c0010000 	andgt	r0, r1, r0
40013a34:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013a38:	30066003 	andcc	r6, r6, r3
40013a3c:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40013a54:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a58:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a5c:	00001000 	andeq	r1, r0, r0
	...
40013a74:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013a78:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013a7c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013a94:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013a98:	60066006 	andvs	r6, r6, r6
40013a9c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013ab0:	c0030000 	andgt	r0, r3, r0
40013ab4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013ab8:	300c300c 	andcc	r3, ip, ip
40013abc:	0000e007 	andeq	lr, r0, r7
	...
40013af4:	8001803f 	andhi	r8, r1, pc, lsr r0
40013af8:	80018001 	andhi	r8, r1, r1
40013afc:	00000001 	andeq	r0, r0, r1
	...
40013b14:	8019807f 	andshi	r8, r9, pc, ror r0
40013b18:	80198019 	andshi	r8, r9, r9, lsl r0
40013b1c:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40013b34:	00300070 	eorseq	r0, r0, r0, ror r0
40013b38:	00300030 	eorseq	r0, r0, r0, lsr r0
40013b3c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013b54:	0030807f 	eorseq	r8, r0, pc, ror r0
40013b58:	00300030 	eorseq	r0, r0, r0, lsr r0
40013b5c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013b74:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013b78:	00330033 	eorseq	r0, r3, r3, lsr r0
40013b7c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013b94:	8001803f 	andhi	r8, r1, pc, lsr r0
40013b98:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013b9c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013bb4:	8031807f 	eorshi	r8, r1, pc, ror r0
40013bb8:	80318031 	eorshi	r8, r1, r1, lsr r0
40013bbc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013bd4:	80318073 	eorshi	r8, r1, r3, ror r0
40013bd8:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013bdc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013bf4:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013bf8:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013bfc:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013c10:	000e0000 	andeq	r0, lr, r0
40013c14:	000e0006 	andeq	r0, lr, r6
40013c18:	c0308019 	eorsgt	r8, r0, r9, lsl r0
40013c1c:	00004040 	andeq	r4, r0, r0, asr #32
	...
40013c34:	80198019 	andshi	r8, r9, r9, lsl r0
40013c38:	c036801f 	eorsgt	r8, r6, pc, lsl r0
40013c3c:	00006066 	andeq	r6, r0, r6, rrx
	...
40013c54:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013c58:	80318031 	eorshi	r8, r1, r1, lsr r0
40013c5c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013c74:	0003803f 	andeq	r8, r3, pc, lsr r0
40013c78:	80190006 	andshi	r0, r9, r6
40013c7c:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013c94:	800dc07f 	andhi	ip, sp, pc, ror r0
40013c98:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013c9c:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013cb0:	000e0000 	andeq	r0, lr, r0
40013cb4:	0003807f 	andeq	r8, r3, pc, ror r0
40013cb8:	80190006 	andshi	r0, r9, r6
40013cbc:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013cd4:	8001803f 	andhi	r8, r1, pc, lsr r0
40013cd8:	8001803f 	andhi	r8, r1, pc, lsr r0
40013cdc:	00018001 	andeq	r8, r1, r1
	...
40013cf4:	0030807f 	eorseq	r8, r0, pc, ror r0
40013cf8:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013cfc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d14:	0033807f 	eorseq	r8, r3, pc, ror r0
40013d18:	00330033 	eorseq	r0, r3, r3, lsr r0
40013d1c:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40013d30:	000e0000 	andeq	r0, lr, r0
40013d34:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013d38:	80318031 	eorshi	r8, r1, r1, lsr r0
40013d3c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013d70:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013d74:	18001800 	stmdane	r0, {fp, ip}
40013d78:	18001800 	stmdane	r0, {fp, ip}
40013d7c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40013d80:	18001800 	stmdane	r0, {fp, ip}
40013d84:	18001800 	stmdane	r0, {fp, ip}
40013d88:	18001800 	stmdane	r0, {fp, ip}
40013d8c:	00001000 	andeq	r1, r0, r0
40013d90:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013d94:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013d98:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013d9c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013da0:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013da4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013da8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013dac:	00000400 	andeq	r0, r0, r0, lsl #8
40013db0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013db4:	18001800 	stmdane	r0, {fp, ip}
40013db8:	1f001800 	svcne	0x00001800
40013dbc:	18001800 	stmdane	r0, {fp, ip}
40013dc0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40013dc4:	18001800 	stmdane	r0, {fp, ip}
40013dc8:	18001800 	stmdane	r0, {fp, ip}
40013dcc:	00001000 	andeq	r1, r0, r0
40013dd0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013dd4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013dd8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40013ddc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013de0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013de4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013de8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013dec:	00000400 	andeq	r0, r0, r0, lsl #8
40013df0:	1c000000 	stcne	0, cr0, [r0], {-0}
40013df4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013df8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013dfc:	0c007c00 	stceq	12, cr7, [r0], {-0}
40013e00:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e04:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e08:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e0c:	00000800 	andeq	r0, r0, r0, lsl #16
40013e10:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013e14:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013e18:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013e1c:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40013e20:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013e24:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013e28:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013e2c:	00000400 	andeq	r0, r0, r0, lsl #8
40013e30:	1c000000 	stcne	0, cr0, [r0], {-0}
40013e34:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e38:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40013e3c:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40013e40:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e44:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e48:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013e4c:	00000800 	andeq	r0, r0, r0, lsl #16
40013e50:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013e54:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013e58:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40013e5c:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40013e60:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013e64:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013e68:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013e6c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40013e80:	80018001 	andhi	r8, r1, r1
40013e84:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40013e90:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013e94:	18001800 	stmdane	r0, {fp, ip}
40013e98:	18001800 	stmdane	r0, {fp, ip}
40013e9c:	1f001800 	svcne	0x00001800
40013ea0:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40013ea4:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40013ea8:	18001800 	stmdane	r0, {fp, ip}
40013eac:	00001000 	andeq	r1, r0, r0
40013eb0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013eb4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013eb8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013ebc:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013ec0:	36183618 			; <UNDEFINED> instruction: 0x36183618
40013ec4:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40013ec8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013ecc:	00000400 	andeq	r0, r0, r0, lsl #8
40013ed0:	1c000000 	stcne	0, cr0, [r0], {-0}
40013ed4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013ed8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013edc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013ee0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40013ee4:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40013ee8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013eec:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40013f00:	600ce00c 	andvs	lr, ip, ip
40013f04:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40013f20:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
40013f24:	80018001 	andhi	r8, r1, r1
40013f28:	80018001 	andhi	r8, r1, r1
40013f2c:	00000001 	andeq	r0, r0, r1
40013f30:	1c000000 	stcne	0, cr0, [r0], {-0}
40013f34:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013f38:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013f3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013f40:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40013f44:	0c067c06 	stceq	12, cr7, [r6], {6}
40013f48:	0c040c06 	stceq	12, cr0, [r4], {6}
40013f4c:	00000800 	andeq	r0, r0, r0, lsl #16
40013f50:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013f54:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013f58:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013f5c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013f60:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40013f64:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40013f68:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40013f6c:	00000400 	andeq	r0, r0, r0, lsl #8
40013f70:	1c000000 	stcne	0, cr0, [r0], {-0}
40013f74:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013f78:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013f7c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013f80:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40013f84:	0c060c06 	stceq	12, cr0, [r6], {6}
40013f88:	0c040c06 	stceq	12, cr0, [r4], {6}
40013f8c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40013fa0:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40013fa4:	60066006 	andvs	r6, r6, r6
40013fa8:	60066006 	andvs	r6, r6, r6
40013fac:	00004004 	andeq	r4, r0, r4
	...
40013fc4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40013fd0:	1c000000 	stcne	0, cr0, [r0], {-0}
40013fd4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fd8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fdc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fe0:	ec000c00 	stc	12, cr0, [r0], {-0}
40013fe4:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40013fe8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013fec:	00000800 	andeq	r0, r0, r0, lsl #16
40013ff0:	1c000000 	stcne	0, cr0, [r0], {-0}
40013ff4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013ff8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40013ffc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014000:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014004:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014008:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001400c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014030:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014034:	18001800 	stmdane	r0, {fp, ip}
40014038:	18001800 	stmdane	r0, {fp, ip}
4001403c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014040:	18001800 	stmdane	r0, {fp, ip}
40014044:	18001800 	stmdane	r0, {fp, ip}
40014048:	18001800 	stmdane	r0, {fp, ip}
4001404c:	00001000 	andeq	r1, r0, r0
40014050:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014054:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014058:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001405c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014060:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014064:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014068:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001406c:	00000400 	andeq	r0, r0, r0, lsl #8
40014070:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014074:	18001800 	stmdane	r0, {fp, ip}
40014078:	1f001800 	svcne	0x00001800
4001407c:	18001800 	stmdane	r0, {fp, ip}
40014080:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014084:	18001800 	stmdane	r0, {fp, ip}
40014088:	18001800 	stmdane	r0, {fp, ip}
4001408c:	00001000 	andeq	r1, r0, r0
40014090:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014094:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014098:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001409c:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140a0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400140a4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140a8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400140ac:	00000400 	andeq	r0, r0, r0, lsl #8
400140b0:	1c000000 	stcne	0, cr0, [r0], {-0}
400140b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140bc:	0c007c00 	stceq	12, cr7, [r0], {-0}
400140c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140cc:	00000800 	andeq	r0, r0, r0, lsl #16
400140d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400140d4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400140d8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400140e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140e4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140e8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400140ec:	00000400 	andeq	r0, r0, r0, lsl #8
400140f0:	1c000000 	stcne	0, cr0, [r0], {-0}
400140f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140f8:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400140fc:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014100:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014104:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014108:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001410c:	00000800 	andeq	r0, r0, r0, lsl #16
40014110:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014114:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014118:	76003600 	strvc	r3, [r0], -r0, lsl #12
4001411c:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014120:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014124:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014128:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001412c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014140:	80018001 	andhi	r8, r1, r1
40014144:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014150:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014154:	18001800 	stmdane	r0, {fp, ip}
40014158:	18001800 	stmdane	r0, {fp, ip}
4001415c:	1f001800 	svcne	0x00001800
40014160:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014164:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014168:	18001800 	stmdane	r0, {fp, ip}
4001416c:	00001000 	andeq	r1, r0, r0
40014170:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014174:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014178:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001417c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014180:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014184:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014188:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001418c:	00000400 	andeq	r0, r0, r0, lsl #8
40014190:	1c000000 	stcne	0, cr0, [r0], {-0}
40014194:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014198:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001419c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141a0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400141a4:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400141a8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141ac:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400141c0:	60066006 	andvs	r6, r6, r6
400141c4:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
400141e0:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400141e4:	80018001 	andhi	r8, r1, r1
400141e8:	80018001 	andhi	r8, r1, r1
400141ec:	00000001 	andeq	r0, r0, r1
400141f0:	1c000000 	stcne	0, cr0, [r0], {-0}
400141f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014200:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014204:	0c067c06 	stceq	12, cr7, [r6], {6}
40014208:	0c040c06 	stceq	12, cr0, [r4], {6}
4001420c:	00000800 	andeq	r0, r0, r0, lsl #16
40014210:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014214:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014218:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001421c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014220:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40014224:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014228:	26003618 			; <UNDEFINED> instruction: 0x26003618
4001422c:	00000400 	andeq	r0, r0, r0, lsl #8
40014230:	1c000000 	stcne	0, cr0, [r0], {-0}
40014234:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014238:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001423c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014240:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014244:	0c060c06 	stceq	12, cr0, [r6], {6}
40014248:	0c040c06 	stceq	12, cr0, [r4], {6}
4001424c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014260:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40014264:	60066006 	andvs	r6, r6, r6
40014268:	60066006 	andvs	r6, r6, r6
4001426c:	00004004 	andeq	r4, r0, r4
	...
40014284:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014290:	1c000000 	stcne	0, cr0, [r0], {-0}
40014294:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014298:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001429c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142a0:	ec000c00 	stc	12, cr0, [r0], {-0}
400142a4:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400142a8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142ac:	00000800 	andeq	r0, r0, r0, lsl #16
400142b0:	1c000000 	stcne	0, cr0, [r0], {-0}
400142b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142cc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400142f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400142f4:	18001800 	stmdane	r0, {fp, ip}
400142f8:	1f001800 	svcne	0x00001800
400142fc:	18001800 	stmdane	r0, {fp, ip}
40014300:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014310:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014314:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014318:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001431c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014320:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014330:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014334:	18001800 	stmdane	r0, {fp, ip}
40014338:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001433c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014340:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014350:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014354:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014358:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001435c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014360:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014370:	1c000000 	stcne	0, cr0, [r0], {-0}
40014374:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014378:	fc000c00 	stc2	12, cr0, [r0], {-0}
4001437c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014380:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014390:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014394:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014398:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
4001439c:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143a0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400143b0:	1c000000 	stcne	0, cr0, [r0], {-0}
400143b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143b8:	0c007c00 	stceq	12, cr7, [r0], {-0}
400143bc:	0c007c00 	stceq	12, cr7, [r0], {-0}
400143c0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400143d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400143d4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143d8:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400143dc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400143e0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400143fc:	80018001 	andhi	r8, r1, r1
40014400:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014410:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014414:	18001800 	stmdane	r0, {fp, ip}
40014418:	1f001800 	svcne	0x00001800
4001441c:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014420:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014430:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014434:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014438:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001443c:	36183618 			; <UNDEFINED> instruction: 0x36183618
40014440:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014450:	1c000000 	stcne	0, cr0, [r0], {-0}
40014454:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014458:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001445c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014460:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
4001447c:	600c600c 	andvs	r6, ip, ip
40014480:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
4001449c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
400144a0:	00018001 	andeq	r8, r1, r1
	...
400144b4:	0c001c00 	stceq	12, cr1, [r0], {-0}
400144b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144bc:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400144c0:	0c067c06 	stceq	12, cr7, [r6], {6}
400144c4:	00000804 	andeq	r0, r0, r4, lsl #16
	...
400144d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400144d4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400144d8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400144dc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400144e0:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400144e4:	00002408 	andeq	r2, r0, r8, lsl #8
	...
400144f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400144f4:	06000600 	streq	r0, [r0], -r0, lsl #12
400144f8:	06000600 	streq	r0, [r0], -r0, lsl #12
400144fc:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014500:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40014520:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014540:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014550:	1c000000 	stcne	0, cr0, [r0], {-0}
40014554:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014558:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001455c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014560:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014570:	1c000000 	stcne	0, cr0, [r0], {-0}
40014574:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014578:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001457c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014580:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400145b0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400145b4:	18001800 	stmdane	r0, {fp, ip}
400145b8:	1f001800 	svcne	0x00001800
400145bc:	18001800 	stmdane	r0, {fp, ip}
400145c0:	10001800 	andne	r1, r0, r0, lsl #16
	...
400145d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400145d4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400145d8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400145dc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400145e0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400145f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400145f4:	18001800 	stmdane	r0, {fp, ip}
400145f8:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400145fc:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014600:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014610:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014614:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014618:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001461c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014620:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014630:	1c000000 	stcne	0, cr0, [r0], {-0}
40014634:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014638:	7c000c00 	stcvc	12, cr0, [r0], {-0}
4001463c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014640:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014650:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014654:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014658:	76003600 	strvc	r3, [r0], -r0, lsl #12
4001465c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014660:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014670:	1c000000 	stcne	0, cr0, [r0], {-0}
40014674:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014678:	0c007c00 	stceq	12, cr7, [r0], {-0}
4001467c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014680:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014690:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014694:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014698:	36007600 	strcc	r7, [r0], -r0, lsl #12
4001469c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146a0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400146bc:	80018001 	andhi	r8, r1, r1
400146c0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400146d0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400146d4:	18001800 	stmdane	r0, {fp, ip}
400146d8:	1f001800 	svcne	0x00001800
400146dc:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400146e0:	1000d87f 	andne	sp, r0, pc, ror r8
	...
400146f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146f4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146f8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400146fc:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014700:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014710:	1c000000 	stcne	0, cr0, [r0], {-0}
40014714:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014718:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001471c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014720:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
4001473c:	60066006 	andvs	r6, r6, r6
40014740:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014760:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40014770:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014774:	06000600 	streq	r0, [r0], -r0, lsl #12
40014778:	06000600 	streq	r0, [r0], -r0, lsl #12
4001477c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014780:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40014790:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014794:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014798:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
4001479c:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
400147a0:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
400147b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400147b4:	06000600 	streq	r0, [r0], -r0, lsl #12
400147b8:	06000600 	streq	r0, [r0], -r0, lsl #12
400147bc:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400147c0:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
400147e0:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014800:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014810:	1c000000 	stcne	0, cr0, [r0], {-0}
40014814:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014818:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001481c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014820:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014830:	1c000000 	stcne	0, cr0, [r0], {-0}
40014834:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014838:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001483c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014840:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014884:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014888:	18001800 	stmdane	r0, {fp, ip}
4001488c:	00001000 	andeq	r1, r0, r0
	...
400148a4:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400148a8:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400148ac:	00001002 	andeq	r1, r0, r2
	...
400148c4:	3003301f 	andcc	r3, r3, pc, lsl r0
400148c8:	6c033803 	stcvs	8, cr3, [r3], {3}
400148cc:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
400148e4:	00030007 	andeq	r0, r3, r7
400148e8:	00030003 	andeq	r0, r3, r3
400148ec:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014904:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40014908:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
4001490c:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40014924:	fc0c301c 	stc2	0, cr3, [ip], {28}
40014928:	cc0c780c 	stcgt	8, cr7, [ip], {12}
4001492c:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40014944:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014948:	00060006 	andeq	r0, r6, r6
4001494c:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014964:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014968:	000cf80f 	andeq	pc, ip, pc, lsl #16
4001496c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014984:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40014988:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
4001498c:	0000100f 	andeq	r1, r0, pc
	...
400149a4:	6c037c1f 	stcvs	12, cr7, [r3], {31}
400149a8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400149ac:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400149c4:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400149c8:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400149cc:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400149e4:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400149e8:	3c0c980f 	stccc	8, cr9, [ip], {15}
400149ec:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014a04:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014a08:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014a0c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014a24:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014a28:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014a2c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014a44:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014a48:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014a4c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014a64:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014a68:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014a6c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014a84:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40014a88:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40014a8c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014aa4:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40014aa8:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40014aac:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40014ac4:	c000c000 	andgt	ip, r0, r0
40014ac8:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40014acc:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014ae4:	30033003 	andcc	r3, r3, r3
40014ae8:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40014aec:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40014b04:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014b08:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014b0c:	0000f003 	andeq	pc, r0, r3
	...
40014b24:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40014b28:	3003e001 	andcc	lr, r3, r1
40014b2c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014b44:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40014b48:	3003e001 	andcc	lr, r3, r1
40014b4c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014b64:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014b68:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014b6c:	00001000 	andeq	r1, r0, r0
	...
40014b84:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014b88:	0006f807 	andeq	pc, r6, r7, lsl #16
40014b8c:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014ba4:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40014ba8:	30033003 	andcc	r3, r3, r3
40014bac:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40014bc4:	fc0fe001 	stc2	0, cr14, [pc], {1}
40014bc8:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014bcc:	0000f003 	andeq	pc, r0, r3
	...
40014c04:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014c08:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c0c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014c24:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40014c28:	8c018c01 	stchi	12, cr8, [r1], {1}
40014c2c:	00000801 	andeq	r0, r0, r1, lsl #16
	...
40014c44:	3003301f 	andcc	r3, r3, pc, lsl r0
40014c48:	6c033803 	stcvs	8, cr3, [r3], {3}
40014c4c:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014c64:	00030007 	andeq	r0, r3, r7
40014c68:	00030003 	andeq	r0, r3, r3
40014c6c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014c84:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40014c88:	3c061806 	stccc	8, cr1, [r6], {6}
40014c8c:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
40014ca4:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40014ca8:	66063c06 	strvs	r3, [r6], -r6, lsl #24
40014cac:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
40014cc4:	0003fc07 	andeq	pc, r3, r7, lsl #24
40014cc8:	00030003 	andeq	r0, r3, r3
40014ccc:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014ce4:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014ce8:	0006fc07 	andeq	pc, r6, r7, lsl #24
40014cec:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014d04:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40014d08:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40014d0c:	00008807 	andeq	r8, r0, r7, lsl #16
	...
40014d24:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014d28:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014d2c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014d44:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014d48:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014d4c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014d64:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014d68:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014d6c:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014d84:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014d88:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014d8c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014da4:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014da8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014dac:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014dc4:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014dc8:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014dcc:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014de4:	0c03fc07 	stceq	12, cr15, [r3], {7}
40014de8:	0c030c03 	stceq	12, cr0, [r3], {3}
40014dec:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014e04:	0c031c07 	stceq	12, cr1, [r3], {7}
40014e08:	0c03fc03 	stceq	12, cr15, [r3], {3}
40014e0c:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014e24:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40014e28:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40014e2c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40014e44:	c000c000 	andgt	ip, r0, r0
40014e48:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40014e4c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014e64:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40014e68:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40014e6c:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
40014e84:	0c03f801 	stceq	8, cr15, [r3], {1}
40014e88:	0c030c03 	stceq	12, cr0, [r3], {3}
40014e8c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40014ea4:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40014ea8:	3003e001 	andcc	lr, r3, r1
40014eac:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014ec4:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40014ec8:	3003e001 	andcc	lr, r3, r1
40014ecc:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014ee4:	0c00fc03 	stceq	12, cr15, [r0], {3}
40014ee8:	0c00fc03 	stceq	12, cr15, [r0], {3}
40014eec:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014f04:	0003fc07 	andeq	pc, r3, r7, lsl #24
40014f08:	0003fc03 	andeq	pc, r3, r3, lsl #24
40014f0c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014f24:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40014f28:	30033003 	andcc	r3, r3, r3
40014f2c:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40014f44:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40014f48:	0c03f801 	stceq	8, cr15, [r3], {1}
40014f4c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40014f84:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40014f88:	06000600 	streq	r0, [r0], -r0, lsl #12
40014f8c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014fa4:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40014fa8:	c600c600 	strgt	ip, [r0], -r0, lsl #12
40014fac:	00008400 	andeq	r8, r0, r0, lsl #8
	...
40014fc4:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014fc8:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
40014fcc:	00006601 	andeq	r6, r0, r1, lsl #12
	...
40014fe4:	00030007 	andeq	r0, r3, r7
40014fe8:	00030003 	andeq	r0, r3, r3
40014fec:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40015004:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40015008:	3c0c180c 	stccc	8, cr1, [ip], {12}
4001500c:	00006607 	andeq	r6, r0, r7, lsl #12
	...
40015024:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40015028:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
4001502c:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
40015044:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015048:	00030003 	andeq	r0, r3, r3
4001504c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015064:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015068:	0003fe03 	andeq	pc, r3, r3, lsl #28
4001506c:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40015084:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40015088:	0606c607 	streq	ip, [r6], -r7, lsl #12
4001508c:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
400150a4:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
400150a8:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
400150ac:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400150c4:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
400150c8:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
400150cc:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400150e4:	cc00cc07 	stcgt	12, cr12, [r0], {7}
400150e8:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
400150ec:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
40015104:	b001be0f 	andlt	fp, r1, pc, lsl #28
40015108:	300cbe0f 	andcc	fp, ip, pc, lsl #28
4001510c:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015124:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015128:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001512c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015144:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015148:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
4001514c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015164:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40015168:	06030603 	streq	r0, [r3], -r3, lsl #12
4001516c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40015184:	06030e07 	streq	r0, [r3], -r7, lsl #28
40015188:	0603fe03 	streq	pc, [r3], -r3, lsl #28
4001518c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
400151a4:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400151a8:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400151ac:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400151c4:	60006000 	andvs	r6, r0, r0
400151c8:	8c01d800 	stchi	8, cr13, [r1], {-0}
400151cc:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400151e4:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400151e8:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
400151ec:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
40015204:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40015208:	86018601 	strhi	r8, [r1], -r1, lsl #12
4001520c:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
40015224:	6000fe07 	andvs	pc, r0, r7, lsl #28
40015228:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
4001522c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015244:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40015248:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
4001524c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015264:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015268:	0600fe03 	streq	pc, [r0], -r3, lsl #28
4001526c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015284:	8001fe03 	andhi	pc, r1, r3, lsl #28
40015288:	8001fe01 	andhi	pc, r1, r1, lsl #28
4001528c:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
400152a4:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
400152a8:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400152ac:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
400152c4:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400152c8:	0c03f801 	stceq	8, cr15, [r3], {1}
400152cc:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40015304:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015308:	18001800 	stmdane	r0, {fp, ip}
4001530c:	00001000 	andeq	r1, r0, r0
	...
40015324:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015328:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001532c:	00001004 	andeq	r1, r0, r4
	...
40015344:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40015348:	db00ce00 	blle	40048b50 <__ZI_LIMIT__+0x31338>
4001534c:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
40015364:	00180038 	andseq	r0, r8, r8, lsr r0
40015368:	00180018 	andseq	r0, r8, r8, lsl r0
4001536c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015384:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40015388:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
4001538c:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
400153a4:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
400153a8:	cc187818 	ldcgt	8, cr7, [r8], {24}
400153ac:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400153c4:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
400153c8:	00180018 	andseq	r0, r8, r8, lsl r0
400153cc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400153e4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400153e8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400153ec:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015404:	0c037c1f 	stceq	12, cr7, [r3], {31}
40015408:	0c180c1f 	ldceq	12, cr0, [r8], {31}
4001540c:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
40015424:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40015428:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
4001542c:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
40015444:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015448:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
4001544c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015464:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40015468:	3c18181f 	ldccc	8, cr1, [r8], {31}
4001546c:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
40015484:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015488:	60187c1f 	andsvs	r7, r8, pc, lsl ip
4001548c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400154a4:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400154a8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400154ac:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400154c4:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
400154c8:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
400154cc:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
400154e4:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400154e8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400154ec:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015504:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40015508:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001550c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40015524:	301b301b 	andscc	r3, fp, fp, lsl r0
40015528:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
4001552c:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
40015544:	80018001 	andhi	r8, r1, r1
40015548:	30066003 	andcc	r6, r6, r3
4001554c:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40015564:	300c300c 	andcc	r3, ip, ip
40015568:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
4001556c:	00008661 	andeq	r8, r0, r1, ror #12
	...
40015584:	300ce007 	andcc	lr, ip, r7
40015588:	300c300c 	andcc	r3, ip, ip
4001558c:	0000e007 	andeq	lr, r0, r7
	...
400155a4:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400155a8:	6006c003 	andvs	ip, r6, r3
400155ac:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400155c4:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400155c8:	6006c003 	andvs	ip, r6, r3
400155cc:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400155e4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400155e8:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400155ec:	00001000 	andeq	r1, r0, r0
	...
40015604:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40015608:	000cf80f 	andeq	pc, ip, pc, lsl #16
4001560c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015624:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40015628:	60066006 	andvs	r6, r6, r6
4001562c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40015644:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40015648:	300ce007 	andcc	lr, ip, r7
4001564c:	0000e007 	andeq	lr, r0, r7
40015650:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015654:	00000000 	andeq	r0, r0, r0

40015658 <cho>:
	...
40015660:	03030100 	movweq	r0, #12544	; 0x3100
40015664:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40015668:	01020404 	tsteq	r2, r4, lsl #8
4001566c:	00000003 	andeq	r0, r0, r3

40015670 <cho2>:
40015670:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40015674:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40015678:	07070605 	streq	r0, [r7, -r5, lsl #12]
4001567c:	07060607 	streq	r0, [r6, -r7, lsl #12]
40015680:	06060707 	streq	r0, [r6], -r7, lsl #14
40015684:	00000507 	andeq	r0, r0, r7, lsl #10

40015688 <jong>:
40015688:	00020000 	andeq	r0, r2, r0
4001568c:	01020102 	tsteq	r2, r2, lsl #2
40015690:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
40015694:	01030301 	tsteq	r3, r1, lsl #6
40015698:	03030102 	movweq	r0, #12546	; 0x3102
4001569c:	00000101 	andeq	r0, r0, r1, lsl #2

400156a0 <eng8x16>:
	...
400156b0:	423c0000 	eorsmi	r0, ip, #0
400156b4:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
400156b8:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
400156bc:	0000003c 	andeq	r0, r0, ip, lsr r0
400156c0:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
400156c4:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
400156c8:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
400156cc:	0000003c 	andeq	r0, r0, ip, lsr r0
400156d0:	7f360000 	svcvc	0x00360000
400156d4:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
400156d8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400156dc:	00000008 	andeq	r0, r0, r8
400156e0:	1c080000 	stcne	0, cr0, [r8], {-0}
400156e4:	7f3e3e1c 	svcvc	0x003e3e1c
400156e8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400156ec:	00000008 	andeq	r0, r0, r8
400156f0:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
400156f4:	7f7f1c1c 	svcvc	0x007f1c1c
400156f8:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
400156fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015700:	1c080000 	stcne	0, cr0, [r8], {-0}
40015704:	7f7f3e3e 	svcvc	0x007f3e3e
40015708:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
4001570c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015710:	00000000 	andeq	r0, r0, r0
40015714:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40015718:	0000183c 	andeq	r1, r0, ip, lsr r8
4001571c:	00000000 	andeq	r0, r0, r0
40015720:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40015724:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40015728:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
4001572c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015730:	00000000 	andeq	r0, r0, r0
40015734:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40015738:	003c6666 	eorseq	r6, ip, r6, ror #12
4001573c:	00000000 	andeq	r0, r0, r0
40015740:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40015744:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40015748:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
4001574c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015750:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015754:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40015758:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001575c:	0000003c 	andeq	r0, r0, ip, lsr r0
40015760:	663c0000 	ldrtvs	r0, [ip], -r0
40015764:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40015768:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
4001576c:	00000018 	andeq	r0, r0, r8, lsl r0
40015770:	1b1e0000 	blne	40795778 <__ZI_LIMIT__+0x77df60>
40015774:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40015778:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
4001577c:	00000030 	andeq	r0, r0, r0, lsr r0
40015780:	333f0000 	teqcc	pc, #0
40015784:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40015788:	6ff77333 	svcvs	0x00f77333
4001578c:	00000006 	andeq	r0, r0, r6
40015790:	db180000 	blle	40615798 <__ZI_LIMIT__+0x5fdf80>
40015794:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40015798:	db7e3c66 	blle	41fa4938 <__ZI_LIMIT__+0x1f8d120>
4001579c:	00000018 	andeq	r0, r0, r8, lsl r0
400157a0:	60400000 	subvs	r0, r0, r0
400157a4:	7f7c7870 	svcvc	0x007c7870
400157a8:	6070787c 	rsbsvs	r7, r0, ip, ror r8
400157ac:	00000040 	andeq	r0, r0, r0, asr #32
400157b0:	03010000 	movweq	r0, #4096	; 0x1000
400157b4:	7f1f0f07 	svcvc	0x001f0f07
400157b8:	03070f1f 	movweq	r0, #32543	; 0x7f1f
400157bc:	00000001 	andeq	r0, r0, r1
400157c0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400157c4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400157c8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400157cc:	00000018 	andeq	r0, r0, r8, lsl r0
400157d0:	66660000 	strbtvs	r0, [r6], -r0
400157d4:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400157d8:	66006666 	strvs	r6, [r0], -r6, ror #12
400157dc:	00000066 	andeq	r0, r0, r6, rrx
400157e0:	db7f0000 	blle	41fd57e8 <__ZI_LIMIT__+0x1fbdfd0>
400157e4:	7bdbdbdb 	blvc	3f70c758 <GPM4DAT+0x2e70c474>
400157e8:	1b1b1b1b 	blne	406dc45c <__ZI_LIMIT__+0x6c4c44>
400157ec:	0000001b 	andeq	r0, r0, fp, lsl r0
400157f0:	60633e00 	rsbvs	r3, r3, r0, lsl #28
400157f4:	63633e60 	cmnvs	r3, #96, 28	; 0x600
400157f8:	03033e63 	movweq	r3, #15971	; 0x3e63
400157fc:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40015808:	7f7f7f7f 	svcvc	0x007f7f7f
4001580c:	0000007f 	andeq	r0, r0, pc, ror r0
40015810:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015814:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015818:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
4001581c:	00007e18 	andeq	r7, r0, r8, lsl lr
40015820:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015824:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015828:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001582c:	00000018 	andeq	r0, r0, r8, lsl r0
40015830:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015834:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015838:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
4001583c:	00000018 	andeq	r0, r0, r8, lsl r0
40015840:	00000000 	andeq	r0, r0, r0
40015844:	7f0e0c08 	svcvc	0x000e0c08
40015848:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40015854:	7f381808 	svcvc	0x00381808
40015858:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40015868:	60606060 	rsbvs	r6, r0, r0, rrx
4001586c:	0000007f 	andeq	r0, r0, pc, ror r0
40015870:	00000000 	andeq	r0, r0, r0
40015874:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40015878:	00082c6e 	andeq	r2, r8, lr, ror #24
4001587c:	00000000 	andeq	r0, r0, r0
40015880:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40015884:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40015888:	7f3e3e3e 	svcvc	0x003e3e3e
4001588c:	0000007f 	andeq	r0, r0, pc, ror r0
40015890:	7f7f0000 	svcvc	0x007f0000
40015894:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40015898:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
4001589c:	00000008 	andeq	r0, r0, r8
	...
400158b0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400158b4:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
400158b8:	18001818 	stmdane	r0, {r3, r4, fp, ip}
400158bc:	00000018 	andeq	r0, r0, r8, lsl r0
400158c0:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
400158c4:	00000066 	andeq	r0, r0, r6, rrx
	...
400158d0:	36360000 	ldrtcc	r0, [r6], -r0
400158d4:	36367f36 	shasxcc	r7, r6, r6
400158d8:	36367f36 	shasxcc	r7, r6, r6
400158dc:	00000036 	andeq	r0, r0, r6, lsr r0
400158e0:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
400158e4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
400158e8:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
400158ec:	00001c1c 	andeq	r1, r0, ip, lsl ip
400158f0:	63630000 	cmnvs	r3, #0
400158f4:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
400158f8:	63333318 	teqvs	r3, #24, 6	; 0x60000000
400158fc:	00000063 	andeq	r0, r0, r3, rrx
40015900:	6c380000 	ldcvs	0, cr0, [r8], #-0
40015904:	3b386c6c 	blcc	40e30abc <__ZI_LIMIT__+0xe192a4>
40015908:	6f66666f 	svcvs	0x0066666f
4001590c:	0000003b 	andeq	r0, r0, fp, lsr r0
40015910:	18181800 	ldmdane	r8, {fp, ip}
40015914:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40015920:	180c0600 	stmdane	ip, {r9, sl}
40015924:	30303018 	eorscc	r3, r0, r8, lsl r0
40015928:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
4001592c:	0000060c 	andeq	r0, r0, ip, lsl #12
40015930:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015934:	0606060c 	streq	r0, [r6], -ip, lsl #12
40015938:	0c0c0606 	stceq	6, cr0, [ip], {6}
4001593c:	00003018 	andeq	r3, r0, r8, lsl r0
40015940:	00000000 	andeq	r0, r0, r0
40015944:	7f1c3663 	svcvc	0x001c3663
40015948:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40015954:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40015958:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40015968:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001596c:	00301818 	eorseq	r1, r0, r8, lsl r8
40015970:	00000000 	andeq	r0, r0, r0
40015974:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40015988:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001598c:	00000018 	andeq	r0, r0, r8, lsl r0
40015990:	03030000 	movweq	r0, #12288	; 0x3000
40015994:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015998:	30301818 	eorscc	r1, r0, r8, lsl r8
4001599c:	00000060 	andeq	r0, r0, r0, rrx
400159a0:	633e0000 	teqvs	lr, #0
400159a4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400159a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400159ac:	0000003e 	andeq	r0, r0, lr, lsr r0
400159b0:	1c0c0000 	stcne	0, cr0, [ip], {-0}
400159b4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400159b8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400159bc:	0000001e 	andeq	r0, r0, lr, lsl r0
400159c0:	633e0000 	teqvs	lr, #0
400159c4:	0c060303 	stceq	3, cr0, [r6], {3}
400159c8:	60603018 	rsbvs	r3, r0, r8, lsl r0
400159cc:	0000007f 	andeq	r0, r0, pc, ror r0
400159d0:	633e0000 	teqvs	lr, #0
400159d4:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
400159d8:	63030303 	movwvs	r0, #13059	; 0x3303
400159dc:	0000003e 	andeq	r0, r0, lr, lsr r0
400159e0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
400159e4:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
400159e8:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
400159ec:	00000006 	andeq	r0, r0, r6
400159f0:	607f0000 	rsbsvs	r0, pc, r0
400159f4:	037e6060 	cmneq	lr, #96	; 0x60
400159f8:	63030303 	movwvs	r0, #13059	; 0x3303
400159fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015a00:	603e0000 	eorsvs	r0, lr, r0
40015a04:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40015a08:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015a0c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015a10:	637f0000 	cmnvs	pc, #0
40015a14:	0c060303 	stceq	3, cr0, [r6], {3}
40015a18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015a1c:	00000018 	andeq	r0, r0, r8, lsl r0
40015a20:	633e0000 	teqvs	lr, #0
40015a24:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40015a28:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015a2c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015a30:	633e0000 	teqvs	lr, #0
40015a34:	3f636363 	svccc	0x00636363
40015a38:	63030303 	movwvs	r0, #13059	; 0x3303
40015a3c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015a40:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015a44:	00001818 	andeq	r1, r0, r8, lsl r8
40015a48:	18181800 	ldmdane	r8, {fp, ip}
40015a4c:	00000000 	andeq	r0, r0, r0
40015a50:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015a54:	00001818 	andeq	r1, r0, r8, lsl r8
40015a58:	18181800 	ldmdane	r8, {fp, ip}
40015a5c:	00003018 	andeq	r3, r0, r8, lsl r0
40015a60:	06030000 	streq	r0, [r3], -r0
40015a64:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40015a68:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40015a6c:	00000003 	andeq	r0, r0, r3
40015a70:	00000000 	andeq	r0, r0, r0
40015a74:	007f0000 	rsbseq	r0, pc, r0
40015a78:	00007f00 	andeq	r7, r0, r0, lsl #30
40015a7c:	00000000 	andeq	r0, r0, r0
40015a80:	30600000 	rsbcc	r0, r0, r0
40015a84:	03060c18 	movweq	r0, #27672	; 0x6c18
40015a88:	30180c06 	andscc	r0, r8, r6, lsl #24
40015a8c:	00000060 	andeq	r0, r0, r0, rrx
40015a90:	633e0000 	teqvs	lr, #0
40015a94:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40015a98:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015a9c:	00000018 	andeq	r0, r0, r8, lsl r0
40015aa0:	633e0000 	teqvs	lr, #0
40015aa4:	6f6f6f63 	svcvs	0x006f6f63
40015aa8:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40015aac:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ab0:	1c080000 	stcne	0, cr0, [r8], {-0}
40015ab4:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015ab8:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40015abc:	00000063 	andeq	r0, r0, r3, rrx
40015ac0:	637e0000 	cmnvs	lr, #0
40015ac4:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40015ac8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015acc:	0000007e 	andeq	r0, r0, lr, ror r0
40015ad0:	633e0000 	teqvs	lr, #0
40015ad4:	60606063 	rsbvs	r6, r0, r3, rrx
40015ad8:	63636060 	cmnvs	r3, #96	; 0x60
40015adc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ae0:	667c0000 	ldrbtvs	r0, [ip], -r0
40015ae4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ae8:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40015aec:	0000007c 	andeq	r0, r0, ip, ror r0
40015af0:	607f0000 	rsbsvs	r0, pc, r0
40015af4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015af8:	60606060 	rsbvs	r6, r0, r0, rrx
40015afc:	0000007f 	andeq	r0, r0, pc, ror r0
40015b00:	607f0000 	rsbsvs	r0, pc, r0
40015b04:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015b08:	60606060 	rsbvs	r6, r0, r0, rrx
40015b0c:	00000060 	andeq	r0, r0, r0, rrx
40015b10:	633e0000 	teqvs	lr, #0
40015b14:	60606063 	rsbvs	r6, r0, r3, rrx
40015b18:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
40015b1c:	0000003b 	andeq	r0, r0, fp, lsr r0
40015b20:	63630000 	cmnvs	r3, #0
40015b24:	7f636363 	svcvc	0x00636363
40015b28:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015b2c:	00000063 	andeq	r0, r0, r3, rrx
40015b30:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015b34:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015b38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015b3c:	00000018 	andeq	r0, r0, r8, lsl r0
40015b40:	03030000 	movweq	r0, #12288	; 0x3000
40015b44:	03030303 	movweq	r0, #13059	; 0x3303
40015b48:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015b4c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015b50:	63630000 	cmnvs	r3, #0
40015b54:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40015b58:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015b5c:	00000063 	andeq	r0, r0, r3, rrx
40015b60:	60600000 	rsbvs	r0, r0, r0
40015b64:	60606060 	rsbvs	r6, r0, r0, rrx
40015b68:	60606060 	rsbvs	r6, r0, r0, rrx
40015b6c:	0000007f 	andeq	r0, r0, pc, ror r0
40015b70:	63630000 	cmnvs	r3, #0
40015b74:	6b7f7f77 	blvs	41ff5958 <__ZI_LIMIT__+0x1fde140>
40015b78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015b7c:	00000063 	andeq	r0, r0, r3, rrx
40015b80:	63630000 	cmnvs	r3, #0
40015b84:	6b7b7373 	blvs	41ef2958 <__ZI_LIMIT__+0x1edb140>
40015b88:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40015b8c:	00000063 	andeq	r0, r0, r3, rrx
40015b90:	633e0000 	teqvs	lr, #0
40015b94:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015b98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015b9c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ba0:	337e0000 	cmncc	lr, #0
40015ba4:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40015ba8:	30303030 	eorscc	r3, r0, r0, lsr r0
40015bac:	00000078 	andeq	r0, r0, r8, ror r0
40015bb0:	633e0000 	teqvs	lr, #0
40015bb4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015bb8:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40015bbc:	0007063e 	andeq	r0, r7, lr, lsr r6
40015bc0:	637e0000 	cmnvs	lr, #0
40015bc4:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015bc8:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015bcc:	00000063 	andeq	r0, r0, r3, rrx
40015bd0:	633e0000 	teqvs	lr, #0
40015bd4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015bd8:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015bdc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015be0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40015be4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015be8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015bec:	00000018 	andeq	r0, r0, r8, lsl r0
40015bf0:	63630000 	cmnvs	r3, #0
40015bf4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015bf8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015bfc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c00:	63630000 	cmnvs	r3, #0
40015c04:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015c08:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015c0c:	00000008 	andeq	r0, r0, r8
40015c10:	63630000 	cmnvs	r3, #0
40015c14:	6b636363 	blvs	418ee9a8 <__ZI_LIMIT__+0x18d7190>
40015c18:	63777f7f 	cmnvs	r7, #508	; 0x1fc
40015c1c:	00000063 	andeq	r0, r0, r3, rrx
40015c20:	63630000 	cmnvs	r3, #0
40015c24:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015c28:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015c2c:	00000063 	andeq	r0, r0, r3, rrx
40015c30:	c3c30000 	bicgt	r0, r3, #0
40015c34:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40015c38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015c3c:	0000003c 	andeq	r0, r0, ip, lsr r0
40015c40:	437f0000 	cmnmi	pc, #0
40015c44:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40015c48:	7f606030 	svcvc	0x00606030
40015c4c:	0000007f 	andeq	r0, r0, pc, ror r0
40015c50:	303e0000 	eorscc	r0, lr, r0
40015c54:	30303030 	eorscc	r3, r0, r0, lsr r0
40015c58:	30303030 	eorscc	r3, r0, r0, lsr r0
40015c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c60:	60600000 	rsbvs	r0, r0, r0
40015c64:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015c68:	06060c0c 	streq	r0, [r6], -ip, lsl #24
40015c6c:	00000003 	andeq	r0, r0, r3
40015c70:	063e0000 	ldrteq	r0, [lr], -r0
40015c74:	06060606 	streq	r0, [r6], -r6, lsl #12
40015c78:	06060606 	streq	r0, [r6], -r6, lsl #12
40015c7c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c80:	1c080000 	stcne	0, cr0, [r8], {-0}
40015c84:	00006336 	andeq	r6, r0, r6, lsr r3
	...
40015c9c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015ca0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015ca4:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40015cb4:	03633e00 	cmneq	r3, #0, 28
40015cb8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015cbc:	0000003f 	andeq	r0, r0, pc, lsr r0
40015cc0:	60600000 	rsbvs	r0, r0, r0
40015cc4:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015cc8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ccc:	0000007e 	andeq	r0, r0, lr, ror r0
40015cd0:	00000000 	andeq	r0, r0, r0
40015cd4:	63633e00 	cmnvs	r3, #0, 28
40015cd8:	63636060 	cmnvs	r3, #96	; 0x60
40015cdc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ce0:	03030000 	movweq	r0, #12288	; 0x3000
40015ce4:	63633f03 	cmnvs	r3, #3, 30
40015ce8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015cec:	0000003f 	andeq	r0, r0, pc, lsr r0
40015cf0:	00000000 	andeq	r0, r0, r0
40015cf4:	63633e00 	cmnvs	r3, #0, 28
40015cf8:	6363607f 	cmnvs	r3, #127	; 0x7f
40015cfc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d00:	331e0000 	tstcc	lr, #0
40015d04:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40015d08:	30303030 	eorscc	r3, r0, r0, lsr r0
40015d0c:	00000030 	andeq	r0, r0, r0, lsr r0
40015d10:	00000000 	andeq	r0, r0, r0
40015d14:	63633e00 	cmnvs	r3, #0, 28
40015d18:	3f636363 	svccc	0x00636363
40015d1c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40015d20:	60600000 	rsbvs	r0, r0, r0
40015d24:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015d28:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d2c:	00000063 	andeq	r0, r0, r3, rrx
40015d30:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015d34:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015d38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d3c:	00000018 	andeq	r0, r0, r8, lsl r0
40015d40:	06060000 	streq	r0, [r6], -r0
40015d44:	06060000 	streq	r0, [r6], -r0
40015d48:	06060606 	streq	r0, [r6], -r6, lsl #12
40015d4c:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40015d50:	60600000 	rsbvs	r0, r0, r0
40015d54:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40015d58:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
40015d5c:	00000063 	andeq	r0, r0, r3, rrx
40015d60:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015d64:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d68:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d6c:	00000018 	andeq	r0, r0, r8, lsl r0
40015d70:	00000000 	andeq	r0, r0, r0
40015d74:	6b7f7600 	blvs	41ff357c <__ZI_LIMIT__+0x1fdbd64>
40015d78:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40015d7c:	00000063 	andeq	r0, r0, r3, rrx
40015d80:	00000000 	andeq	r0, r0, r0
40015d84:	63637e00 	cmnvs	r3, #0, 28
40015d88:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d8c:	00000063 	andeq	r0, r0, r3, rrx
40015d90:	00000000 	andeq	r0, r0, r0
40015d94:	63633e00 	cmnvs	r3, #0, 28
40015d98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d9c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015da0:	00000000 	andeq	r0, r0, r0
40015da4:	63637e00 	cmnvs	r3, #0, 28
40015da8:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015dac:	60606060 	rsbvs	r6, r0, r0, rrx
40015db0:	00000000 	andeq	r0, r0, r0
40015db4:	63633f00 	cmnvs	r3, #0, 30
40015db8:	3f636363 	svccc	0x00636363
40015dbc:	03030303 	movweq	r0, #13059	; 0x3303
40015dc0:	00000000 	andeq	r0, r0, r0
40015dc4:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
40015dc8:	60606060 	rsbvs	r6, r0, r0, rrx
40015dcc:	00000060 	andeq	r0, r0, r0, rrx
40015dd0:	00000000 	andeq	r0, r0, r0
40015dd4:	63633e00 	cmnvs	r3, #0, 28
40015dd8:	63630e38 	cmnvs	r3, #56, 28	; 0x380
40015ddc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015de0:	30300000 	eorscc	r0, r0, r0
40015de4:	30307e30 	eorscc	r7, r0, r0, lsr lr
40015de8:	33333030 	teqcc	r3, #48	; 0x30
40015dec:	0000001e 	andeq	r0, r0, lr, lsl r0
40015df0:	00000000 	andeq	r0, r0, r0
40015df4:	63636300 	cmnvs	r3, #0, 6
40015df8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015dfc:	0000003f 	andeq	r0, r0, pc, lsr r0
40015e00:	00000000 	andeq	r0, r0, r0
40015e04:	63636300 	cmnvs	r3, #0, 6
40015e08:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015e0c:	00000008 	andeq	r0, r0, r8
40015e10:	00000000 	andeq	r0, r0, r0
40015e14:	63636300 	cmnvs	r3, #0, 6
40015e18:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
40015e1c:	00000063 	andeq	r0, r0, r3, rrx
40015e20:	00000000 	andeq	r0, r0, r0
40015e24:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40015e28:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
40015e2c:	00000063 	andeq	r0, r0, r3, rrx
40015e30:	00000000 	andeq	r0, r0, r0
40015e34:	63636300 	cmnvs	r3, #0, 6
40015e38:	3f636363 	svccc	0x00636363
40015e3c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40015e40:	00000000 	andeq	r0, r0, r0
40015e44:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40015e48:	6130180c 	teqvs	r0, ip, lsl #16
40015e4c:	0000007f 	andeq	r0, r0, pc, ror r0
40015e50:	18180e00 	ldmdane	r8, {r9, sl, fp}
40015e54:	70181818 	andsvc	r1, r8, r8, lsl r8
40015e58:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e5c:	00000e18 	andeq	r0, r0, r8, lsl lr
40015e60:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015e64:	00181818 	andseq	r1, r8, r8, lsl r8
40015e68:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e6c:	00000018 	andeq	r0, r0, r8, lsl r0
40015e70:	18187000 	ldmdane	r8, {ip, sp, lr}
40015e74:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40015e78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e7c:	00007018 	andeq	r7, r0, r8, lsl r0
40015e80:	00000000 	andeq	r0, r0, r0
40015e84:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40015e90:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40015e94:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
40015e98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e9c:	0000007f 	andeq	r0, r0, pc, ror r0
40015ea0:	633e0000 	teqvs	lr, #0
40015ea4:	60606063 	rsbvs	r6, r0, r3, rrx
40015ea8:	63636060 	cmnvs	r3, #96	; 0x60
40015eac:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40015eb0:	63630000 	cmnvs	r3, #0
40015eb4:	63636300 	cmnvs	r3, #0, 6
40015eb8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ebc:	0000003f 	andeq	r0, r0, pc, lsr r0
40015ec0:	180c0600 	stmdane	ip, {r9, sl}
40015ec4:	63633e00 	cmnvs	r3, #0, 28
40015ec8:	6360607f 	cmnvs	r0, #127	; 0x7f
40015ecc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ed0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40015ed4:	03633e00 	cmneq	r3, #0, 28
40015ed8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015edc:	0000003f 	andeq	r0, r0, pc, lsr r0
40015ee0:	36360000 	ldrtcc	r0, [r6], -r0
40015ee4:	03633e00 	cmneq	r3, #0, 28
40015ee8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015eec:	0000003f 	andeq	r0, r0, pc, lsr r0
40015ef0:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015ef4:	03633e00 	cmneq	r3, #0, 28
40015ef8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015efc:	0000003f 	andeq	r0, r0, pc, lsr r0
40015f00:	1c361c00 	ldcne	12, cr1, [r6], #-0
40015f04:	03633e00 	cmneq	r3, #0, 28
40015f08:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015f0c:	0000003f 	andeq	r0, r0, pc, lsr r0
40015f10:	00000000 	andeq	r0, r0, r0
40015f14:	63633e00 	cmnvs	r3, #0, 28
40015f18:	63606060 	cmnvs	r0, #96	; 0x60
40015f1c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40015f20:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40015f24:	63633e00 	cmnvs	r3, #0, 28
40015f28:	6360607f 	cmnvs	r0, #127	; 0x7f
40015f2c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f30:	36360000 	ldrtcc	r0, [r6], -r0
40015f34:	63633e00 	cmnvs	r3, #0, 28
40015f38:	6360607f 	cmnvs	r0, #127	; 0x7f
40015f3c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f40:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015f44:	63633e00 	cmnvs	r3, #0, 28
40015f48:	6360607f 	cmnvs	r0, #127	; 0x7f
40015f4c:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f50:	66660000 	strbtvs	r0, [r6], -r0
40015f54:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f58:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f5c:	00000018 	andeq	r0, r0, r8, lsl r0
40015f60:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015f64:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40015f68:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f6c:	00000018 	andeq	r0, r0, r8, lsl r0
40015f70:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
40015f74:	1818000c 	ldmdane	r8, {r2, r3}
40015f78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f7c:	00000018 	andeq	r0, r0, r8, lsl r0
40015f80:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
40015f84:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f88:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40015f8c:	00000063 	andeq	r0, r0, r3, rrx
40015f90:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
40015f94:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f98:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40015f9c:	00000063 	andeq	r0, r0, r3, rrx
40015fa0:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
40015fa4:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40015fa8:	63636060 	cmnvs	r3, #96	; 0x60
40015fac:	0000007f 	andeq	r0, r0, pc, ror r0
40015fb0:	00000000 	andeq	r0, r0, r0
40015fb4:	1b3b6e00 	blne	40ef17bc <__ZI_LIMIT__+0xed9fa4>
40015fb8:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
40015fbc:	00000077 	andeq	r0, r0, r7, ror r0
40015fc0:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 40015fc8 <eng8x16+0x928>
40015fc4:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
40015fc8:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
40015fcc:	0000006f 	andeq	r0, r0, pc, rrx
40015fd0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40015fd4:	63633e00 	cmnvs	r3, #0, 28
40015fd8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fdc:	0000003e 	andeq	r0, r0, lr, lsr r0
40015fe0:	36360000 	ldrtcc	r0, [r6], -r0
40015fe4:	63633e00 	cmnvs	r3, #0, 28
40015fe8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fec:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ff0:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015ff4:	63633e00 	cmnvs	r3, #0, 28
40015ff8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ffc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016000:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
40016004:	63636300 	cmnvs	r3, #0, 6
40016008:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001600c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016010:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016014:	63636300 	cmnvs	r3, #0, 6
40016018:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001601c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016020:	36360000 	ldrtcc	r0, [r6], -r0
40016024:	63636300 	cmnvs	r3, #0, 6
40016028:	3f636363 	svccc	0x00636363
4001602c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016030:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
40016034:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016038:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001603c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016040:	63006363 	movwvs	r6, #867	; 0x363
40016044:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016048:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001604c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016050:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40016054:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40016058:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
4001605c:	0000000c 	andeq	r0, r0, ip
40016060:	361c0000 	ldrcc	r0, [ip], -r0
40016064:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40016068:	73303030 	teqvc	r0, #48	; 0x30
4001606c:	0000007e 	andeq	r0, r0, lr, ror r0
40016070:	c3c30000 	bicgt	r0, r3, #0
40016074:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016078:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
4001607c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016080:	66fc0000 	ldrbtvs	r0, [ip], r0
40016084:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40016088:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
4001608c:	000000f3 	strdeq	r0, [r0], -r3
40016090:	1b0e0000 	blne	40396098 <__ZI_LIMIT__+0x37e880>
40016094:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40016098:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001609c:	00000070 	andeq	r0, r0, r0, ror r0
400160a0:	30180c00 	andscc	r0, r8, r0, lsl #24
400160a4:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
400160a8:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
400160ac:	0000003b 	andeq	r0, r0, fp, lsr r0
400160b0:	30180c00 	andscc	r0, r8, r0, lsl #24
400160b4:	18183800 	ldmdane	r8, {fp, ip, sp}
400160b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400160bc:	0000003c 	andeq	r0, r0, ip, lsr r0
400160c0:	180c0600 	stmdane	ip, {r9, sl}
400160c4:	63633e00 	cmnvs	r3, #0, 28
400160c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400160d0:	30180c00 	andscc	r0, r8, r0, lsl #24
400160d4:	63636300 	cmnvs	r3, #0, 6
400160d8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160dc:	0000003f 	andeq	r0, r0, pc, lsr r0
400160e0:	3b6e0000 	blcc	41b960e8 <__ZI_LIMIT__+0x1b7e8d0>
400160e4:	63637e00 	cmnvs	r3, #0, 28
400160e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160ec:	00000063 	andeq	r0, r0, r3, rrx
400160f0:	63006e3b 	movwvs	r6, #3643	; 0xe3b
400160f4:	6b7b7373 	blvs	41ef2ec8 <__ZI_LIMIT__+0x1edb6b0>
400160f8:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
400160fc:	00000063 	andeq	r0, r0, r3, rrx
40016100:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
40016104:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40016110:	6c6c3800 	stclvs	8, cr3, [ip], #-0
40016114:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40016120:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40016124:	180c0c00 	stmdane	ip, {sl, fp}
40016128:	63636030 	cmnvs	r3, #48	; 0x30
4001612c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016130:	00000000 	andeq	r0, r0, r0
40016134:	7f000000 	svcvc	0x00000000
40016138:	60606060 	rsbvs	r6, r0, r0, rrx
4001613c:	00000060 	andeq	r0, r0, r0, rrx
40016140:	00000000 	andeq	r0, r0, r0
40016144:	7f000000 	svcvc	0x00000000
40016148:	03030303 	movweq	r0, #13059	; 0x3303
4001614c:	00000003 	andeq	r0, r0, r3
40016150:	63e06000 	mvnvs	r6, #0
40016154:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40016158:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
4001615c:	0000001f 	andeq	r0, r0, pc, lsl r0
40016160:	63e06000 	mvnvs	r6, #0
40016164:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40016168:	3f36de6e 	svccc	0x0036de6e
4001616c:	00000006 	andeq	r0, r0, r6
40016170:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016174:	18181800 	ldmdane	r8, {fp, ip}
40016178:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
4001617c:	00000018 	andeq	r0, r0, r8, lsl r0
40016180:	1b090000 	blne	40256188 <__ZI_LIMIT__+0x23e970>
40016184:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40016188:	1b1b3636 	blne	406e3a68 <__ZI_LIMIT__+0x6cc250>
4001618c:	00000009 	andeq	r0, r0, r9
40016190:	6c480000 	marvs	acc0, r0, r8
40016194:	1b36366c 	blne	40da3b4c <__ZI_LIMIT__+0xd8c334>
40016198:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
4001619c:	00000048 	andeq	r0, r0, r8, asr #32
400161a0:	11441144 	cmpne	r4, r4, asr #2
400161a4:	11441144 	cmpne	r4, r4, asr #2
400161a8:	11441144 	cmpne	r4, r4, asr #2
400161ac:	11441144 	cmpne	r4, r4, asr #2
400161b0:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400161b4:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400161b8:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400161bc:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400161c0:	bbeebbee 	bllt	3fbc5180 <GPM4DAT+0x2ebc4e9c>
400161c4:	bbeebbee 	bllt	3fbc5184 <GPM4DAT+0x2ebc4ea0>
400161c8:	bbeebbee 	bllt	3fbc5188 <GPM4DAT+0x2ebc4ea4>
400161cc:	bbeebbee 	bllt	3fbc518c <GPM4DAT+0x2ebc4ea8>
400161d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161e4:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
400161e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161f4:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
400161f8:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
400161fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016200:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016204:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40016208:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001620c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016210:	00000000 	andeq	r0, r0, r0
40016214:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40016218:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001621c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016220:	00000000 	andeq	r0, r0, r0
40016224:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40016228:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
4001622c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016230:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016234:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016238:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
4001623c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016240:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016244:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016248:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001624c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016250:	00000000 	andeq	r0, r0, r0
40016254:	06fe0000 	ldrbteq	r0, [lr], r0
40016258:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
4001625c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016260:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016264:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016268:	000000fe 	strdeq	r0, [r0], -lr
4001626c:	00000000 	andeq	r0, r0, r0
40016270:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016274:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016280:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016284:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016288:	000000f8 	strdeq	r0, [r0], -r8
	...
40016294:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40016298:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001629c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162a4:	1f181818 	svcne	0x00181818
	...
400162b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162b4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
400162c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
400162c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162d4:	1f181818 	svcne	0x00181818
400162d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162e0:	00000000 	andeq	r0, r0, r0
400162e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
400162f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162f4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400162f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016300:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016304:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016308:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
4001630c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016310:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016314:	37363636 			; <UNDEFINED> instruction: 0x37363636
40016318:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001631c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016320:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016324:	30373636 	eorscc	r3, r7, r6, lsr r6
40016328:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
40016334:	303f0000 	eorscc	r0, pc, r0
40016338:	36363637 			; <UNDEFINED> instruction: 0x36363637
4001633c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016340:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016344:	00f73636 	rscseq	r3, r7, r6, lsr r6
40016348:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40016354:	00ff0000 	rscseq	r0, pc, r0
40016358:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
4001635c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016360:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016364:	36373636 			; <UNDEFINED> instruction: 0x36373636
40016368:	36363637 			; <UNDEFINED> instruction: 0x36363637
4001636c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016370:	00000000 	andeq	r0, r0, r0
40016374:	00ff0000 	rscseq	r0, pc, r0
40016378:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001637c:	00000000 	andeq	r0, r0, r0
40016380:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016384:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016388:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001638c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016390:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016394:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016398:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001639c:	00000000 	andeq	r0, r0, r0
400163a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163a4:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
400163b4:	00ff0000 	rscseq	r0, pc, r0
400163b8:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400163bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163c0:	00000000 	andeq	r0, r0, r0
400163c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000

400163c8 <.LANCHOR2>:
400163c8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163cc:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163d0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400163d4:	3f363636 	svccc	0x00363636
	...
400163e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163e4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
400163e8:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400163f4:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
400163f8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
400163fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016400:	00000000 	andeq	r0, r0, r0
40016404:	3f000000 	svccc	0x00000000
40016408:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001640c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016410:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016414:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016418:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001641c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016420:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016424:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016428:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
4001642c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016430:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016434:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
40016444:	1f000000 	svcne	0x00000000
40016448:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001644c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016450:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001645c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001646c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016470:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016474:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016478:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001647c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016480:	0f0f0f0f 	svceq	0x000f0f0f
40016484:	0f0f0f0f 	svceq	0x000f0f0f
40016488:	0f0f0f0f 	svceq	0x000f0f0f
4001648c:	0f0f0f0f 	svceq	0x000f0f0f
40016490:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400164a4:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
400164a8:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
400164ac:	0000003b 	andeq	r0, r0, fp, lsr r0
400164b0:	663c0000 	ldrtvs	r0, [ip], -r0
400164b4:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
400164b8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400164bc:	6060607c 	rsbvs	r6, r0, ip, ror r0
400164c0:	637f0000 	cmnvs	pc, #0
400164c4:	60606063 	rsbvs	r6, r0, r3, rrx
400164c8:	60606060 	rsbvs	r6, r0, r0, rrx
400164cc:	00000060 	andeq	r0, r0, r0, rrx
400164d0:	00000000 	andeq	r0, r0, r0
400164d4:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
400164d8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400164dc:	00000036 	andeq	r0, r0, r6, lsr r0
400164e0:	637f0000 	cmnvs	pc, #0
400164e4:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
400164e8:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
400164ec:	0000007f 	andeq	r0, r0, pc, ror r0
400164f0:	00000000 	andeq	r0, r0, r0
400164f4:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
400164f8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400164fc:	0000003c 	andeq	r0, r0, ip, lsr r0
40016500:	00000000 	andeq	r0, r0, r0
40016504:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016508:	76666666 	strbtvc	r6, [r6], -r6, ror #12
4001650c:	6060607f 	rsbvs	r6, r0, pc, ror r0
40016510:	00000000 	andeq	r0, r0, r0
40016514:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40016518:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001651c:	0000000c 	andeq	r0, r0, ip
40016520:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
40016524:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016528:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
4001652c:	0000007e 	andeq	r0, r0, lr, ror r0
40016530:	663c0000 	ldrtvs	r0, [ip], -r0
40016534:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40016538:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001653c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016540:	633e0000 	teqvs	lr, #0
40016544:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016548:	36363677 			; <UNDEFINED> instruction: 0x36363677
4001654c:	00000077 	andeq	r0, r0, r7, ror r0
40016550:	1b0e0000 	blne	40396558 <__ZI_LIMIT__+0x37ed40>
40016554:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40016558:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001655c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016560:	00000000 	andeq	r0, r0, r0
40016564:	6b7f3600 	blvs	41fe3d6c <__ZI_LIMIT__+0x1fcc554>
40016568:	0000367f 	andeq	r3, r0, pc, ror r6
4001656c:	00000000 	andeq	r0, r0, r0
40016570:	06060000 	streq	r0, [r6], -r0
40016574:	6f673e1e 	svcvs	0x00673e1e
40016578:	3e737b7f 	vmovcc.s8	r7, d3[7]
4001657c:	0030303c 	eorseq	r3, r0, ip, lsr r0
40016580:	1f000000 	svcne	0x00000000
40016584:	7f606030 	svcvc	0x00606030
40016588:	1f306060 	svcne	0x00306060
4001658c:	00000000 	andeq	r0, r0, r0
40016590:	633e0000 	teqvs	lr, #0
40016594:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016598:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001659c:	00000063 	andeq	r0, r0, r3, rrx
400165a0:	00000000 	andeq	r0, r0, r0
400165a4:	7f00007f 	svcvc	0x0000007f
400165a8:	007f0000 	rsbseq	r0, pc, r0
	...
400165b4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400165b8:	00181818 	andseq	r1, r8, r8, lsl r8
400165bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400165c0:	30600000 	rsbcc	r0, r0, r0
400165c4:	0c060c18 	stceq	12, cr0, [r6], {24}
400165c8:	00603018 	rsbeq	r3, r0, r8, lsl r0
400165cc:	0000007e 	andeq	r0, r0, lr, ror r0
400165d0:	0c060000 	stceq	0, cr0, [r6], {-0}
400165d4:	30603018 	rsbcc	r3, r0, r8, lsl r0
400165d8:	00060c18 	andeq	r0, r6, r8, lsl ip
400165dc:	0000007e 	andeq	r0, r0, lr, ror r0
400165e0:	1b0e0000 	blne	403965e8 <__ZI_LIMIT__+0x37edd0>
400165e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165f8:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
400165fc:	00000070 	andeq	r0, r0, r0, ror r0
40016600:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016604:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40016608:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
40016614:	700edb70 	andvc	sp, lr, r0, ror fp
40016618:	00000edb 	ldrdeq	r0, [r0], -fp
4001661c:	00000000 	andeq	r0, r0, r0
40016620:	361c0000 	ldrcc	r0, [ip], -r0
40016624:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
40016634:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40016638:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
40016644:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016648:	00000018 	andeq	r0, r0, r8, lsl r0
4001664c:	00000000 	andeq	r0, r0, r0
40016650:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
40016654:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016658:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
4001665c:	0000000c 	andeq	r0, r0, ip
40016660:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40016664:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40016670:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40016674:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
40016684:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40016688:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

400166a0 <_ctype_>:
400166a0:	20202000 	eorcs	r2, r0, r0
400166a4:	20202020 	eorcs	r2, r0, r0, lsr #32
400166a8:	28282020 	stmdacs	r8!, {r5, sp}
400166ac:	20282828 	eorcs	r2, r8, r8, lsr #16
400166b0:	20202020 	eorcs	r2, r0, r0, lsr #32
400166b4:	20202020 	eorcs	r2, r0, r0, lsr #32
400166b8:	20202020 	eorcs	r2, r0, r0, lsr #32
400166bc:	20202020 	eorcs	r2, r0, r0, lsr #32
400166c0:	10108820 	andsne	r8, r0, r0, lsr #16
400166c4:	10101010 	andsne	r1, r0, r0, lsl r0
400166c8:	10101010 	andsne	r1, r0, r0, lsl r0
400166cc:	10101010 	andsne	r1, r0, r0, lsl r0
400166d0:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
400166d4:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
400166d8:	10040404 	andne	r0, r4, r4, lsl #8
400166dc:	10101010 	andsne	r1, r0, r0, lsl r0
400166e0:	41411010 	cmpmi	r1, r0, lsl r0
400166e4:	41414141 	cmpmi	r1, r1, asr #2
400166e8:	01010101 	tsteq	r1, r1, lsl #2
400166ec:	01010101 	tsteq	r1, r1, lsl #2
400166f0:	01010101 	tsteq	r1, r1, lsl #2
400166f4:	01010101 	tsteq	r1, r1, lsl #2
400166f8:	01010101 	tsteq	r1, r1, lsl #2
400166fc:	10101010 	andsne	r1, r0, r0, lsl r0
40016700:	42421010 	submi	r1, r2, #16
40016704:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40016708:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001670c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016710:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016714:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016718:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001671c:	10101010 	andsne	r1, r0, r0, lsl r0
40016720:	00000020 	andeq	r0, r0, r0, lsr #32
	...

400167a4 <_global_impure_ptr>:
400167a4:	40016e48 	andmi	r6, r1, r8, asr #28

400167a8 <blanks.6744>:
400167a8:	20202020 	eorcs	r2, r0, r0, lsr #32
400167ac:	20202020 	eorcs	r2, r0, r0, lsr #32
400167b0:	20202020 	eorcs	r2, r0, r0, lsr #32
400167b4:	20202020 	eorcs	r2, r0, r0, lsr #32

400167b8 <zeroes.6745>:
400167b8:	30303030 	eorscc	r3, r0, r0, lsr r0
400167bc:	30303030 	eorscc	r3, r0, r0, lsr r0
400167c0:	30303030 	eorscc	r3, r0, r0, lsr r0
400167c4:	30303030 	eorscc	r3, r0, r0, lsr r0

400167c8 <p05.5289>:
400167c8:	00000005 	andeq	r0, r0, r5
400167cc:	00000019 	andeq	r0, r0, r9, lsl r0
400167d0:	0000007d 	andeq	r0, r0, sp, ror r0
400167d4:	00000000 	andeq	r0, r0, r0

400167d8 <__mprec_tens>:
400167d8:	00000000 	andeq	r0, r0, r0
400167dc:	3ff00000 	svccc	0x00f00000	; IMB
400167e0:	00000000 	andeq	r0, r0, r0
400167e4:	40240000 	eormi	r0, r4, r0
400167e8:	00000000 	andeq	r0, r0, r0
400167ec:	40590000 	subsmi	r0, r9, r0
400167f0:	00000000 	andeq	r0, r0, r0
400167f4:	408f4000 	addmi	r4, pc, r0
400167f8:	00000000 	andeq	r0, r0, r0
400167fc:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40016800:	00000000 	andeq	r0, r0, r0
40016804:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40016808:	00000000 	andeq	r0, r0, r0
4001680c:	412e8480 	smlawbmi	lr, r0, r4, r8
40016810:	00000000 	andeq	r0, r0, r0
40016814:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40016818:	00000000 	andeq	r0, r0, r0
4001681c:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40016820:	00000000 	andeq	r0, r0, r0
40016824:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40016828:	20000000 	andcs	r0, r0, r0
4001682c:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40016830:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40016834:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40016838:	a2000000 	andge	r0, r0, #0
4001683c:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40016840:	e5400000 	strb	r0, [r0, #-0]
40016844:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40016848:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
4001684c:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40016850:	26340000 	ldrtcs	r0, [r4], -r0
40016854:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40016858:	37e08000 	strbcc	r8, [r0, r0]!
4001685c:	4341c379 	movtmi	ip, #4985	; 0x1379
40016860:	85d8a000 	ldrbhi	sl, [r8]
40016864:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40016868:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
4001686c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40016870:	60913d00 	addsvs	r3, r1, r0, lsl #26
40016874:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40016878:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
4001687c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40016880:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40016884:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40016888:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
4001688c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40016890:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40016894:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40016898:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
4001689c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

400168a0 <__mprec_tinytens>:
400168a0:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
400168a4:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
400168a8:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
400168ac:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
400168b0:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
400168b4:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
400168b8:	cf8c979d 	svcgt	0x008c979d
400168bc:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
400168c0:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
400168c4:	0ac80628 	beq	3f21816c <GPM4DAT+0x2e217e88>

400168c8 <__mprec_bigtens>:
400168c8:	37e08000 	strbcc	r8, [r0, r0]!
400168cc:	4341c379 	movtmi	ip, #4985	; 0x1379
400168d0:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
400168d4:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
400168d8:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
400168dc:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
400168e0:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
400168e4:	5a827748 	bpl	3e0b460c <GPM4DAT+0x2d0b4328>
400168e8:	7f73bf3c 	svcvc	0x0073bf3c
400168ec:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

400168f0 <blanks.6688>:
400168f0:	20202020 	eorcs	r2, r0, r0, lsr #32
400168f4:	20202020 	eorcs	r2, r0, r0, lsr #32
400168f8:	20202020 	eorcs	r2, r0, r0, lsr #32
400168fc:	20202020 	eorcs	r2, r0, r0, lsr #32

40016900 <zeroes.6689>:
40016900:	30303030 	eorscc	r3, r0, r0, lsr r0
40016904:	30303030 	eorscc	r3, r0, r0, lsr r0
40016908:	30303030 	eorscc	r3, r0, r0, lsr r0
4001690c:	30303030 	eorscc	r3, r0, r0, lsr r0
40016910:	61766e49 	cmnvs	r6, r9, asr #28
40016914:	5f64696c 	svcpl	0x0064696c
40016918:	0a525349 	beq	414ab644 <__ZI_LIMIT__+0x1493e2c>
4001691c:	00000000 	andeq	r0, r0, r0
40016920:	4356535b 	cmpmi	r6, #1811939329	; 0x6c000001
40016924:	72615520 	rsbvc	r5, r1, #32, 10	; 0x8000000
40016928:	72502074 	subsvc	r2, r0, #116	; 0x74
4001692c:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
40016930:	0000005d 	andeq	r0, r0, sp, asr r0
40016934:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40016938:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
4001693c:	0a632520 	beq	418dfdc4 <__ZI_LIMIT__+0x18c85ac>
40016940:	00000000 	andeq	r0, r0, r0
40016944:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40016948:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
4001694c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016950:	0000000a 	andeq	r0, r0, sl
40016954:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40016958:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
4001695c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016960:	0000000a 	andeq	r0, r0, sl
40016964:	4356535b 	cmpmi	r6, #1811939329	; 0x6c000001
40016968:	72615520 	rsbvc	r5, r1, #32, 10	; 0x8000000
4001696c:	65472074 	strbvs	r2, [r7, #-116]	; 0xffffff8c
40016970:	746e4974 	strbtvc	r4, [lr], #-2420	; 0xfffff68c
40016974:	5d6d754e 	cfstr64pl	mvdx7, [sp, #-312]!	; 0xfffffec8
40016978:	00000000 	andeq	r0, r0, r0
4001697c:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40016980:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016984:	6f697470 	svcvs	0x00697470
40016988:	5b40206e 	blpl	4101eb48 <__ZI_LIMIT__+0x1007330>
4001698c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016990:	6f4d0a5d 	svcvs	0x004d0a5d
40016994:	305b6564 	subscc	r6, fp, r4, ror #10
40016998:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
4001699c:	0000000a 	andeq	r0, r0, sl
400169a0:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
400169a4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
400169a8:	6f432064 	svcvs	0x00432064
400169ac:	56206564 	strtpl	r6, [r0], -r4, ror #10
400169b0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
400169b4:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
400169b8:	000a5d58 	andeq	r5, sl, r8, asr sp
400169bc:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
400169c0:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
400169c4:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
400169c8:	40206e6f 	eormi	r6, r0, pc, ror #28
400169cc:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
400169d0:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
400169d4:	5b65646f 	blpl	4196fb98 <__ZI_LIMIT__+0x1958380>
400169d8:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
400169dc:	00000a5d 	andeq	r0, r0, sp, asr sl
400169e0:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
400169e4:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
400169e8:	4120746c 	teqmi	r0, ip, ror #8
400169ec:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
400169f0:	305b7373 	subscc	r7, fp, r3, ror r3
400169f4:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
400169f8:	0000000a 	andeq	r0, r0, sl
400169fc:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016a00:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016a04:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016a08:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 400169e8 <zeroes.6689+0xe8>
40016a0c:	5b6e6961 	blpl	41bb0f98 <__ZI_LIMIT__+0x1b99780>
40016a10:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016a14:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40016a18:	30286461 	eorcc	r6, r8, r1, ror #8
40016a1c:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40016a20:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40016a24:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40016a28:	410a5d64 	tstmi	sl, r4, ror #26
40016a2c:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40016a30:	646f6365 	strbtvs	r6, [pc], #-869	; 40016a38 <zeroes.6689+0x138>
40016a34:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40016a38:	616c532f 	cmnvs	ip, pc, lsr #6
40016a3c:	31286576 	teqcc	r8, r6, ror r5
40016a40:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40016a44:	00000a5d 	andeq	r0, r0, sp, asr sl
40016a48:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016a4c:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016a50:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016a54:	40206e6f 	eormi	r6, r0, pc, ror #28
40016a58:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016a5c:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016a60:	5b65646f 	blpl	4196fc24 <__ZI_LIMIT__+0x195840c>
40016a64:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016a68:	00000a5d 	andeq	r0, r0, sp, asr sl
40016a6c:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016a70:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016a74:	4120746c 	teqmi	r0, ip, ror #8
40016a78:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016a7c:	305b7373 	subscc	r7, fp, r3, ror r3
40016a80:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016a84:	0000000a 	andeq	r0, r0, sl
40016a88:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016a8c:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016a90:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016a94:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40016a98:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40016a9c:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40016aa0:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40016aa4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40016aa8:	5b293128 	blpl	40a62f50 <__ZI_LIMIT__+0xa4b738>
40016aac:	0a5d6425 	beq	4176fb48 <__ZI_LIMIT__+0x1758330>
40016ab0:	00000000 	andeq	r0, r0, r0
40016ab4:	30505041 	subscc	r5, r0, r1, asr #32
40016ab8:	41545320 	cmpmi	r4, r0, lsr #6
40016abc:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40016ac0:	00747365 	rsbseq	r7, r4, r5, ror #6
40016ac4:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40016ac8:	202c7823 	eorcs	r7, ip, r3, lsr #16
40016acc:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40016ad0:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40016ad4:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40016ad8:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40016adc:	0a64253d 	beq	4191ffd8 <__ZI_LIMIT__+0x19087c0>
40016ae0:	00000000 	andeq	r0, r0, r0
40016ae4:	616f4c0a 	cmnvs	pc, sl, lsl #24
40016ae8:	20726564 	rsbscs	r6, r2, r4, ror #10
40016aec:	78452026 	stmdavc	r5, {r1, r2, r5, sp}^
40016af0:	74756365 	ldrbtvc	r6, [r5], #-869	; 0xfffffc9b
40016af4:	000a726f 	andeq	r7, sl, pc, ror #4
40016af8:	5050410a 	subspl	r4, r0, sl, lsl #2
40016afc:	55522030 	ldrbpl	r2, [r2, #-48]	; 0xffffffd0
40016b00:	00000a4e 	andeq	r0, r0, lr, asr #20
40016b04:	00082008 	andeq	r2, r8, r8
40016b08:	00000043 	andeq	r0, r0, r3, asr #32
40016b0c:	00464e49 	subeq	r4, r6, r9, asr #28
40016b10:	00666e69 	rsbeq	r6, r6, r9, ror #28
40016b14:	004e414e 	subeq	r4, lr, lr, asr #2
40016b18:	006e616e 	rsbeq	r6, lr, lr, ror #2
40016b1c:	33323130 	teqcc	r2, #48, 2
40016b20:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016b24:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40016b28:	46454443 	strbmi	r4, [r5], -r3, asr #8
40016b2c:	00000000 	andeq	r0, r0, r0
40016b30:	33323130 	teqcc	r2, #48, 2
40016b34:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016b38:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40016b3c:	66656463 	strbtvs	r6, [r5], -r3, ror #8
40016b40:	00000000 	andeq	r0, r0, r0
40016b44:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40016b48:	0000296c 	andeq	r2, r0, ip, ror #18
40016b4c:	00000030 	andeq	r0, r0, r0, lsr r0
40016b50:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40016b54:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40016b58:	00000000 	andeq	r0, r0, r0
40016b5c:	004e614e 	subeq	r6, lr, lr, asr #2
40016b60:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40016b64:	00000058 	andeq	r0, r0, r8, asr r0
40016b68:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40016b6c <.ARM.exidx>:
40016b6c:	7fff6ef4 	svcvc	0x00ff6ef4
40016b70:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40016b78 <SVC_Handler>:
40016b78:	400001c8 	andmi	r0, r0, r8, asr #3
40016b7c:	40000468 	andmi	r0, r0, r8, ror #8

40016b80 <ISR_Vector>:
40016b80:	4000019c 	mulmi	r0, ip, r1
40016b84:	4000019c 	mulmi	r0, ip, r1
40016b88:	4000019c 	mulmi	r0, ip, r1
40016b8c:	4000019c 	mulmi	r0, ip, r1
40016b90:	4000019c 	mulmi	r0, ip, r1
40016b94:	4000019c 	mulmi	r0, ip, r1
40016b98:	4000019c 	mulmi	r0, ip, r1
40016b9c:	4000019c 	mulmi	r0, ip, r1
40016ba0:	4000019c 	mulmi	r0, ip, r1
40016ba4:	4000019c 	mulmi	r0, ip, r1
40016ba8:	4000019c 	mulmi	r0, ip, r1
40016bac:	4000019c 	mulmi	r0, ip, r1
40016bb0:	4000019c 	mulmi	r0, ip, r1
40016bb4:	4000019c 	mulmi	r0, ip, r1
40016bb8:	4000019c 	mulmi	r0, ip, r1
40016bbc:	4000019c 	mulmi	r0, ip, r1
40016bc0:	4000019c 	mulmi	r0, ip, r1
40016bc4:	4000019c 	mulmi	r0, ip, r1
40016bc8:	4000019c 	mulmi	r0, ip, r1
40016bcc:	4000019c 	mulmi	r0, ip, r1
40016bd0:	4000019c 	mulmi	r0, ip, r1
40016bd4:	4000019c 	mulmi	r0, ip, r1
40016bd8:	4000019c 	mulmi	r0, ip, r1
40016bdc:	4000019c 	mulmi	r0, ip, r1
40016be0:	4000019c 	mulmi	r0, ip, r1
40016be4:	4000019c 	mulmi	r0, ip, r1
40016be8:	4000019c 	mulmi	r0, ip, r1
40016bec:	4000019c 	mulmi	r0, ip, r1
40016bf0:	4000019c 	mulmi	r0, ip, r1
40016bf4:	4000019c 	mulmi	r0, ip, r1
40016bf8:	4000019c 	mulmi	r0, ip, r1
40016bfc:	4000019c 	mulmi	r0, ip, r1
40016c00:	4000019c 	mulmi	r0, ip, r1
40016c04:	4000019c 	mulmi	r0, ip, r1
40016c08:	4000019c 	mulmi	r0, ip, r1
40016c0c:	4000019c 	mulmi	r0, ip, r1
40016c10:	4000019c 	mulmi	r0, ip, r1
40016c14:	4000019c 	mulmi	r0, ip, r1
40016c18:	4000019c 	mulmi	r0, ip, r1
40016c1c:	4000019c 	mulmi	r0, ip, r1
40016c20:	4000019c 	mulmi	r0, ip, r1
40016c24:	4000019c 	mulmi	r0, ip, r1
40016c28:	4000019c 	mulmi	r0, ip, r1
40016c2c:	4000019c 	mulmi	r0, ip, r1
40016c30:	4000019c 	mulmi	r0, ip, r1
40016c34:	4000019c 	mulmi	r0, ip, r1
40016c38:	4000019c 	mulmi	r0, ip, r1
40016c3c:	4000019c 	mulmi	r0, ip, r1
40016c40:	4000019c 	mulmi	r0, ip, r1
40016c44:	4000019c 	mulmi	r0, ip, r1
40016c48:	4000019c 	mulmi	r0, ip, r1
40016c4c:	4000034c 	andmi	r0, r0, ip, asr #6
40016c50:	4000039c 	mulmi	r0, ip, r3
40016c54:	4000019c 	mulmi	r0, ip, r1
40016c58:	4000019c 	mulmi	r0, ip, r1
40016c5c:	4000019c 	mulmi	r0, ip, r1
40016c60:	4000019c 	mulmi	r0, ip, r1
40016c64:	4000019c 	mulmi	r0, ip, r1
40016c68:	4000019c 	mulmi	r0, ip, r1
40016c6c:	4000019c 	mulmi	r0, ip, r1
40016c70:	4000019c 	mulmi	r0, ip, r1
40016c74:	4000019c 	mulmi	r0, ip, r1
40016c78:	4000019c 	mulmi	r0, ip, r1
40016c7c:	4000019c 	mulmi	r0, ip, r1
40016c80:	4000019c 	mulmi	r0, ip, r1
40016c84:	4000019c 	mulmi	r0, ip, r1
40016c88:	4000019c 	mulmi	r0, ip, r1
40016c8c:	4000019c 	mulmi	r0, ip, r1
40016c90:	4000019c 	mulmi	r0, ip, r1
40016c94:	400003ec 	andmi	r0, r0, ip, ror #7
40016c98:	4000019c 	mulmi	r0, ip, r1
40016c9c:	4000019c 	mulmi	r0, ip, r1
40016ca0:	4000019c 	mulmi	r0, ip, r1
40016ca4:	4000019c 	mulmi	r0, ip, r1
40016ca8:	4000019c 	mulmi	r0, ip, r1
40016cac:	4000019c 	mulmi	r0, ip, r1
40016cb0:	4000019c 	mulmi	r0, ip, r1
40016cb4:	4000019c 	mulmi	r0, ip, r1
40016cb8:	4000019c 	mulmi	r0, ip, r1
40016cbc:	4000019c 	mulmi	r0, ip, r1
40016cc0:	4000019c 	mulmi	r0, ip, r1
40016cc4:	4000019c 	mulmi	r0, ip, r1
40016cc8:	4000019c 	mulmi	r0, ip, r1
40016ccc:	4000019c 	mulmi	r0, ip, r1
40016cd0:	4000019c 	mulmi	r0, ip, r1
40016cd4:	400002f0 	strdmi	r0, [r0], -r0	; <UNPREDICTABLE>
40016cd8:	4000019c 	mulmi	r0, ip, r1
40016cdc:	4000019c 	mulmi	r0, ip, r1
40016ce0:	4000019c 	mulmi	r0, ip, r1
40016ce4:	4000019c 	mulmi	r0, ip, r1
40016ce8:	4000019c 	mulmi	r0, ip, r1
40016cec:	4000019c 	mulmi	r0, ip, r1
40016cf0:	4000019c 	mulmi	r0, ip, r1
40016cf4:	4000019c 	mulmi	r0, ip, r1
40016cf8:	4000019c 	mulmi	r0, ip, r1
40016cfc:	4000019c 	mulmi	r0, ip, r1
40016d00:	4000019c 	mulmi	r0, ip, r1
40016d04:	4000019c 	mulmi	r0, ip, r1
40016d08:	4000019c 	mulmi	r0, ip, r1
40016d0c:	4000019c 	mulmi	r0, ip, r1
40016d10:	4000019c 	mulmi	r0, ip, r1
40016d14:	4000019c 	mulmi	r0, ip, r1
40016d18:	4000019c 	mulmi	r0, ip, r1
40016d1c:	4000019c 	mulmi	r0, ip, r1
40016d20:	4000019c 	mulmi	r0, ip, r1
40016d24:	4000019c 	mulmi	r0, ip, r1
40016d28:	4000019c 	mulmi	r0, ip, r1
40016d2c:	400001f8 	strdmi	r0, [r0], -r8
40016d30:	4000019c 	mulmi	r0, ip, r1
40016d34:	4000019c 	mulmi	r0, ip, r1
40016d38:	4000019c 	mulmi	r0, ip, r1
40016d3c:	4000019c 	mulmi	r0, ip, r1
40016d40:	4000019c 	mulmi	r0, ip, r1
40016d44:	4000019c 	mulmi	r0, ip, r1
40016d48:	4000019c 	mulmi	r0, ip, r1
40016d4c:	4000019c 	mulmi	r0, ip, r1
40016d50:	4000019c 	mulmi	r0, ip, r1
40016d54:	4000019c 	mulmi	r0, ip, r1
40016d58:	4000019c 	mulmi	r0, ip, r1
40016d5c:	4000019c 	mulmi	r0, ip, r1

40016d60 <ICCICR>:
40016d60:	10480000 	subne	r0, r8, r0
40016d64:	10484000 	subne	r4, r8, r0
40016d68:	10488000 	subne	r8, r8, r0
40016d6c:	1048c000 	subne	ip, r8, r0

40016d70 <ICCPMR>:
40016d70:	10480004 	subne	r0, r8, r4
40016d74:	10484004 	subne	r4, r8, r4
40016d78:	10488004 	subne	r8, r8, r4
40016d7c:	1048c004 	subne	ip, r8, r4

40016d80 <ICDISER0>:
40016d80:	10490100 	subne	r0, r9, r0, lsl #2
40016d84:	10494100 	subne	r4, r9, r0, lsl #2
40016d88:	10498100 	subne	r8, r9, r0, lsl #2
40016d8c:	1049c100 	subne	ip, r9, r0, lsl #2

40016d90 <ICDISERn>:
40016d90:	00000000 	andeq	r0, r0, r0
40016d94:	10490104 	subne	r0, r9, r4, lsl #2
40016d98:	10490108 	subne	r0, r9, r8, lsl #2
40016d9c:	1049010c 	subne	r0, r9, ip, lsl #2

40016da0 <ICDICER0>:
40016da0:	10490180 	subne	r0, r9, r0, lsl #3
40016da4:	10494180 	subne	r4, r9, r0, lsl #3
40016da8:	10498180 	subne	r8, r9, r0, lsl #3
40016dac:	1049c180 	subne	ip, r9, r0, lsl #3

40016db0 <ICDICERn>:
40016db0:	00000000 	andeq	r0, r0, r0
40016db4:	10490184 	subne	r0, r9, r4, lsl #3
40016db8:	10490188 	subne	r0, r9, r8, lsl #3
40016dbc:	1049018c 	subne	r0, r9, ip, lsl #3

40016dc0 <ICDIPR0>:
40016dc0:	10490400 	subne	r0, r9, r0, lsl #8
40016dc4:	10494400 	subne	r4, r9, r0, lsl #8
40016dc8:	10498400 	subne	r8, r9, r0, lsl #8
40016dcc:	1049c400 	subne	ip, r9, r0, lsl #8

40016dd0 <ICDIPTR0>:
40016dd0:	10490800 	subne	r0, r9, r0, lsl #16
40016dd4:	10494800 	subne	r4, r9, r0, lsl #16
40016dd8:	10498800 	subne	r8, r9, r0, lsl #16
40016ddc:	1049c800 	subne	ip, r9, r0, lsl #16

40016de0 <ICDICPR0>:
40016de0:	10490280 	subne	r0, r9, r0, lsl #5
40016de4:	10494280 	subne	r4, r9, r0, lsl #5
40016de8:	10498280 	subne	r8, r9, r0, lsl #5
40016dec:	1049c280 	subne	ip, r9, r0, lsl #5

40016df0 <ICCIAR>:
40016df0:	1048000c 	subne	r0, r8, ip
40016df4:	1048400c 	subne	r4, r8, ip
40016df8:	1048800c 	subne	r8, r8, ip
40016dfc:	1048c00c 	subne	ip, r8, ip

40016e00 <ICCEOIR>:
40016e00:	10480010 	subne	r0, r8, r0, lsl r0
40016e04:	10484010 	subne	r4, r8, r0, lsl r0
40016e08:	10488010 	subne	r8, r8, r0, lsl r0
40016e0c:	1048c010 	subne	ip, r8, r0, lsl r0

40016e10 <ArrFbSel>:
40016e10:	4b000000 	blmi	40016e18 <ArrFbSel+0x8>
40016e14:	4b400000 	blmi	41016e1c <__ZI_LIMIT__+0xfff604>
40016e18:	4b800000 	blmi	3e016e20 <GPM4DAT+0x2d016b3c>
40016e1c:	4bc00000 	blmi	3f016e24 <GPM4DAT+0x2e016b40>
40016e20:	4c000000 	stcmi	0, cr0, [r0], {-0}
40016e24:	4c400000 	marmi	acc0, r0, r0
40016e28:	4c800000 	stcmi	0, cr0, [r0], {0}
40016e2c:	4cc00000 	stclmi	0, cr0, [r0], {0}
40016e30:	4d000000 	stcmi	0, cr0, [r0, #-0]
40016e34:	4d400000 	stclmi	0, cr0, [r0, #-0]

40016e38 <__ctype_ptr__>:
40016e38:	400166a0 	andmi	r6, r1, r0, lsr #13
40016e3c:	00000000 	andeq	r0, r0, r0

40016e40 <_impure_ptr>:
40016e40:	40016e48 	andmi	r6, r1, r8, asr #28
40016e44:	00000000 	andeq	r0, r0, r0

40016e48 <impure_data>:
40016e48:	00000000 	andeq	r0, r0, r0
40016e4c:	40017134 	andmi	r7, r1, r4, lsr r1
40016e50:	4001719c 	mulmi	r1, ip, r1
40016e54:	40017204 	andmi	r7, r1, r4, lsl #4
	...
40016e7c:	40016b08 	andmi	r6, r1, r8, lsl #22
	...
40016ef0:	00000001 	andeq	r0, r0, r1
40016ef4:	00000000 	andeq	r0, r0, r0
40016ef8:	abcd330e 	blge	3f363b38 <GPM4DAT+0x2e363854>
40016efc:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40016f00:	0005deec 	andeq	sp, r5, ip, ror #29
40016f04:	0000000b 	andeq	r0, r0, fp
	...

40017270 <lc_ctype_charset>:
40017270:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017274:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017290 <__mb_cur_max>:
40017290:	00000001 	andeq	r0, r0, r1

40017294 <lc_message_charset>:
40017294:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017298:	00000049 	andeq	r0, r0, r9, asr #32
	...

400172b4 <lconv>:
400172b4:	40016b68 	andmi	r6, r1, r8, ror #22
400172b8:	4001691c 	andmi	r6, r1, ip, lsl r9
400172bc:	4001691c 	andmi	r6, r1, ip, lsl r9
400172c0:	4001691c 	andmi	r6, r1, ip, lsl r9
400172c4:	4001691c 	andmi	r6, r1, ip, lsl r9
400172c8:	4001691c 	andmi	r6, r1, ip, lsl r9
400172cc:	4001691c 	andmi	r6, r1, ip, lsl r9
400172d0:	4001691c 	andmi	r6, r1, ip, lsl r9
400172d4:	4001691c 	andmi	r6, r1, ip, lsl r9
400172d8:	4001691c 	andmi	r6, r1, ip, lsl r9
400172dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400172e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400172e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400172e8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

400172ec <__malloc_av_>:
	...
400172f4:	400172ec 	andmi	r7, r1, ip, ror #5
400172f8:	400172ec 	andmi	r7, r1, ip, ror #5
400172fc:	400172f4 	strdmi	r7, [r1], -r4
40017300:	400172f4 	strdmi	r7, [r1], -r4
40017304:	400172fc 	strdmi	r7, [r1], -ip
40017308:	400172fc 	strdmi	r7, [r1], -ip
4001730c:	40017304 	andmi	r7, r1, r4, lsl #6
40017310:	40017304 	andmi	r7, r1, r4, lsl #6
40017314:	4001730c 	andmi	r7, r1, ip, lsl #6
40017318:	4001730c 	andmi	r7, r1, ip, lsl #6
4001731c:	40017314 	andmi	r7, r1, r4, lsl r3
40017320:	40017314 	andmi	r7, r1, r4, lsl r3
40017324:	4001731c 	andmi	r7, r1, ip, lsl r3
40017328:	4001731c 	andmi	r7, r1, ip, lsl r3
4001732c:	40017324 	andmi	r7, r1, r4, lsr #6
40017330:	40017324 	andmi	r7, r1, r4, lsr #6
40017334:	4001732c 	andmi	r7, r1, ip, lsr #6
40017338:	4001732c 	andmi	r7, r1, ip, lsr #6
4001733c:	40017334 	andmi	r7, r1, r4, lsr r3
40017340:	40017334 	andmi	r7, r1, r4, lsr r3
40017344:	4001733c 	andmi	r7, r1, ip, lsr r3
40017348:	4001733c 	andmi	r7, r1, ip, lsr r3
4001734c:	40017344 	andmi	r7, r1, r4, asr #6
40017350:	40017344 	andmi	r7, r1, r4, asr #6
40017354:	4001734c 	andmi	r7, r1, ip, asr #6
40017358:	4001734c 	andmi	r7, r1, ip, asr #6
4001735c:	40017354 	andmi	r7, r1, r4, asr r3
40017360:	40017354 	andmi	r7, r1, r4, asr r3
40017364:	4001735c 	andmi	r7, r1, ip, asr r3
40017368:	4001735c 	andmi	r7, r1, ip, asr r3
4001736c:	40017364 	andmi	r7, r1, r4, ror #6
40017370:	40017364 	andmi	r7, r1, r4, ror #6
40017374:	4001736c 	andmi	r7, r1, ip, ror #6
40017378:	4001736c 	andmi	r7, r1, ip, ror #6
4001737c:	40017374 	andmi	r7, r1, r4, ror r3
40017380:	40017374 	andmi	r7, r1, r4, ror r3
40017384:	4001737c 	andmi	r7, r1, ip, ror r3
40017388:	4001737c 	andmi	r7, r1, ip, ror r3
4001738c:	40017384 	andmi	r7, r1, r4, lsl #7
40017390:	40017384 	andmi	r7, r1, r4, lsl #7
40017394:	4001738c 	andmi	r7, r1, ip, lsl #7
40017398:	4001738c 	andmi	r7, r1, ip, lsl #7
4001739c:	40017394 	mulmi	r1, r4, r3
400173a0:	40017394 	mulmi	r1, r4, r3
400173a4:	4001739c 	mulmi	r1, ip, r3
400173a8:	4001739c 	mulmi	r1, ip, r3
400173ac:	400173a4 	andmi	r7, r1, r4, lsr #7
400173b0:	400173a4 	andmi	r7, r1, r4, lsr #7
400173b4:	400173ac 	andmi	r7, r1, ip, lsr #7
400173b8:	400173ac 	andmi	r7, r1, ip, lsr #7
400173bc:	400173b4 			; <UNDEFINED> instruction: 0x400173b4
400173c0:	400173b4 			; <UNDEFINED> instruction: 0x400173b4
400173c4:	400173bc 			; <UNDEFINED> instruction: 0x400173bc
400173c8:	400173bc 			; <UNDEFINED> instruction: 0x400173bc
400173cc:	400173c4 	andmi	r7, r1, r4, asr #7
400173d0:	400173c4 	andmi	r7, r1, r4, asr #7
400173d4:	400173cc 	andmi	r7, r1, ip, asr #7
400173d8:	400173cc 	andmi	r7, r1, ip, asr #7
400173dc:	400173d4 	ldrdmi	r7, [r1], -r4
400173e0:	400173d4 	ldrdmi	r7, [r1], -r4
400173e4:	400173dc 	ldrdmi	r7, [r1], -ip
400173e8:	400173dc 	ldrdmi	r7, [r1], -ip
400173ec:	400173e4 	andmi	r7, r1, r4, ror #7
400173f0:	400173e4 	andmi	r7, r1, r4, ror #7
400173f4:	400173ec 	andmi	r7, r1, ip, ror #7
400173f8:	400173ec 	andmi	r7, r1, ip, ror #7
400173fc:	400173f4 	strdmi	r7, [r1], -r4
40017400:	400173f4 	strdmi	r7, [r1], -r4
40017404:	400173fc 	strdmi	r7, [r1], -ip
40017408:	400173fc 	strdmi	r7, [r1], -ip
4001740c:	40017404 	andmi	r7, r1, r4, lsl #8
40017410:	40017404 	andmi	r7, r1, r4, lsl #8
40017414:	4001740c 	andmi	r7, r1, ip, lsl #8
40017418:	4001740c 	andmi	r7, r1, ip, lsl #8
4001741c:	40017414 	andmi	r7, r1, r4, lsl r4
40017420:	40017414 	andmi	r7, r1, r4, lsl r4
40017424:	4001741c 	andmi	r7, r1, ip, lsl r4
40017428:	4001741c 	andmi	r7, r1, ip, lsl r4
4001742c:	40017424 	andmi	r7, r1, r4, lsr #8
40017430:	40017424 	andmi	r7, r1, r4, lsr #8
40017434:	4001742c 	andmi	r7, r1, ip, lsr #8
40017438:	4001742c 	andmi	r7, r1, ip, lsr #8
4001743c:	40017434 	andmi	r7, r1, r4, lsr r4
40017440:	40017434 	andmi	r7, r1, r4, lsr r4
40017444:	4001743c 	andmi	r7, r1, ip, lsr r4
40017448:	4001743c 	andmi	r7, r1, ip, lsr r4
4001744c:	40017444 	andmi	r7, r1, r4, asr #8
40017450:	40017444 	andmi	r7, r1, r4, asr #8
40017454:	4001744c 	andmi	r7, r1, ip, asr #8
40017458:	4001744c 	andmi	r7, r1, ip, asr #8
4001745c:	40017454 	andmi	r7, r1, r4, asr r4
40017460:	40017454 	andmi	r7, r1, r4, asr r4
40017464:	4001745c 	andmi	r7, r1, ip, asr r4
40017468:	4001745c 	andmi	r7, r1, ip, asr r4
4001746c:	40017464 	andmi	r7, r1, r4, ror #8
40017470:	40017464 	andmi	r7, r1, r4, ror #8
40017474:	4001746c 	andmi	r7, r1, ip, ror #8
40017478:	4001746c 	andmi	r7, r1, ip, ror #8
4001747c:	40017474 	andmi	r7, r1, r4, ror r4
40017480:	40017474 	andmi	r7, r1, r4, ror r4
40017484:	4001747c 	andmi	r7, r1, ip, ror r4
40017488:	4001747c 	andmi	r7, r1, ip, ror r4
4001748c:	40017484 	andmi	r7, r1, r4, lsl #9
40017490:	40017484 	andmi	r7, r1, r4, lsl #9
40017494:	4001748c 	andmi	r7, r1, ip, lsl #9
40017498:	4001748c 	andmi	r7, r1, ip, lsl #9
4001749c:	40017494 	mulmi	r1, r4, r4
400174a0:	40017494 	mulmi	r1, r4, r4
400174a4:	4001749c 	mulmi	r1, ip, r4
400174a8:	4001749c 	mulmi	r1, ip, r4
400174ac:	400174a4 	andmi	r7, r1, r4, lsr #9
400174b0:	400174a4 	andmi	r7, r1, r4, lsr #9
400174b4:	400174ac 	andmi	r7, r1, ip, lsr #9
400174b8:	400174ac 	andmi	r7, r1, ip, lsr #9
400174bc:	400174b4 			; <UNDEFINED> instruction: 0x400174b4
400174c0:	400174b4 			; <UNDEFINED> instruction: 0x400174b4
400174c4:	400174bc 			; <UNDEFINED> instruction: 0x400174bc
400174c8:	400174bc 			; <UNDEFINED> instruction: 0x400174bc
400174cc:	400174c4 	andmi	r7, r1, r4, asr #9
400174d0:	400174c4 	andmi	r7, r1, r4, asr #9
400174d4:	400174cc 	andmi	r7, r1, ip, asr #9
400174d8:	400174cc 	andmi	r7, r1, ip, asr #9
400174dc:	400174d4 	ldrdmi	r7, [r1], -r4
400174e0:	400174d4 	ldrdmi	r7, [r1], -r4
400174e4:	400174dc 	ldrdmi	r7, [r1], -ip
400174e8:	400174dc 	ldrdmi	r7, [r1], -ip
400174ec:	400174e4 	andmi	r7, r1, r4, ror #9
400174f0:	400174e4 	andmi	r7, r1, r4, ror #9
400174f4:	400174ec 	andmi	r7, r1, ip, ror #9
400174f8:	400174ec 	andmi	r7, r1, ip, ror #9
400174fc:	400174f4 	strdmi	r7, [r1], -r4
40017500:	400174f4 	strdmi	r7, [r1], -r4
40017504:	400174fc 	strdmi	r7, [r1], -ip
40017508:	400174fc 	strdmi	r7, [r1], -ip
4001750c:	40017504 	andmi	r7, r1, r4, lsl #10
40017510:	40017504 	andmi	r7, r1, r4, lsl #10
40017514:	4001750c 	andmi	r7, r1, ip, lsl #10
40017518:	4001750c 	andmi	r7, r1, ip, lsl #10
4001751c:	40017514 	andmi	r7, r1, r4, lsl r5
40017520:	40017514 	andmi	r7, r1, r4, lsl r5
40017524:	4001751c 	andmi	r7, r1, ip, lsl r5
40017528:	4001751c 	andmi	r7, r1, ip, lsl r5
4001752c:	40017524 	andmi	r7, r1, r4, lsr #10
40017530:	40017524 	andmi	r7, r1, r4, lsr #10
40017534:	4001752c 	andmi	r7, r1, ip, lsr #10
40017538:	4001752c 	andmi	r7, r1, ip, lsr #10
4001753c:	40017534 	andmi	r7, r1, r4, lsr r5
40017540:	40017534 	andmi	r7, r1, r4, lsr r5
40017544:	4001753c 	andmi	r7, r1, ip, lsr r5
40017548:	4001753c 	andmi	r7, r1, ip, lsr r5
4001754c:	40017544 	andmi	r7, r1, r4, asr #10
40017550:	40017544 	andmi	r7, r1, r4, asr #10
40017554:	4001754c 	andmi	r7, r1, ip, asr #10
40017558:	4001754c 	andmi	r7, r1, ip, asr #10
4001755c:	40017554 	andmi	r7, r1, r4, asr r5
40017560:	40017554 	andmi	r7, r1, r4, asr r5
40017564:	4001755c 	andmi	r7, r1, ip, asr r5
40017568:	4001755c 	andmi	r7, r1, ip, asr r5
4001756c:	40017564 	andmi	r7, r1, r4, ror #10
40017570:	40017564 	andmi	r7, r1, r4, ror #10
40017574:	4001756c 	andmi	r7, r1, ip, ror #10
40017578:	4001756c 	andmi	r7, r1, ip, ror #10
4001757c:	40017574 	andmi	r7, r1, r4, ror r5
40017580:	40017574 	andmi	r7, r1, r4, ror r5
40017584:	4001757c 	andmi	r7, r1, ip, ror r5
40017588:	4001757c 	andmi	r7, r1, ip, ror r5
4001758c:	40017584 	andmi	r7, r1, r4, lsl #11
40017590:	40017584 	andmi	r7, r1, r4, lsl #11
40017594:	4001758c 	andmi	r7, r1, ip, lsl #11
40017598:	4001758c 	andmi	r7, r1, ip, lsl #11
4001759c:	40017594 	mulmi	r1, r4, r5
400175a0:	40017594 	mulmi	r1, r4, r5
400175a4:	4001759c 	mulmi	r1, ip, r5
400175a8:	4001759c 	mulmi	r1, ip, r5
400175ac:	400175a4 	andmi	r7, r1, r4, lsr #11
400175b0:	400175a4 	andmi	r7, r1, r4, lsr #11
400175b4:	400175ac 	andmi	r7, r1, ip, lsr #11
400175b8:	400175ac 	andmi	r7, r1, ip, lsr #11
400175bc:	400175b4 			; <UNDEFINED> instruction: 0x400175b4
400175c0:	400175b4 			; <UNDEFINED> instruction: 0x400175b4
400175c4:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400175c8:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400175cc:	400175c4 	andmi	r7, r1, r4, asr #11
400175d0:	400175c4 	andmi	r7, r1, r4, asr #11
400175d4:	400175cc 	andmi	r7, r1, ip, asr #11
400175d8:	400175cc 	andmi	r7, r1, ip, asr #11
400175dc:	400175d4 	ldrdmi	r7, [r1], -r4
400175e0:	400175d4 	ldrdmi	r7, [r1], -r4
400175e4:	400175dc 	ldrdmi	r7, [r1], -ip
400175e8:	400175dc 	ldrdmi	r7, [r1], -ip
400175ec:	400175e4 	andmi	r7, r1, r4, ror #11
400175f0:	400175e4 	andmi	r7, r1, r4, ror #11
400175f4:	400175ec 	andmi	r7, r1, ip, ror #11
400175f8:	400175ec 	andmi	r7, r1, ip, ror #11
400175fc:	400175f4 	strdmi	r7, [r1], -r4
40017600:	400175f4 	strdmi	r7, [r1], -r4
40017604:	400175fc 	strdmi	r7, [r1], -ip
40017608:	400175fc 	strdmi	r7, [r1], -ip
4001760c:	40017604 	andmi	r7, r1, r4, lsl #12
40017610:	40017604 	andmi	r7, r1, r4, lsl #12
40017614:	4001760c 	andmi	r7, r1, ip, lsl #12
40017618:	4001760c 	andmi	r7, r1, ip, lsl #12
4001761c:	40017614 	andmi	r7, r1, r4, lsl r6
40017620:	40017614 	andmi	r7, r1, r4, lsl r6
40017624:	4001761c 	andmi	r7, r1, ip, lsl r6
40017628:	4001761c 	andmi	r7, r1, ip, lsl r6
4001762c:	40017624 	andmi	r7, r1, r4, lsr #12
40017630:	40017624 	andmi	r7, r1, r4, lsr #12
40017634:	4001762c 	andmi	r7, r1, ip, lsr #12
40017638:	4001762c 	andmi	r7, r1, ip, lsr #12
4001763c:	40017634 	andmi	r7, r1, r4, lsr r6
40017640:	40017634 	andmi	r7, r1, r4, lsr r6
40017644:	4001763c 	andmi	r7, r1, ip, lsr r6
40017648:	4001763c 	andmi	r7, r1, ip, lsr r6
4001764c:	40017644 	andmi	r7, r1, r4, asr #12
40017650:	40017644 	andmi	r7, r1, r4, asr #12
40017654:	4001764c 	andmi	r7, r1, ip, asr #12
40017658:	4001764c 	andmi	r7, r1, ip, asr #12
4001765c:	40017654 	andmi	r7, r1, r4, asr r6
40017660:	40017654 	andmi	r7, r1, r4, asr r6
40017664:	4001765c 	andmi	r7, r1, ip, asr r6
40017668:	4001765c 	andmi	r7, r1, ip, asr r6
4001766c:	40017664 	andmi	r7, r1, r4, ror #12
40017670:	40017664 	andmi	r7, r1, r4, ror #12
40017674:	4001766c 	andmi	r7, r1, ip, ror #12
40017678:	4001766c 	andmi	r7, r1, ip, ror #12
4001767c:	40017674 	andmi	r7, r1, r4, ror r6
40017680:	40017674 	andmi	r7, r1, r4, ror r6
40017684:	4001767c 	andmi	r7, r1, ip, ror r6
40017688:	4001767c 	andmi	r7, r1, ip, ror r6
4001768c:	40017684 	andmi	r7, r1, r4, lsl #13
40017690:	40017684 	andmi	r7, r1, r4, lsl #13
40017694:	4001768c 	andmi	r7, r1, ip, lsl #13
40017698:	4001768c 	andmi	r7, r1, ip, lsl #13
4001769c:	40017694 	mulmi	r1, r4, r6
400176a0:	40017694 	mulmi	r1, r4, r6
400176a4:	4001769c 	mulmi	r1, ip, r6
400176a8:	4001769c 	mulmi	r1, ip, r6
400176ac:	400176a4 	andmi	r7, r1, r4, lsr #13
400176b0:	400176a4 	andmi	r7, r1, r4, lsr #13
400176b4:	400176ac 	andmi	r7, r1, ip, lsr #13
400176b8:	400176ac 	andmi	r7, r1, ip, lsr #13
400176bc:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400176c0:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400176c4:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
400176c8:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
400176cc:	400176c4 	andmi	r7, r1, r4, asr #13
400176d0:	400176c4 	andmi	r7, r1, r4, asr #13
400176d4:	400176cc 	andmi	r7, r1, ip, asr #13
400176d8:	400176cc 	andmi	r7, r1, ip, asr #13
400176dc:	400176d4 	ldrdmi	r7, [r1], -r4
400176e0:	400176d4 	ldrdmi	r7, [r1], -r4
400176e4:	400176dc 	ldrdmi	r7, [r1], -ip
400176e8:	400176dc 	ldrdmi	r7, [r1], -ip
400176ec:	400176e4 	andmi	r7, r1, r4, ror #13
400176f0:	400176e4 	andmi	r7, r1, r4, ror #13

400176f4 <__malloc_sbrk_base>:
400176f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

400176f8 <__malloc_trim_threshold>:
400176f8:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

40017700 <__ZI_BASE__>:
40017700:	00000000 	andeq	r0, r0, r0

40017704 <sd_rd_buffer_flag>:
40017704:	00000000 	andeq	r0, r0, r0

40017708 <sd_wr_buffer_flag>:
40017708:	00000000 	andeq	r0, r0, r0

4001770c <sd_tr_flag>:
4001770c:	00000000 	andeq	r0, r0, r0

40017710 <sd_command_complete_flag>:
40017710:	00000000 	andeq	r0, r0, r0

40017714 <value.6721>:
40017714:	00000000 	andeq	r0, r0, r0

40017718 <pLcdFb>:
40017718:	00000000 	andeq	r0, r0, r0

4001771c <ArrWinInfo>:
	...

400177bc <Selected_win>:
400177bc:	00000000 	andeq	r0, r0, r0

400177c0 <Selected_frame>:
	...

400177c8 <Display_frame>:
	...

400177d0 <heap>:
400177d0:	00000000 	andeq	r0, r0, r0

400177d4 <sd_rca>:
400177d4:	00000000 	andeq	r0, r0, r0

400177d8 <_PathLocale>:
400177d8:	00000000 	andeq	r0, r0, r0

400177dc <__mlocale_changed>:
400177dc:	00000000 	andeq	r0, r0, r0

400177e0 <__nlocale_changed>:
400177e0:	00000000 	andeq	r0, r0, r0

400177e4 <__malloc_top_pad>:
400177e4:	00000000 	andeq	r0, r0, r0

400177e8 <__malloc_current_mallinfo>:
	...

40017810 <__malloc_max_sbrked_mem>:
40017810:	00000000 	andeq	r0, r0, r0

40017814 <__malloc_max_total_mem>:
40017814:	00000000 	andeq	r0, r0, r0

40017818 <__ZI_LIMIT__>:
40017818:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000630 	andeq	r0, r0, r0, lsr r6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000133 	andeq	r0, r0, r3, lsr r1
      10:	0000bc01 	andeq	fp, r0, r1, lsl #24
      14:	00029500 	andeq	r9, r2, r0, lsl #10
      18:	00019c00 	andeq	r9, r1, r0, lsl #24
      1c:	0003fc40 	andeq	pc, r3, r0, asr #24
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	0000008c 	andeq	r0, r0, ip, lsl #1
      2c:	8a080102 	bhi	20043c <IRQ_STACK_SIZE+0x1f843c>
      30:	02000000 	andeq	r0, r0, #0
      34:	023d0502 	eorseq	r0, sp, #8388608	; 0x800000
      38:	02020000 	andeq	r0, r2, #0
      3c:	00003907 	andeq	r3, r0, r7, lsl #18
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	26070402 	strcs	r0, [r7], -r2, lsl #8
      4c:	02000001 	andeq	r0, r0, #1
      50:	02000508 	andeq	r0, r0, #8, 10	; 0x2000000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00011c07 	andeq	r1, r1, r7, lsl #24
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	00000205 	andeq	r0, r0, r5, lsl #4
      64:	ec070402 	cfstrs	mvf0, [r7], {2}
      68:	04000001 	streq	r0, [r0], #-1
      6c:	07040204 	streq	r0, [r4, -r4, lsl #4]
      70:	00000121 	andeq	r0, r0, r1, lsr #2
      74:	007a0405 	rsbseq	r0, sl, r5, lsl #8
      78:	02060000 	andeq	r0, r6, #0
      7c:	00930801 	addseq	r0, r3, r1, lsl #16
      80:	04050000 	streq	r0, [r5], #-0
      84:	00000088 	andeq	r0, r0, r8, lsl #1
      88:	00007b07 	andeq	r7, r0, r7, lsl #22
      8c:	021f0800 	andseq	r0, pc, #0, 16
      90:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
      94:	4000019c 	mulmi	r0, ip, r1
      98:	0000002c 	andeq	r0, r0, ip, lsr #32
      9c:	00b69c01 	adcseq	r9, r6, r1, lsl #24
      a0:	b8090000 	stmdalt	r9, {}	; <UNPREDICTABLE>
      a4:	ad400001 	stclge	0, cr0, [r0, #-4]
      a8:	0a000005 	beq	c4 <NOINT+0x4>
      ac:	03055001 	movweq	r5, #20481	; 0x5001
      b0:	40016910 	andmi	r6, r1, r0, lsl r9
      b4:	0e0b0000 	cdpeq	0, 0, cr0, cr11, cr0, {0}
      b8:	01000002 	tsteq	r0, r2
      bc:	01c80106 	biceq	r0, r8, r6, lsl #2
      c0:	00304000 	eorseq	r4, r0, r0
      c4:	9c010000 	stcls	0, cr0, [r1], {-0}
      c8:	00000105 	andeq	r0, r0, r5, lsl #2
      cc:	746d660c 	strbtvc	r6, [sp], #-1548	; 0xfffff9f4
      d0:	01060100 	mrseq	r0, (UNDEF: 22)
      d4:	00000082 	andeq	r0, r0, r2, lsl #1
      d8:	0d709102 	ldfeqp	f1, [r0, #-8]!
      dc:	0001e80e 	andeq	lr, r1, lr, lsl #16
      e0:	0005ad40 	andeq	sl, r5, r0, asr #26
      e4:	0000f300 	andeq	pc, r0, r0, lsl #6
      e8:	50010a00 	andpl	r0, r1, r0, lsl #20
      ec:	69200305 	stmdbvs	r0!, {r0, r2, r8, r9}
      f0:	09004001 	stmdbeq	r0, {r0, lr}
      f4:	400001f0 	strdmi	r0, [r0], -r0	; <UNPREDICTABLE>
      f8:	000005ad 	andeq	r0, r0, sp, lsr #11
      fc:	0350010a 	cmpeq	r0, #-2147483646	; 0x80000002
     100:	00067091 	muleq	r6, r1, r0
     104:	028c0800 	addeq	r0, ip, #0, 16
     108:	c3010000 	movwgt	r0, #4096	; 0x1000
     10c:	400001f8 	strdmi	r0, [r0], -r8
     110:	000000f8 	strdeq	r0, [r0], -r8
     114:	01579c01 	cmpeq	r7, r1, lsl #24
     118:	740f0000 	strvc	r0, [pc], #-0	; 120 <NOINT+0x60>
     11c:	0100706d 	tsteq	r0, sp, rrx
     120:	000157c5 	andeq	r5, r1, r5, asr #15
     124:	5c910200 	lfmpl	f0, 4, [r1], {0}
     128:	0002d40e 	andeq	sp, r2, lr, lsl #8
     12c:	0005bf40 	andeq	fp, r5, r0, asr #30
     130:	00014100 	andeq	r4, r1, r0, lsl #2
     134:	51010a00 	tstpl	r1, r0, lsl #20
     138:	0a6b0802 	beq	1ac2148 <STACK_SIZE+0x12c2148>
     13c:	30015001 	andcc	r5, r1, r1
     140:	02e00900 	rsceq	r0, r0, #0, 18
     144:	05d54000 	ldrbeq	r4, [r5]
     148:	010a0000 	mrseq	r0, (UNDEF: 10)
     14c:	6b080251 	blvs	200a98 <IRQ_STACK_SIZE+0x1f8a98>
     150:	0150010a 	cmpeq	r0, sl, lsl #2
     154:	10000030 	andne	r0, r0, r0, lsr r0
     158:	00000048 	andeq	r0, r0, r8, asr #32
     15c:	00000008 	andeq	r0, r0, r8
     160:	f0da0100 			; <UNDEFINED> instruction: 0xf0da0100
     164:	5c400002 	mcrrpl	0, 0, r0, r0, cr2
     168:	01000000 	mrseq	r0, (UNDEF: 0)
     16c:	0001b79c 	muleq	r1, ip, r7
     170:	03200e00 	teqeq	r0, #0, 28
     174:	05bf4000 	ldreq	r4, [pc, #0]!	; 17c <NOINT+0xbc>
     178:	018a0000 	orreq	r0, sl, r0
     17c:	010a0000 	mrseq	r0, (UNDEF: 10)
     180:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     184:	0150010a 	cmpeq	r0, sl, lsl #2
     188:	2c0e0030 	stccs	0, cr0, [lr], {48}	; 0x30
     18c:	d5400003 	strble	r0, [r0, #-3]
     190:	a3000005 	movwge	r0, #5
     194:	0a000001 	beq	1a0 <NOINT+0xe0>
     198:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     19c:	50010a55 	andpl	r0, r1, r5, asr sl
     1a0:	09003001 	stmdbeq	r0, {r0, ip, sp}
     1a4:	4000033c 	andmi	r0, r0, ip, lsr r3
     1a8:	000005ad 	andeq	r0, r0, sp, lsr #11
     1ac:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
     1b0:	01693403 	cmneq	r9, r3, lsl #8
     1b4:	08000040 	stmdaeq	r0, {r6}
     1b8:	00000267 	andeq	r0, r0, r7, ror #4
     1bc:	034ce501 	movteq	lr, #50433	; 0xc501
     1c0:	00504000 	subseq	r4, r0, r0
     1c4:	9c010000 	stcls	0, cr0, [r1], {-0}
     1c8:	00000212 	andeq	r0, r0, r2, lsl r2
     1cc:	0003740e 	andeq	r7, r3, lr, lsl #8
     1d0:	0005ad40 	andeq	sl, r5, r0, asr #26
     1d4:	0001e300 	andeq	lr, r1, r0, lsl #6
     1d8:	50010a00 	andpl	r0, r1, r0, lsl #20
     1dc:	69440305 	stmdbvs	r4, {r0, r2, r8, r9}^
     1e0:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
     1e4:	40000380 	andmi	r0, r0, r0, lsl #7
     1e8:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
     1ec:	000001fc 	strdeq	r0, [r0], -ip
     1f0:	0251010a 	subseq	r0, r1, #-2147483646	; 0x80000002
     1f4:	010a3308 	tsteq	sl, r8, lsl #6
     1f8:	00300150 	eorseq	r0, r0, r0, asr r1
     1fc:	00038c09 	andeq	r8, r3, r9, lsl #24
     200:	0005d540 	andeq	sp, r5, r0, asr #10
     204:	51010a00 	tstpl	r1, r0, lsl #20
     208:	0a330802 	beq	cc2218 <STACK_SIZE+0x4c2218>
     20c:	30015001 	andcc	r5, r1, r1
     210:	30080000 	andcc	r0, r8, r0
     214:	01000000 	mrseq	r0, (UNDEF: 0)
     218:	00039cef 	andeq	r9, r3, pc, ror #25
     21c:	00005040 	andeq	r5, r0, r0, asr #32
     220:	6d9c0100 	ldfvss	f0, [ip]
     224:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     228:	400003c4 	andmi	r0, r0, r4, asr #7
     22c:	000005ad 	andeq	r0, r0, sp, lsr #11
     230:	0000023e 	andeq	r0, r0, lr, lsr r2
     234:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
     238:	01695403 	cmneq	r9, r3, lsl #8
     23c:	d00e0040 	andle	r0, lr, r0, asr #32
     240:	bf400003 	svclt	0x00400003
     244:	57000005 	strpl	r0, [r0, -r5]
     248:	0a000002 	beq	258 <NOINT+0x198>
     24c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     250:	50010a34 	andpl	r0, r1, r4, lsr sl
     254:	09003001 	stmdbeq	r0, {r0, ip, sp}
     258:	400003dc 	ldrdmi	r0, [r0], -ip
     25c:	000005d5 	ldrdeq	r0, [r0], -r5
     260:	0251010a 	subseq	r0, r1, #-2147483646	; 0x80000002
     264:	010a3408 	tsteq	sl, r8, lsl #8
     268:	00300150 	eorseq	r0, r0, r0, asr r1
     26c:	00c80800 	sbceq	r0, r8, r0, lsl #16
     270:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
     274:	400003ec 	andmi	r0, r0, ip, ror #7
     278:	0000007c 	andeq	r0, r0, ip, ror r0
     27c:	02cf9c01 	sbceq	r9, pc, #256	; 0x100
     280:	1c110000 	ldcne	0, cr0, [r1], {-0}
     284:	01000000 	mrseq	r0, (UNDEF: 0)
     288:	000041fb 	strdeq	r4, [r0], -fp
     28c:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
     290:	0e400177 	mcreq	1, 2, r0, cr0, cr7, {3}
     294:	40000424 	andmi	r0, r0, r4, lsr #8
     298:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
     29c:	000002ac 	andeq	r0, r0, ip, lsr #5
     2a0:	0251010a 	subseq	r0, r1, #-2147483646	; 0x80000002
     2a4:	010a4508 	tsteq	sl, r8, lsl #10
     2a8:	00300150 	eorseq	r0, r0, r0, asr r1
     2ac:	0004300e 	andeq	r3, r4, lr
     2b0:	0005d540 	andeq	sp, r5, r0, asr #10
     2b4:	0002c500 	andeq	ip, r2, r0, lsl #10
     2b8:	51010a00 	tstpl	r1, r0, lsl #20
     2bc:	0a450802 	beq	11422cc <STACK_SIZE+0x9422cc>
     2c0:	30015001 	andcc	r5, r1, r1
     2c4:	04381200 	ldrteq	r1, [r8], #-512	; 0xfffffe00
     2c8:	05eb4000 	strbeq	r4, [fp, #0]!
     2cc:	13000000 	movwne	r0, #0
     2d0:	00000247 	andeq	r0, r0, r7, asr #4
     2d4:	41010c01 	tstmi	r1, r1, lsl #24
     2d8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     2dc:	24400004 	strbcs	r0, [r0], #-4
     2e0:	01000000 	mrseq	r0, (UNDEF: 0)
     2e4:	0003169c 	muleq	r3, ip, r6
     2e8:	65721400 	ldrbvs	r1, [r2, #-1024]!	; 0xfffffc00
     2ec:	0f010073 	svceq	0x00010073
     2f0:	00004101 	andeq	r4, r0, r1, lsl #2
     2f4:	04800e00 	streq	r0, [r0], #3584	; 0xe00
     2f8:	05ad4000 	streq	r4, [sp, #0]!
     2fc:	030c0000 	movweq	r0, #49152	; 0xc000
     300:	010a0000 	mrseq	r0, (UNDEF: 10)
     304:	64030550 	strvs	r0, [r3], #-1360	; 0xfffffab0
     308:	00400169 	subeq	r0, r0, r9, ror #2
     30c:	00048c15 	andeq	r8, r4, r5, lsl ip
     310:	0005fc40 	andeq	pc, r5, r0, asr #24
     314:	7c080000 	stcvc	0, cr0, [r8], {-0}
     318:	01000000 	mrseq	r0, (UNDEF: 0)
     31c:	00048c03 	andeq	r8, r4, r3, lsl #24
     320:	00003840 	andeq	r3, r0, r0, asr #16
     324:	819c0100 	orrshi	r0, ip, r0, lsl #2
     328:	16000003 	strne	r0, [r0], -r3
     32c:	000000b7 	strheq	r0, [r0], -r7
     330:	00480301 	subeq	r0, r8, r1, lsl #6
     334:	00000000 	andeq	r0, r0, r0
     338:	ec160000 	ldc	0, cr0, [r6], {-0}
     33c:	01000009 	tsteq	r0, r9
     340:	00004803 	andeq	r4, r0, r3, lsl #16
     344:	00001e00 	andeq	r1, r0, r0, lsl #28
     348:	04b00e00 	ldrteq	r0, [r0], #3584	; 0xe00
     34c:	05ad4000 	streq	r4, [sp, #0]!
     350:	036d0000 	cmneq	sp, #0
     354:	010a0000 	mrseq	r0, (UNDEF: 10)
     358:	01f30352 	mvnseq	r0, r2, asr r3
     35c:	51010a51 	tstpl	r1, r1, asr sl
     360:	0a007402 	beq	1d370 <IRQ_STACK_SIZE+0x15370>
     364:	03055001 	movweq	r5, #20481	; 0x5001
     368:	4001697c 	andmi	r6, r1, ip, ror r9
     36c:	04c00900 	strbeq	r0, [r0], #2304	; 0x900
     370:	05ad4000 	streq	r4, [sp, #0]!
     374:	010a0000 	mrseq	r0, (UNDEF: 10)
     378:	a0030550 	andge	r0, r3, r0, asr r5
     37c:	00400169 	subeq	r0, r0, r9, ror #2
     380:	004c0800 	subeq	r0, ip, r0, lsl #16
     384:	0a010000 	beq	4038c <IRQ_STACK_SIZE+0x3838c>
     388:	400004c4 	andmi	r0, r0, r4, asr #9
     38c:	00000074 	andeq	r0, r0, r4, ror r0
     390:	04589c01 	ldrbeq	r9, [r8], #-3073	; 0xfffff3ff
     394:	b7160000 	ldrlt	r0, [r6, -r0]
     398:	01000000 	mrseq	r0, (UNDEF: 0)
     39c:	0000480a 	andeq	r4, r0, sl, lsl #16
     3a0:	00004a00 	andeq	r4, r0, r0, lsl #20
     3a4:	09ec1600 	stmibeq	ip!, {r9, sl, ip}^
     3a8:	0a010000 	beq	403b0 <IRQ_STACK_SIZE+0x383b0>
     3ac:	00000048 	andeq	r0, r0, r8, asr #32
     3b0:	00000076 	andeq	r0, r0, r6, ror r0
     3b4:	01007217 	tsteq	r0, r7, lsl r2
     3b8:	0000480c 	andeq	r4, r0, ip, lsl #16
     3bc:	0000a200 	andeq	sl, r0, r0, lsl #4
     3c0:	00641700 	rsbeq	r1, r4, r0, lsl #14
     3c4:	00480c01 	subeq	r0, r8, r1, lsl #24
     3c8:	00d80000 	sbcseq	r0, r8, r0
     3cc:	73170000 	tstvc	r7, #0
     3d0:	480c0100 	stmdami	ip, {r8}
     3d4:	f1000000 	cps	#0
     3d8:	17000000 	strne	r0, [r0, -r0]
     3dc:	0c010077 	stceq	0, cr0, [r1], {119}	; 0x77
     3e0:	00000048 	andeq	r0, r0, r8, asr #32
     3e4:	0000010a 	andeq	r0, r0, sl, lsl #2
     3e8:	00647317 	rsbeq	r7, r4, r7, lsl r3
     3ec:	00480c01 	subeq	r0, r8, r1, lsl #24
     3f0:	01230000 	teqeq	r3, r0
     3f4:	ec0e0000 	stc	0, cr0, [lr], {-0}
     3f8:	ad400004 	stclge	0, cr0, [r0, #-16]
     3fc:	1b000005 	blne	418 <ABORT_STACK_SIZE+0x18>
     400:	0a000004 	beq	418 <ABORT_STACK_SIZE+0x18>
     404:	f3035201 	vhsub.u8	d5, d3, d1
     408:	010a5101 	tsteq	sl, r1, lsl #2
     40c:	01f30351 	mvnseq	r0, r1, asr r3
     410:	50010a50 	andpl	r0, r1, r0, asr sl
     414:	69bc0305 	ldmibvs	ip!, {r0, r2, r8, r9}
     418:	12004001 	andne	r4, r0, #1
     41c:	400004f0 	strdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     420:	00000607 	andeq	r0, r0, r7, lsl #12
     424:	0005000e 	andeq	r0, r5, lr
     428:	0005ad40 	andeq	sl, r5, r0, asr #26
     42c:	00043b00 	andeq	r3, r4, r0, lsl #22
     430:	50010a00 	andpl	r0, r1, r0, lsl #20
     434:	69e00305 	stmibvs	r0!, {r0, r2, r8, r9}^
     438:	12004001 	andne	r4, r0, #1
     43c:	40000504 	andmi	r0, r0, r4, lsl #10
     440:	00000612 	andeq	r0, r0, r2, lsl r6
     444:	00053009 	andeq	r3, r5, r9
     448:	0005ad40 	andeq	sl, r5, r0, asr #26
     44c:	50010a00 	andpl	r0, r1, r0, lsl #20
     450:	69fc0305 	ldmibvs	ip!, {r0, r2, r8, r9}^
     454:	00004001 	andeq	r4, r0, r1
     458:	00027008 	andeq	r7, r2, r8
     45c:	381e0100 	ldmdacc	lr, {r8}
     460:	60400005 	subvs	r0, r0, r5
     464:	01000000 	mrseq	r0, (UNDEF: 0)
     468:	0005159c 	muleq	r5, ip, r5
     46c:	00b71600 	adcseq	r1, r7, r0, lsl #12
     470:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     474:	00000048 	andeq	r0, r0, r8, asr #32
     478:	00000152 	andeq	r0, r0, r2, asr r1
     47c:	0009ec16 	andeq	lr, r9, r6, lsl ip
     480:	481e0100 	ldmdami	lr, {r8}
     484:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
     488:	17000001 	strne	r0, [r0, -r1]
     48c:	20010072 	andcs	r0, r1, r2, ror r0
     490:	00000048 	andeq	r0, r0, r8, asr #32
     494:	000001aa 	andeq	r0, r0, sl, lsr #3
     498:	01007317 	tsteq	r0, r7, lsl r3
     49c:	00004820 	andeq	r4, r0, r0, lsr #16
     4a0:	0001c800 	andeq	ip, r1, r0, lsl #16
     4a4:	64731700 	ldrbtvs	r1, [r3], #-1792	; 0xfffff900
     4a8:	48200100 	stmdami	r0!, {r8}
     4ac:	e1000000 	mrs	r0, (UNDEF: 0)
     4b0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     4b4:	4000055c 	andmi	r0, r0, ip, asr r5
     4b8:	000005ad 	andeq	r0, r0, sp, lsr #11
     4bc:	000004d8 	ldrdeq	r0, [r0], -r8
     4c0:	0352010a 	cmpeq	r2, #-2147483646	; 0x80000002
     4c4:	0a5101f3 	beq	1440c98 <STACK_SIZE+0xc40c98>
     4c8:	f3035101 	vrhadd.u8	d5, d3, d1
     4cc:	010a5001 	tsteq	sl, r1
     4d0:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     4d4:	0040016a 	subeq	r0, r0, sl, ror #2
     4d8:	00056012 	andeq	r6, r5, r2, lsl r0
     4dc:	00061d40 	andeq	r1, r6, r0, asr #26
     4e0:	05700e00 	ldrbeq	r0, [r0, #-3584]!	; 0xfffff200
     4e4:	05ad4000 	streq	r4, [sp, #0]!
     4e8:	04f80000 	ldrbteq	r0, [r8], #0
     4ec:	010a0000 	mrseq	r0, (UNDEF: 10)
     4f0:	6c030550 	cfstr32vs	mvfx0, [r3], {80}	; 0x50
     4f4:	0040016a 	subeq	r0, r0, sl, ror #2
     4f8:	00057412 	andeq	r7, r5, r2, lsl r4
     4fc:	00062840 	andeq	r2, r6, r0, asr #16
     500:	05940900 	ldreq	r0, [r4, #2304]	; 0x900
     504:	05ad4000 	streq	r4, [sp, #0]!
     508:	010a0000 	mrseq	r0, (UNDEF: 10)
     50c:	88030550 	stmdahi	r3, {r4, r6, r8, sl}
     510:	0040016a 	subeq	r0, r0, sl, ror #2
     514:	00741800 	rsbseq	r1, r4, r0, lsl #16
     518:	05250000 	streq	r0, [r5, #-0]!
     51c:	64190000 	ldrvs	r0, [r9], #-0
     520:	77000000 	strvc	r0, [r0, -r0]
     524:	025c1a00 	subseq	r1, ip, #0, 20
     528:	3c010000 	stccc	0, cr0, [r1], {-0}
     52c:	00000515 	andeq	r0, r0, r5, lsl r5
     530:	6b800305 	blvs	fe00114c <IRQ_STACK_BASE+0xba00114c>
     534:	6d1a4001 	ldcvs	0, cr4, [sl, #-4]
     538:	01000000 	mrseq	r0, (UNDEF: 0)
     53c:	000157bd 			; <UNDEFINED> instruction: 0x000157bd
     540:	00030500 	andeq	r0, r3, r0, lsl #10
     544:	1a400177 	bne	1000b28 <STACK_SIZE+0x800b28>
     548:	000002be 			; <UNDEFINED> instruction: 0x000002be
     54c:	0157be01 	cmpeq	r7, r1, lsl #28
     550:	03050000 	movweq	r0, #20480	; 0x5000
     554:	40017710 	andmi	r7, r1, r0, lsl r7
     558:	00005b1a 	andeq	r5, r0, sl, lsl fp
     55c:	57bf0100 	ldrpl	r0, [pc, r0, lsl #2]!
     560:	05000001 	streq	r0, [r0, #-1]
     564:	01770403 	cmneq	r7, r3, lsl #8
     568:	00d31a40 	sbcseq	r1, r3, r0, asr #20
     56c:	c0010000 	andgt	r0, r1, r0
     570:	00000157 	andeq	r0, r0, r7, asr r1
     574:	77080305 	strvc	r0, [r8, -r5, lsl #6]
     578:	f51a4001 			; <UNDEFINED> instruction: 0xf51a4001
     57c:	01000001 	tsteq	r0, r1
     580:	000157c1 	andeq	r5, r1, r1, asr #15
     584:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
     588:	18400177 	stmdane	r0, {r0, r1, r2, r4, r5, r6, r8}^
     58c:	0000006b 	andeq	r0, r0, fp, rrx
     590:	0000059b 	muleq	r0, fp, r5
     594:	00006419 	andeq	r6, r0, r9, lsl r4
     598:	1b000100 	blne	9a0 <ABORT_STACK_SIZE+0x5a0>
     59c:	000000e5 	andeq	r0, r0, r5, ror #1
     5a0:	8b011301 	blhi	451ac <IRQ_STACK_SIZE+0x3d1ac>
     5a4:	05000005 	streq	r0, [r0, #-5]
     5a8:	016b7803 	cmneq	fp, r3, lsl #16
     5ac:	027f1c40 	rsbseq	r1, pc, #64, 24	; 0x4000
     5b0:	22020000 	andcs	r0, r2, #0
     5b4:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
     5b8:	0000821d 	andeq	r8, r0, sp, lsl r2
     5bc:	1c000d00 	stcne	13, cr0, [r0], {-0}
     5c0:	00000104 	andeq	r0, r0, r4, lsl #2
     5c4:	05d54702 	ldrbeq	r4, [r5, #1794]	; 0x702
     5c8:	411d0000 	tstmi	sp, r0
     5cc:	1d000000 	stcne	0, cr0, [r0, #-0]
     5d0:	00000041 	andeq	r0, r0, r1, asr #32
     5d4:	00221c00 	eoreq	r1, r2, r0, lsl #24
     5d8:	4a020000 	bmi	805e0 <IRQ_STACK_SIZE+0x785e0>
     5dc:	000005eb 	andeq	r0, r0, fp, ror #11
     5e0:	0000411d 	andeq	r4, r0, sp, lsl r1
     5e4:	00411d00 	subeq	r1, r1, r0, lsl #26
     5e8:	1c000000 	stcne	0, cr0, [r0], {-0}
     5ec:	000000ab 	andeq	r0, r0, fp, lsr #1
     5f0:	05fc1902 	ldrbeq	r1, [ip, #2306]!	; 0x902
     5f4:	411d0000 	tstmi	sp, r0
     5f8:	00000000 	andeq	r0, r0, r0
     5fc:	00024c1e 	andeq	r4, r2, lr, lsl ip
     600:	41250200 	teqmi	r5, r0, lsl #4
     604:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     608:	00000098 	muleq	r0, r8, r0
     60c:	00482c02 	subeq	r2, r8, r2, lsl #24
     610:	0a1e0000 	beq	780618 <IRQ_STACK_SIZE+0x778618>
     614:	02000000 	andeq	r0, r0, #0
     618:	0000482b 	andeq	r4, r0, fp, lsr #16
     61c:	00f11e00 	rscseq	r1, r1, r0, lsl #28
     620:	2a020000 	bcs	80628 <IRQ_STACK_SIZE+0x78628>
     624:	00000048 	andeq	r0, r0, r8, asr #32
     628:	00022b1e 	andeq	r2, r2, lr, lsl fp
     62c:	48290200 	stmdami	r9!, {r9}
     630:	00000000 	andeq	r0, r0, r0
     634:	00001621 	andeq	r1, r0, r1, lsr #12
     638:	019a0004 	orrseq	r0, sl, r4
     63c:	01040000 	mrseq	r0, (UNDEF: 4)
     640:	00000133 	andeq	r0, r0, r3, lsr r1
     644:	00046201 	andeq	r6, r4, r1, lsl #4
     648:	00029500 	andeq	r9, r2, r0, lsl #10
     64c:	00059800 	andeq	r9, r5, r0, lsl #16
     650:	00184440 	andseq	r4, r8, r0, asr #8
     654:	0000d200 	andeq	sp, r0, r0, lsl #4
     658:	05420200 	strbeq	r0, [r2, #-512]	; 0xfffffe00
     65c:	50010000 	andpl	r0, r1, r0
     660:	00003c01 	andeq	r3, r0, r1, lsl #24
     664:	61700300 	cmnvs	r0, r0, lsl #6
     668:	3c500100 	ldfcce	f0, [r0], {-0}
     66c:	00000000 	andeq	r0, r0, r0
     670:	26070404 	strcs	r0, [r7], -r4, lsl #8
     674:	02000001 	andeq	r0, r0, #1
     678:	000003c9 	andeq	r0, r0, r9, asr #7
     67c:	5a016401 	bpl	59688 <IRQ_STACK_SIZE+0x51688>
     680:	03000000 	movweq	r0, #0
     684:	01006170 	tsteq	r0, r0, ror r1
     688:	00003c64 	andeq	r3, r0, r4, ror #24
     68c:	53020000 	movwpl	r0, #8192	; 0x2000
     690:	01000003 	tsteq	r0, r3
     694:	0071017e 	rsbseq	r0, r1, lr, ror r1
     698:	70030000 	andvc	r0, r3, r0
     69c:	7e010061 	cdpvc	0, 0, cr0, cr1, cr1, {3}
     6a0:	0000003c 	andeq	r0, r0, ip, lsr r0
     6a4:	05990200 	ldreq	r0, [r9, #512]	; 0x200
     6a8:	91010000 	mrsls	r0, (UNDEF: 1)
     6ac:	0000c901 	andeq	ip, r0, r1, lsl #18
     6b0:	03a80500 			; <UNDEFINED> instruction: 0x03a80500
     6b4:	91010000 	mrsls	r0, (UNDEF: 1)
     6b8:	0000003c 	andeq	r0, r0, ip, lsr r0
     6bc:	0003ee05 	andeq	lr, r3, r5, lsl #28
     6c0:	3c910100 	ldfccs	f0, [r1], {0}
     6c4:	05000000 	streq	r0, [r0, #-0]
     6c8:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     6cc:	003c9101 	eorseq	r9, ip, r1, lsl #2
     6d0:	e9050000 	stmdb	r5, {}	; <UNPREDICTABLE>
     6d4:	01000003 	tsteq	r0, r3
     6d8:	00003c91 	muleq	r0, r1, ip
     6dc:	00690600 	rsbeq	r0, r9, r0, lsl #12
     6e0:	00c99301 	sbceq	r9, r9, r1, lsl #6
     6e4:	70060000 	andvc	r0, r6, r0
     6e8:	01005454 	tsteq	r0, r4, asr r4
     6ec:	0000d094 	muleq	r0, r4, r0
     6f0:	03490700 	movteq	r0, #38656	; 0x9700
     6f4:	95010000 	strls	r0, [r1, #-0]
     6f8:	0000003c 	andeq	r0, r0, ip, lsr r0
     6fc:	05040800 	streq	r0, [r4, #-2048]	; 0xfffff800
     700:	00746e69 	rsbseq	r6, r4, r9, ror #28
     704:	003c0409 	eorseq	r0, ip, r9, lsl #8
     708:	7e0a0000 	cdpvc	0, 0, cr0, cr10, cr0, {0}
     70c:	01000005 	tsteq	r0, r5
     710:	9b0b0177 	blls	2c0cf4 <IRQ_STACK_SIZE+0x2b8cf4>
     714:	01000003 	tsteq	r0, r3
     718:	05980141 	ldreq	r0, [r8, #321]	; 0x141
     71c:	08444000 	stmdaeq	r4, {lr}^
     720:	9c010000 	stcls	0, cr0, [r1], {-0}
     724:	0000060d 	andeq	r0, r0, sp, lsl #12
     728:	0000710c 	andeq	r7, r0, ip, lsl #2
     72c:	0005ac00 	andeq	sl, r5, r0, lsl #24
     730:	00000040 	andeq	r0, r0, r0, asr #32
     734:	01430100 	mrseq	r0, (UNDEF: 83)
     738:	00000143 	andeq	r0, r0, r3, asr #2
     73c:	00009e0d 	andeq	r9, r0, sp, lsl #28
     740:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
     744:	00000093 	muleq	r0, r3, r0
     748:	00880f00 	addeq	r0, r8, r0, lsl #30
     74c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
     750:	7d0e0cdf 	stcvc	12, cr0, [lr, #-892]	; 0xfffffc84
     754:	00000000 	andeq	r0, r0, r0
     758:	00000010 	andeq	r0, r0, r0, lsl r0
     75c:	00a91100 	adceq	r1, r9, r0, lsl #2
     760:	02100000 	andseq	r0, r0, #0
     764:	b2110000 	andslt	r0, r1, #0
     768:	5f000000 	svcpl	0x00000000
     76c:	12000002 	andne	r0, r0, #2
     770:	000000bd 	strheq	r0, [r0], -sp
     774:	130000cd 	movwne	r0, #205	; 0xcd
     778:	00000071 	andeq	r0, r0, r1, ror r0
     77c:	40000698 	mulmi	r0, r8, r6
     780:	000000ec 	andeq	r0, r0, ip, ror #1
     784:	8d014401 	cfstrshi	mvf4, [r1, #-4]
     788:	14000001 	strne	r0, [r0], #-1
     78c:	0000009e 	muleq	r0, lr, r0
     790:	00009314 	andeq	r9, r0, r4, lsl r3
     794:	00881400 	addeq	r1, r8, r0, lsl #8
     798:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     79c:	15000000 	strne	r0, [r0, #-0]
     7a0:	40000698 	mulmi	r0, r8, r6
     7a4:	000000ec 	andeq	r0, r0, ip, ror #1
     7a8:	0000a911 	andeq	sl, r0, r1, lsl r9
     7ac:	00029a00 	andeq	r9, r2, r0, lsl #20
     7b0:	00b21100 	adcseq	r1, r2, r0, lsl #2
     7b4:	02dd0000 	sbcseq	r0, sp, #0
     7b8:	bd160000 	ldclt	0, cr0, [r6, #-0]
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     7c4:	07840000 	streq	r0, [r4, r0]
     7c8:	00184000 	andseq	r4, r8, r0
     7cc:	45010000 	strmi	r0, [r1, #-0]
     7d0:	0001d301 	andeq	sp, r1, r1, lsl #6
     7d4:	009e1400 	addseq	r1, lr, r0, lsl #8
     7d8:	93140000 	tstls	r4, #0
     7dc:	14000000 	strne	r0, [r0], #-0
     7e0:	00000088 	andeq	r0, r0, r8, lsl #1
     7e4:	00007d14 	andeq	r7, r0, r4, lsl sp
     7e8:	00181000 	andseq	r1, r8, r0
     7ec:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     7f0:	31000000 	mrscc	r0, (UNDEF: 0)
     7f4:	11000003 	tstne	r0, r3
     7f8:	000000b2 	strheq	r0, [r0], -r2
     7fc:	00000374 	andeq	r0, r0, r4, ror r3
     800:	0000bd16 	andeq	fp, r0, r6, lsl sp
     804:	0c000000 	stceq	0, cr0, [r0], {-0}
     808:	00000071 	andeq	r0, r0, r1, ror r0
     80c:	40000880 	andmi	r0, r0, r0, lsl #17
     810:	00000038 	andeq	r0, r0, r8, lsr r0
     814:	19014601 	stmdbne	r1, {r0, r9, sl, lr}
     818:	14000002 	strne	r0, [r0], #-2
     81c:	0000009e 	muleq	r0, lr, r0
     820:	00009314 	andeq	r9, r0, r4, lsl r3
     824:	00881400 	addeq	r1, r8, r0, lsl #8
     828:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     82c:	10000000 	andne	r0, r0, r0
     830:	00000038 	andeq	r0, r0, r8, lsr r0
     834:	0000a911 	andeq	sl, r0, r1, lsl r9
     838:	0003a100 	andeq	sl, r3, r0, lsl #2
     83c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     840:	03cc0000 	biceq	r0, ip, #0
     844:	bd160000 	ldclt	0, cr0, [r6, #-0]
     848:	00000000 	andeq	r0, r0, r0
     84c:	00711300 	rsbseq	r1, r1, r0, lsl #6
     850:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
     854:	00204000 	eoreq	r4, r0, r0
     858:	47010000 	strmi	r0, [r1, -r0]
     85c:	00026301 	andeq	r6, r2, r1, lsl #6
     860:	009e1400 	addseq	r1, lr, r0, lsl #8
     864:	93140000 	tstls	r4, #0
     868:	14000000 	strne	r0, [r0], #-0
     86c:	00000088 	andeq	r0, r0, r8, lsl #1
     870:	00007d14 	andeq	r7, r0, r4, lsl sp
     874:	08b01500 	ldmeq	r0!, {r8, sl, ip}
     878:	00204000 	eoreq	r4, r0, r0
     87c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     880:	df000000 	svcle	0x00000000
     884:	17000003 	strne	r0, [r0, -r3]
     888:	000000b2 	strheq	r0, [r0], -r2
     88c:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
     890:	0000bd16 	andeq	fp, r0, r6, lsl sp
     894:	13000000 	movwne	r0, #0
     898:	00000071 	andeq	r0, r0, r1, ror r0
     89c:	400008d0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     8a0:	000000e8 	andeq	r0, r0, r8, ror #1
     8a4:	ad014a01 	vstrge	s8, [r1, #-4]
     8a8:	14000002 	strne	r0, [r0], #-2
     8ac:	0000009e 	muleq	r0, lr, r0
     8b0:	00009314 	andeq	r9, r0, r4, lsl r3
     8b4:	00881400 	addeq	r1, r8, r0, lsl #8
     8b8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     8bc:	15000000 	strne	r0, [r0, #-0]
     8c0:	400008d0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     8c4:	000000e8 	andeq	r0, r0, r8, ror #1
     8c8:	0000a911 	andeq	sl, r0, r1, lsl r9
     8cc:	0003ff00 	andeq	pc, r3, r0, lsl #30
     8d0:	00b21100 	adcseq	r1, r2, r0, lsl #2
     8d4:	044e0000 	strbeq	r0, [lr], #-0
     8d8:	bd160000 	ldclt	0, cr0, [r6, #-0]
     8dc:	00000000 	andeq	r0, r0, r0
     8e0:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     8e4:	09b80000 	ldmibeq	r8!, {}	; <UNPREDICTABLE>
     8e8:	00584000 	subseq	r4, r8, r0
     8ec:	56010000 	strpl	r0, [r1], -r0
     8f0:	0002f301 	andeq	pc, r2, r1, lsl #6
     8f4:	009e1400 	addseq	r1, lr, r0, lsl #8
     8f8:	93140000 	tstls	r4, #0
     8fc:	14000000 	strne	r0, [r0], #-0
     900:	00000088 	andeq	r0, r0, r8, lsl #1
     904:	00007d14 	andeq	r7, r0, r4, lsl sp
     908:	00581000 	subseq	r1, r8, r0
     90c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     910:	bf000000 	svclt	0x00000000
     914:	11000004 	tstne	r0, r4
     918:	000000b2 	strheq	r0, [r0], -r2
     91c:	00000503 	andeq	r0, r0, r3, lsl #10
     920:	0000bd16 	andeq	fp, r0, r6, lsl sp
     924:	0c000000 	stceq	0, cr0, [r0], {-0}
     928:	00000071 	andeq	r0, r0, r1, ror r0
     92c:	400009bc 			; <UNDEFINED> instruction: 0x400009bc
     930:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     934:	39014d01 	stmdbcc	r1, {r0, r8, sl, fp, lr}
     938:	14000003 	strne	r0, [r0], #-3
     93c:	0000009e 	muleq	r0, lr, r0
     940:	00009314 	andeq	r9, r0, r4, lsl r3
     944:	00881400 	addeq	r1, r8, r0, lsl #8
     948:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     94c:	10000000 	andne	r0, r0, r0
     950:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     954:	0000a911 	andeq	sl, r0, r1, lsl r9
     958:	00054b00 	andeq	r4, r5, r0, lsl #22
     95c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     960:	05830000 	streq	r0, [r3]
     964:	bd160000 	ldclt	0, cr0, [r6, #-0]
     968:	00000000 	andeq	r0, r0, r0
     96c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     970:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
     974:	00f84000 	rscseq	r4, r8, r0
     978:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     97c:	00037f01 	andeq	r7, r3, r1, lsl #30
     980:	009e1400 	addseq	r1, lr, r0, lsl #8
     984:	93140000 	tstls	r4, #0
     988:	14000000 	strne	r0, [r0], #-0
     98c:	00000088 	andeq	r0, r0, r8, lsl #1
     990:	00007d14 	andeq	r7, r0, r4, lsl sp
     994:	00f81000 	rscseq	r1, r8, r0
     998:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     99c:	cb000000 	blgt	9a4 <ABORT_STACK_SIZE+0x5a4>
     9a0:	11000005 	tstne	r0, r5
     9a4:	000000b2 	strheq	r0, [r0], -r2
     9a8:	000005eb 	andeq	r0, r0, fp, ror #11
     9ac:	0000bd16 	andeq	fp, r0, r6, lsl sp
     9b0:	0c000000 	stceq	0, cr0, [r0], {-0}
     9b4:	00000071 	andeq	r0, r0, r1, ror r0
     9b8:	400009ec 	andmi	r0, r0, ip, ror #19
     9bc:	00000138 	andeq	r0, r0, r8, lsr r1
     9c0:	c5014f01 	strgt	r4, [r1, #-3841]	; 0xfffff0ff
     9c4:	14000003 	strne	r0, [r0], #-3
     9c8:	0000009e 	muleq	r0, lr, r0
     9cc:	00009314 	andeq	r9, r0, r4, lsl r3
     9d0:	00881400 	addeq	r1, r8, r0, lsl #8
     9d4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     9d8:	10000000 	andne	r0, r0, r0
     9dc:	00000138 	andeq	r0, r0, r8, lsr r1
     9e0:	0000a911 	andeq	sl, r0, r1, lsl r9
     9e4:	00061300 	andeq	r1, r6, r0, lsl #6
     9e8:	00b21100 	adcseq	r1, r2, r0, lsl #2
     9ec:	063f0000 	ldrteq	r0, [pc], -r0
     9f0:	bd160000 	ldclt	0, cr0, [r6, #-0]
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     9fc:	0a0c0000 	beq	300a04 <IRQ_STACK_SIZE+0x2f8a04>
     a00:	01804000 	orreq	r4, r0, r0
     a04:	50010000 	andpl	r0, r1, r0
     a08:	00040b01 	andeq	r0, r4, r1, lsl #22
     a0c:	009e1400 	addseq	r1, lr, r0, lsl #8
     a10:	93140000 	tstls	r4, #0
     a14:	14000000 	strne	r0, [r0], #-0
     a18:	00000088 	andeq	r0, r0, r8, lsl #1
     a1c:	00007d14 	andeq	r7, r0, r4, lsl sp
     a20:	01801000 	orreq	r1, r0, r0
     a24:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     a28:	77000000 	strvc	r0, [r0, -r0]
     a2c:	11000006 	tstne	r0, r6
     a30:	000000b2 	strheq	r0, [r0], -r2
     a34:	000006af 	andeq	r0, r0, pc, lsr #13
     a38:	0000bd16 	andeq	fp, r0, r6, lsl sp
     a3c:	0c000000 	stceq	0, cr0, [r0], {-0}
     a40:	00000071 	andeq	r0, r0, r1, ror r0
     a44:	40000a30 	andmi	r0, r0, r0, lsr sl
     a48:	000001c8 	andeq	r0, r0, r8, asr #3
     a4c:	51015101 	tstpl	r1, r1, lsl #2
     a50:	14000004 	strne	r0, [r0], #-4
     a54:	0000009e 	muleq	r0, lr, r0
     a58:	00009314 	andeq	r9, r0, r4, lsl r3
     a5c:	00881400 	addeq	r1, r8, r0, lsl #8
     a60:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     a64:	10000000 	andne	r0, r0, r0
     a68:	000001c8 	andeq	r0, r0, r8, asr #3
     a6c:	0000a911 	andeq	sl, r0, r1, lsl r9
     a70:	0006e700 	andeq	lr, r6, r0, lsl #14
     a74:	00b21100 	adcseq	r1, r2, r0, lsl #2
     a78:	071f0000 	ldreq	r0, [pc, -r0]
     a7c:	bd160000 	ldclt	0, cr0, [r6, #-0]
     a80:	00000000 	andeq	r0, r0, r0
     a84:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     a88:	0a340000 	beq	d00a90 <STACK_SIZE+0x500a90>
     a8c:	02184000 	andseq	r4, r8, #0
     a90:	52010000 	andpl	r0, r1, #0
     a94:	00049701 	andeq	r9, r4, r1, lsl #14
     a98:	009e1400 	addseq	r1, lr, r0, lsl #8
     a9c:	93140000 	tstls	r4, #0
     aa0:	14000000 	strne	r0, [r0], #-0
     aa4:	00000088 	andeq	r0, r0, r8, lsl #1
     aa8:	00007d14 	andeq	r7, r0, r4, lsl sp
     aac:	02181000 	andseq	r1, r8, #0
     ab0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     ab4:	57000000 	strpl	r0, [r0, -r0]
     ab8:	11000007 	tstne	r0, r7
     abc:	000000b2 	strheq	r0, [r0], -r2
     ac0:	0000079b 	muleq	r0, fp, r7
     ac4:	0000bd16 	andeq	fp, r0, r6, lsl sp
     ac8:	0c000000 	stceq	0, cr0, [r0], {-0}
     acc:	00000071 	andeq	r0, r0, r1, ror r0
     ad0:	40000a74 	andmi	r0, r0, r4, ror sl
     ad4:	00000270 	andeq	r0, r0, r0, ror r2
     ad8:	da015301 	ble	556e4 <IRQ_STACK_SIZE+0x4d6e4>
     adc:	14000004 	strne	r0, [r0], #-4
     ae0:	0000009e 	muleq	r0, lr, r0
     ae4:	00009314 	andeq	r9, r0, r4, lsl r3
     ae8:	00881400 	addeq	r1, r8, r0, lsl #8
     aec:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     af0:	10000000 	andne	r0, r0, r0
     af4:	00000270 	andeq	r0, r0, r0, ror r2
     af8:	0000a912 	andeq	sl, r0, r2, lsl r9
     afc:	b2170400 	andslt	r0, r7, #0, 8
     b00:	30000000 	andcc	r0, r0, r0
     b04:	16440013 			; <UNDEFINED> instruction: 0x16440013
     b08:	000000bd 	strheq	r0, [r0], -sp
     b0c:	710c0000 	mrsvc	r0, (UNDEF: 12)
     b10:	a4000000 	strge	r0, [r0], #-0
     b14:	d840000a 	stmdale	r0, {r1, r3}^
     b18:	01000002 	tsteq	r0, r2
     b1c:	05200154 	streq	r0, [r0, #-340]!	; 0xfffffeac
     b20:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     b24:	14000000 	strne	r0, [r0], #-0
     b28:	00000093 	muleq	r0, r3, r0
     b2c:	00008814 	andeq	r8, r0, r4, lsl r8
     b30:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     b34:	d8100000 	ldmdale	r0, {}	; <UNPREDICTABLE>
     b38:	11000002 	tstne	r0, r2
     b3c:	000000a9 	andeq	r0, r0, r9, lsr #1
     b40:	000007e3 	andeq	r0, r0, r3, ror #15
     b44:	0000b211 	andeq	fp, r0, r1, lsl r2
     b48:	00081b00 	andeq	r1, r8, r0, lsl #22
     b4c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     b50:	00000000 	andeq	r0, r0, r0
     b54:	0000710c 	andeq	r7, r0, ip, lsl #2
     b58:	000b2c00 	andeq	r2, fp, r0, lsl #24
     b5c:	00033840 	andeq	r3, r3, r0, asr #16
     b60:	01550100 	cmpeq	r5, r0, lsl #2
     b64:	00000566 	andeq	r0, r0, r6, ror #10
     b68:	00009e14 	andeq	r9, r0, r4, lsl lr
     b6c:	00931400 	addseq	r1, r3, r0, lsl #8
     b70:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     b74:	14000000 	strne	r0, [r0], #-0
     b78:	0000007d 	andeq	r0, r0, sp, ror r0
     b7c:	00033810 	andeq	r3, r3, r0, lsl r8
     b80:	00a91100 	adceq	r1, r9, r0, lsl #2
     b84:	08530000 	ldmdaeq	r3, {}^	; <UNPREDICTABLE>
     b88:	b2110000 	andslt	r0, r1, #0
     b8c:	97000000 	strls	r0, [r0, -r0]
     b90:	16000008 	strne	r0, [r0], -r8
     b94:	000000bd 	strheq	r0, [r0], -sp
     b98:	71130000 	tstvc	r3, r0
     b9c:	c4000000 	strgt	r0, [r0], #-0
     ba0:	1440000b 	strbne	r0, [r0], #-11
     ba4:	01000001 	tsteq	r0, r1
     ba8:	05b00158 	ldreq	r0, [r0, #344]!	; 0x158
     bac:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     bb0:	14000000 	strne	r0, [r0], #-0
     bb4:	00000093 	muleq	r0, r3, r0
     bb8:	00008814 	andeq	r8, r0, r4, lsl r8
     bbc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     bc0:	c4150000 	ldrgt	r0, [r5], #-0
     bc4:	1440000b 	strbne	r0, [r0], #-11
     bc8:	11000001 	tstne	r0, r1
     bcc:	000000a9 	andeq	r0, r0, r9, lsr #1
     bd0:	000008df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     bd4:	0000b211 	andeq	fp, r0, r1, lsl r2
     bd8:	00092e00 	andeq	r2, r9, r0, lsl #28
     bdc:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     be0:	00000000 	andeq	r0, r0, r0
     be4:	00007113 	andeq	r7, r0, r3, lsl r1
     be8:	000cd800 	andeq	sp, ip, r0, lsl #16
     bec:	0000e440 	andeq	lr, r0, r0, asr #8
     bf0:	01590100 	cmpeq	r9, r0, lsl #2
     bf4:	000005fa 	strdeq	r0, [r0], -sl
     bf8:	00009e14 	andeq	r9, r0, r4, lsl lr
     bfc:	00931400 	addseq	r1, r3, r0, lsl #8
     c00:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c04:	14000000 	strne	r0, [r0], #-0
     c08:	0000007d 	andeq	r0, r0, sp, ror r0
     c0c:	000cd815 	andeq	sp, ip, r5, lsl r8
     c10:	0000e440 	andeq	lr, r0, r0, asr #8
     c14:	00a91100 	adceq	r1, r9, r0, lsl #2
     c18:	099f0000 	ldmibeq	pc, {}	; <UNPREDICTABLE>
     c1c:	b2110000 	andslt	r0, r1, #0
     c20:	e2000000 	and	r0, r0, #0
     c24:	16000009 	strne	r0, [r0], -r9
     c28:	000000bd 	strheq	r0, [r0], -sp
     c2c:	c8180000 	ldmdagt	r8, {}	; <UNPREDICTABLE>
     c30:	1c40000d 	mcrrne	0, 0, r0, r0, cr13
     c34:	19000015 	stmdbne	r0, {r0, r2, r4}
     c38:	40000ddc 	ldrdmi	r0, [r0], -ip
     c3c:	0000152d 	andeq	r1, r0, sp, lsr #10
     c40:	030b1a00 	movweq	r1, #47616	; 0xba00
     c44:	06010000 	streq	r0, [r1], -r0
     c48:	0000003c 	andeq	r0, r0, ip, lsr r0
     c4c:	00063c01 	andeq	r3, r6, r1, lsl #24
     c50:	61760300 	cmnvs	r6, r0, lsl #6
     c54:	3c060100 	stfccs	f0, [r6], {-0}
     c58:	05000000 	streq	r0, [r0, #-0]
     c5c:	000009ec 	andeq	r0, r0, ip, ror #19
     c60:	00c90601 	sbceq	r0, r9, r1, lsl #12
     c64:	72060000 	andvc	r0, r6, #0
     c68:	3c080100 	stfccs	f0, [r8], {-0}
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	00060d1b 	andeq	r0, r6, fp, lsl sp
     c74:	000ddc00 	andeq	sp, sp, r0, lsl #24
     c78:	00008040 	andeq	r8, r0, r0, asr #32
     c7c:	8f9c0100 	svchi	0x009c0100
     c80:	1c000006 	stcne	0, cr0, [r0], {6}
     c84:	0000061d 	andeq	r0, r0, sp, lsl r6
     c88:	00000a0f 	andeq	r0, r0, pc, lsl #20
     c8c:	0006271c 	andeq	r2, r6, ip, lsl r7
     c90:	000a9300 	andeq	r9, sl, r0, lsl #6
     c94:	06321100 	ldrteq	r1, [r2], -r0, lsl #2
     c98:	0b0a0000 	bleq	280ca0 <IRQ_STACK_SIZE+0x278ca0>
     c9c:	0c180000 	ldceq	0, cr0, [r8], {-0}
     ca0:	3e40000e 	cdpcc	0, 4, cr0, cr0, cr14, {0}
     ca4:	18000015 	stmdane	r0, {r0, r2, r4}
     ca8:	40000e28 	andmi	r0, r0, r8, lsr #28
     cac:	00001553 	andeq	r1, r0, r3, asr r5
     cb0:	000e4818 	andeq	r4, lr, r8, lsl r8
     cb4:	00156840 	andseq	r6, r5, r0, asr #16
     cb8:	0e501800 	cdpeq	8, 5, cr1, cr0, cr0, {0}
     cbc:	157d4000 	ldrbne	r4, [sp, #-0]!
     cc0:	1d000000 	stcne	0, cr0, [r0, #-0]
     cc4:	000005fc 	strdeq	r0, [r0], -ip
     cc8:	0e5c1601 	cdpeq	6, 5, cr1, cr12, cr1, {0}
     ccc:	00884000 	addeq	r4, r8, r0
     cd0:	9c010000 	stcls	0, cr0, [r1], {-0}
     cd4:	00000739 	andeq	r0, r0, r9, lsr r7
     cd8:	0061761e 	rsbeq	r7, r1, lr, lsl r6
     cdc:	003c1601 	eorseq	r1, ip, r1, lsl #12
     ce0:	0b7a0000 	bleq	1e80ce8 <STACK_SIZE+0x1680ce8>
     ce4:	ec1f0000 	ldc	0, cr0, [pc], {-0}
     ce8:	01000009 	tsteq	r0, r9
     cec:	0000c916 	andeq	ip, r0, r6, lsl r9
     cf0:	000bfe00 	andeq	pc, fp, r0, lsl #28
     cf4:	00720600 	rsbseq	r0, r2, r0, lsl #12
     cf8:	003c1801 	eorseq	r1, ip, r1, lsl #16
     cfc:	0d200000 	stceq	0, cr0, [r0, #-0]
     d00:	6c000006 	stcvs	0, cr0, [r0], {6}
     d04:	7040000e 	subvc	r0, r0, lr
     d08:	01000003 	tsteq	r0, r3
     d0c:	00072318 	andeq	r2, r7, r8, lsl r3
     d10:	06271c00 	strteq	r1, [r7], -r0, lsl #24
     d14:	0c750000 	ldcleq	0, cr0, [r5], #-0
     d18:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     d1c:	ec000006 	stc	0, cr0, [r0], {6}
     d20:	1000000c 	andne	r0, r0, ip
     d24:	00000370 	andeq	r0, r0, r0, ror r3
     d28:	00063211 	andeq	r3, r6, r1, lsl r2
     d2c:	000d7000 	andeq	r7, sp, r0
     d30:	0e8c1800 	cdpeq	8, 8, cr1, cr12, cr0, {0}
     d34:	153e4000 	ldrne	r4, [lr, #-0]!
     d38:	c8180000 	ldmdagt	r8, {}	; <UNPREDICTABLE>
     d3c:	5340000e 	movtpl	r0, #14
     d40:	18000015 	stmdane	r0, {r0, r2, r4}
     d44:	40000ed0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     d48:	0000157d 	andeq	r1, r0, sp, ror r5
     d4c:	000ed818 	andeq	sp, lr, r8, lsl r8
     d50:	00156840 	andseq	r6, r5, r0, asr #16
     d54:	21000000 	mrscs	r0, (UNDEF: 0)
     d58:	00000025 	andeq	r0, r0, r5, lsr #32
     d5c:	40000ea8 	andmi	r0, r0, r8, lsr #29
     d60:	0000001c 	andeq	r0, r0, ip, lsl r0
     d64:	31141b01 	tstcc	r4, r1, lsl #22
     d68:	00000000 	andeq	r0, r0, r0
     d6c:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
     d70:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     d74:	40000ee4 	andmi	r0, r0, r4, ror #29
     d78:	00000088 	andeq	r0, r0, r8, lsl #1
     d7c:	07e39c01 	strbeq	r9, [r3, r1, lsl #24]!
     d80:	761e0000 	ldrvc	r0, [lr], -r0
     d84:	1e010061 	cdpne	0, 0, cr0, cr1, cr1, {3}
     d88:	0000003c 	andeq	r0, r0, ip, lsr r0
     d8c:	00000de0 	andeq	r0, r0, r0, ror #27
     d90:	0009ec1f 	andeq	lr, r9, pc, lsl ip
     d94:	c91e0100 	ldmdbgt	lr, {r8}
     d98:	64000000 	strvs	r0, [r0], #-0
     d9c:	0600000e 	streq	r0, [r0], -lr
     da0:	20010072 	andcs	r0, r1, r2, ror r0
     da4:	0000003c 	andeq	r0, r0, ip, lsr r0
     da8:	00060d20 	andeq	r0, r6, r0, lsr #26
     dac:	000ef400 	andeq	pc, lr, r0, lsl #8
     db0:	00038840 	andeq	r8, r3, r0, asr #16
     db4:	cd200100 	stfgts	f0, [r0, #-0]
     db8:	1c000007 	stcne	0, cr0, [r0], {7}
     dbc:	00000627 	andeq	r0, r0, r7, lsr #12
     dc0:	00000edb 	ldrdeq	r0, [r0], -fp
     dc4:	00061d1c 	andeq	r1, r6, ip, lsl sp
     dc8:	000f5200 	andeq	r5, pc, r0, lsl #4
     dcc:	03881000 	orreq	r1, r8, #0
     dd0:	32110000 	andscc	r0, r1, #0
     dd4:	d6000006 	strle	r0, [r0], -r6
     dd8:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
     ddc:	40000f14 	andmi	r0, r0, r4, lsl pc
     de0:	0000153e 	andeq	r1, r0, lr, lsr r5
     de4:	000f5018 	andeq	r5, pc, r8, lsl r0	; <UNPREDICTABLE>
     de8:	00155340 	andseq	r5, r5, r0, asr #6
     dec:	0f581800 	svceq	0x00581800
     df0:	157d4000 	ldrbne	r4, [sp, #-0]!
     df4:	60180000 	andsvs	r0, r8, r0
     df8:	6840000f 	stmdavs	r0, {r0, r1, r2, r3}^
     dfc:	00000015 	andeq	r0, r0, r5, lsl r0
     e00:	00432100 	subeq	r2, r3, r0, lsl #2
     e04:	0f300000 	svceq	0x00300000
     e08:	001c4000 	andseq	r4, ip, r0
     e0c:	23010000 	movwcs	r0, #4096	; 0x1000
     e10:	00004f14 	andeq	r4, r0, r4, lsl pc
     e14:	1d000000 	stcne	0, cr0, [r0, #-0]
     e18:	0000040c 	andeq	r0, r0, ip, lsl #8
     e1c:	0f6c2601 	svceq	0x006c2601
     e20:	00884000 	addeq	r4, r8, r0
     e24:	9c010000 	stcls	0, cr0, [r1], {-0}
     e28:	0000088d 	andeq	r0, r0, sp, lsl #17
     e2c:	0061761e 	rsbeq	r7, r1, lr, lsl r6
     e30:	003c2601 	eorseq	r2, ip, r1, lsl #12
     e34:	10460000 	subne	r0, r6, r0
     e38:	ec1f0000 	ldc	0, cr0, [pc], {-0}
     e3c:	01000009 	tsteq	r0, r9
     e40:	0000c926 	andeq	ip, r0, r6, lsr #18
     e44:	0010ca00 	andseq	ip, r0, r0, lsl #20
     e48:	00720600 	rsbseq	r0, r2, r0, lsl #12
     e4c:	003c2801 	eorseq	r2, ip, r1, lsl #16
     e50:	0d200000 	stceq	0, cr0, [r0, #-0]
     e54:	7c000006 	stcvc	0, cr0, [r0], {6}
     e58:	a040000f 	subge	r0, r0, pc
     e5c:	01000003 	tsteq	r0, r3
     e60:	00087728 	andeq	r7, r8, r8, lsr #14
     e64:	06271c00 	strteq	r1, [r7], -r0, lsl #24
     e68:	11410000 	mrsne	r0, (UNDEF: 65)
     e6c:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     e70:	b8000006 	stmdalt	r0, {r1, r2}
     e74:	10000011 	andne	r0, r0, r1, lsl r0
     e78:	000003a0 	andeq	r0, r0, r0, lsr #7
     e7c:	00063211 	andeq	r3, r6, r1, lsl r2
     e80:	00123c00 	andseq	r3, r2, r0, lsl #24
     e84:	0f9c1800 	svceq	0x009c1800
     e88:	153e4000 	ldrne	r4, [lr, #-0]!
     e8c:	d8180000 	ldmdale	r8, {}	; <UNPREDICTABLE>
     e90:	5340000f 	movtpl	r0, #15
     e94:	18000015 	stmdane	r0, {r0, r2, r4}
     e98:	40000fe0 	andmi	r0, r0, r0, ror #31
     e9c:	0000157d 	andeq	r1, r0, sp, ror r5
     ea0:	000fe818 	andeq	lr, pc, r8, lsl r8	; <UNPREDICTABLE>
     ea4:	00156840 	andseq	r6, r5, r0, asr #16
     ea8:	21000000 	mrscs	r0, (UNDEF: 0)
     eac:	0000005a 	andeq	r0, r0, sl, asr r0
     eb0:	40000fb8 			; <UNDEFINED> instruction: 0x40000fb8
     eb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     eb8:	66142b01 	ldrvs	r2, [r4], -r1, lsl #22
     ebc:	00000000 	andeq	r0, r0, r0
     ec0:	03190a00 	tsteq	r9, #0, 20
     ec4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     ec8:	088d1b01 	stmeq	sp, {r0, r8, r9, fp, ip}
     ecc:	0ff40000 	svceq	0x00f40000
     ed0:	005c4000 	subseq	r4, ip, r0
     ed4:	9c010000 	stcls	0, cr0, [r1], {-0}
     ed8:	00000915 	andeq	r0, r0, r5, lsl r9
     edc:	00101822 	andseq	r1, r0, r2, lsr #16
     ee0:	00159240 	andseq	r9, r5, r0, asr #4
     ee4:	0008ca00 	andeq	ip, r8, r0, lsl #20
     ee8:	52012300 	andpl	r2, r1, #0, 6
     eec:	01200a03 	teqeq	r0, r3, lsl #20
     ef0:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
     ef4:	2301100a 	movwcs	r1, #4106	; 0x100a
     ef8:	09025001 	stmdbeq	r2, {r0, ip, lr}
     efc:	302200ea 	eorcc	r0, r2, sl, ror #1
     f00:	92400010 	subls	r0, r0, #16
     f04:	e8000015 	stmda	r0, {r0, r2, r4}
     f08:	23000008 	movwcs	r0, #8
     f0c:	30015301 	andcc	r5, r1, r1, lsl #6
     f10:	01510123 	cmpeq	r1, r3, lsr #2
     f14:	50012330 	andpl	r2, r1, r0, lsr r3
     f18:	00e90902 	rsceq	r0, r9, r2, lsl #18
     f1c:	00104422 	andseq	r4, r0, r2, lsr #8
     f20:	00159240 	andseq	r9, r5, r0, asr #4
     f24:	00090b00 	andeq	r0, r9, r0, lsl #22
     f28:	53012300 	movwpl	r2, #4864	; 0x1300
     f2c:	01233001 	teqeq	r3, r1
     f30:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
     f34:	31015101 	tstcc	r1, r1, lsl #2
     f38:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
     f3c:	1900eb09 	stmdbne	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
     f40:	40001050 	andmi	r1, r0, r0, asr r0
     f44:	000015b2 			; <UNDEFINED> instruction: 0x000015b2
     f48:	04560a00 	ldrbeq	r0, [r6], #-2560	; 0xfffff600
     f4c:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     f50:	09151b01 	ldmdbeq	r5, {r0, r8, r9, fp, ip}
     f54:	10500000 	subsne	r0, r0, r0
     f58:	002c4000 	eoreq	r4, ip, r0
     f5c:	9c010000 	stcls	0, cr0, [r1], {-0}
     f60:	00000959 	andeq	r0, r0, r9, asr r9
     f64:	00106018 	andseq	r6, r0, r8, lsl r0
     f68:	0015b940 	andseq	fp, r5, r0, asr #18
     f6c:	107c2400 	rsbsne	r2, ip, r0, lsl #8
     f70:	15924000 	ldrne	r4, [r2]
     f74:	01230000 	teqeq	r3, r0
     f78:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
     f7c:	30015201 	andcc	r5, r1, r1, lsl #4
     f80:	01510123 	cmpeq	r1, r3, lsr #2
     f84:	50012330 	andpl	r2, r1, r0, lsr r3
     f88:	00eb0902 	rsceq	r0, fp, r2, lsl #18
     f8c:	03d62500 	bicseq	r2, r6, #0, 10
     f90:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
     f94:	4000107c 	andmi	r1, r0, ip, ror r0
     f98:	00000030 	andeq	r0, r0, r0, lsr r0
     f9c:	251b9c01 	ldrcs	r9, [fp, #-3073]	; 0xfffff3ff
     fa0:	ac000000 	stcge	0, cr0, [r0], {-0}
     fa4:	1c400010 	mcrrne	0, 1, r0, r0, cr0
     fa8:	01000000 	mrseq	r0, (UNDEF: 0)
     fac:	0009879c 	muleq	r9, ip, r7
     fb0:	00311c00 	eorseq	r1, r1, r0, lsl #24
     fb4:	12ac0000 	adcne	r0, ip, #0
     fb8:	1d000000 	stcne	0, cr0, [r0, #-0]
     fbc:	0000056b 	andeq	r0, r0, fp, ror #10
     fc0:	10c85601 	sbcne	r5, r8, r1, lsl #12
     fc4:	00344000 	eorseq	r4, r4, r0
     fc8:	9c010000 	stcls	0, cr0, [r1], {-0}
     fcc:	000009ac 	andeq	r0, r0, ip, lsr #19
     fd0:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
     fd4:	3c560100 	ldfcce	f0, [r6], {-0}
     fd8:	cd000000 	stcgt	0, cr0, [r0, #-0]
     fdc:	00000012 	andeq	r0, r0, r2, lsl r0
     fe0:	0005bb25 	andeq	fp, r5, r5, lsr #22
     fe4:	fc5d0100 	mrrc2	1, 0, r0, sp, cr0
     fe8:	30400010 	subcc	r0, r0, r0, lsl r0
     fec:	01000000 	mrseq	r0, (UNDEF: 0)
     ff0:	00431b9c 	umaaleq	r1, r3, ip, fp
     ff4:	112c0000 	teqne	ip, r0
     ff8:	001c4000 	andseq	r4, ip, r0
     ffc:	9c010000 	stcls	0, cr0, [r1], {-0}
    1000:	000009da 	ldrdeq	r0, [r0], -sl
    1004:	00004f1c 	andeq	r4, r0, ip, lsl pc
    1008:	0012ee00 	andseq	lr, r2, r0, lsl #28
    100c:	081d0000 	ldmdaeq	sp, {}	; <UNPREDICTABLE>
    1010:	01000005 	tsteq	r0, r5
    1014:	0011486a 	andseq	r4, r1, sl, ror #16
    1018:	00002040 	andeq	r2, r0, r0, asr #32
    101c:	0e9c0100 	fmleqe	f0, f4, f0
    1020:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1024:	00746573 	rsbseq	r6, r4, r3, ror r5
    1028:	003c6a01 	eorseq	r6, ip, r1, lsl #20
    102c:	130f0000 	movwne	r0, #61440	; 0xf000
    1030:	771e0000 	ldrvc	r0, [lr, -r0]
    1034:	01007961 	tsteq	r0, r1, ror #18
    1038:	00003c6a 	andeq	r3, r0, sl, ror #24
    103c:	00133000 	andseq	r3, r3, r0
    1040:	a61d0000 	ldrge	r0, [sp], -r0
    1044:	01000004 	tsteq	r0, r4
    1048:	00116870 	andseq	r6, r1, r0, ror r8
    104c:	00003440 	andeq	r3, r0, r0, asr #8
    1050:	339c0100 	orrscc	r0, ip, #0, 2
    1054:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1058:	00796177 	rsbseq	r6, r9, r7, ror r1
    105c:	003c7001 	eorseq	r7, ip, r1
    1060:	13510000 	cmpne	r1, #0
    1064:	26000000 	strcs	r0, [r0], -r0
    1068:	000000d6 	ldrdeq	r0, [r0], -r6
    106c:	4000119c 	mulmi	r0, ip, r1
    1070:	00000030 	andeq	r0, r0, r0, lsr r0
    1074:	5a1b9c01 	bpl	6e8080 <IRQ_STACK_SIZE+0x6e0080>
    1078:	cc000000 	stcgt	0, cr0, [r0], {-0}
    107c:	1c400011 	mcrrne	0, 1, r0, r0, cr1
    1080:	01000000 	mrseq	r0, (UNDEF: 0)
    1084:	000a5f9c 	muleq	sl, ip, pc	; <UNPREDICTABLE>
    1088:	00661c00 	rsbeq	r1, r6, r0, lsl #24
    108c:	13720000 	cmnne	r2, #0
    1090:	1d000000 	stcne	0, cr0, [r0, #-0]
    1094:	000002d7 	ldrdeq	r0, [r0], -r7
    1098:	11e88401 	mvnne	r8, r1, lsl #8
    109c:	00204000 	eoreq	r4, r0, r0
    10a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    10a4:	00000a93 	muleq	r0, r3, sl
    10a8:	7465731e 	strbtvc	r7, [r5], #-798	; 0xfffffce2
    10ac:	3c840100 	stfccs	f0, [r4], {0}
    10b0:	93000000 	movwls	r0, #0
    10b4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    10b8:	00796177 	rsbseq	r6, r9, r7, ror r1
    10bc:	003c8401 	eorseq	r8, ip, r1, lsl #8
    10c0:	13b40000 			; <UNDEFINED> instruction: 0x13b40000
    10c4:	1d000000 	stcne	0, cr0, [r0, #-0]
    10c8:	000004e4 	andeq	r0, r0, r4, ror #9
    10cc:	12088a01 	andne	r8, r8, #4096	; 0x1000
    10d0:	00344000 	eorseq	r4, r4, r0
    10d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    10d8:	00000ab8 			; <UNDEFINED> instruction: 0x00000ab8
    10dc:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    10e0:	3c8a0100 	stfccs	f0, [sl], {0}
    10e4:	d5000000 	strle	r0, [r0, #-0]
    10e8:	00000013 	andeq	r0, r0, r3, lsl r0
    10ec:	0000711b 	andeq	r7, r0, fp, lsl r1
    10f0:	00123c00 	andseq	r3, r2, r0, lsl #24
    10f4:	00004440 	andeq	r4, r0, r0, asr #8
    10f8:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    10fc:	1c00000b 	stcne	0, cr0, [r0], {11}
    1100:	0000007d 	andeq	r0, r0, sp, ror r0
    1104:	000013f6 	strdeq	r1, [r0], -r6
    1108:	0000881c 	andeq	r8, r0, ip, lsl r8
    110c:	00142a00 	andseq	r2, r4, r0, lsl #20
    1110:	00931c00 	addseq	r1, r3, r0, lsl #24
    1114:	144b0000 	strbne	r0, [fp], #-0
    1118:	9e270000 	cdpls	0, 2, cr0, cr7, cr0, {0}
    111c:	01000000 	mrseq	r0, (UNDEF: 0)
    1120:	00a91153 	adceq	r1, r9, r3, asr r1
    1124:	14890000 	strne	r0, [r9], #0
    1128:	b2280000 	eorlt	r0, r8, #0
    112c:	01000000 	mrseq	r0, (UNDEF: 0)
    1130:	00bd2851 	adcseq	r2, sp, r1, asr r8
    1134:	5c010000 	stcpl	0, cr0, [r1], {-0}
    1138:	052c1d00 	streq	r1, [ip, #-3328]!	; 0xfffff300
    113c:	a6010000 	strge	r0, [r1], -r0
    1140:	40001280 	andmi	r1, r0, r0, lsl #5
    1144:	000000a8 	andeq	r0, r0, r8, lsr #1
    1148:	0bea9c01 	bleq	ffaa8154 <IRQ_STACK_BASE+0xbbaa8154>
    114c:	69290000 	stmdbvs	r9!, {}	; <UNPREDICTABLE>
    1150:	c9a80100 	stmibgt	r8!, {r8}
    1154:	c0000000 	andgt	r0, r0, r0
    1158:	29000014 	stmdbcs	r0, {r2, r4}
    115c:	a801006a 	stmdage	r1, {r1, r3, r5, r6}
    1160:	000000c9 	andeq	r0, r0, r9, asr #1
    1164:	000014d3 	ldrdeq	r1, [r0], -r3
    1168:	0009152a 	andeq	r1, r9, sl, lsr #10
    116c:	0012c400 	andseq	ip, r2, r0, lsl #8
    1170:	00001840 	andeq	r1, r0, r0, asr #16
    1174:	70b60100 	adcsvc	r0, r6, r0, lsl #2
    1178:	1800000b 	stmdane	r0, {r0, r1, r3}
    117c:	400012c8 	andmi	r1, r0, r8, asr #5
    1180:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    1184:	0012dc2b 	andseq	sp, r2, fp, lsr #24
    1188:	00159240 	andseq	r9, r5, r0, asr #4
    118c:	53012300 	movwpl	r2, #4864	; 0x1300
    1190:	01233001 	teqeq	r3, r1
    1194:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1198:	30015101 	andcc	r5, r1, r1, lsl #2
    119c:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    11a0:	0000eb09 	andeq	lr, r0, r9, lsl #22
    11a4:	0000d62c 	andeq	sp, r0, ip, lsr #12
    11a8:	0012dc00 	andseq	sp, r2, r0, lsl #24
    11ac:	00002c40 	andeq	r2, r0, r0, asr #24
    11b0:	18b70100 	ldmne	r7!, {r8}
    11b4:	40001290 	mulmi	r0, r0, r2
    11b8:	000015c0 	andeq	r1, r0, r0, asr #11
    11bc:	00129818 	andseq	r9, r2, r8, lsl r8
    11c0:	0015c740 	andseq	ip, r5, r0, asr #14
    11c4:	12ac2200 	adcne	r2, ip, #0, 4
    11c8:	15ce4000 	strbne	r4, [lr]
    11cc:	0baa0000 	bleq	fea811d4 <IRQ_STACK_BASE+0xbaa811d4>
    11d0:	01230000 	teqeq	r3, r0
    11d4:	7f740750 	svcvc	0x00740750
    11d8:	00752435 	rsbseq	r2, r5, r5, lsr r4
    11dc:	c4180021 	ldrgt	r0, [r8], #-33	; 0xffffffdf
    11e0:	df400012 	svcle	0x00400012
    11e4:	18000015 	stmdane	r0, {r0, r2, r4}
    11e8:	4000130c 	andmi	r1, r0, ip, lsl #6
    11ec:	000015e6 	andeq	r1, r0, r6, ror #11
    11f0:	00131018 	andseq	r1, r3, r8, lsl r0
    11f4:	0015ed40 	andseq	lr, r5, r0, asr #26
    11f8:	13141800 	tstne	r4, #0, 16
    11fc:	15f44000 	ldrbne	r4, [r4, #0]!
    1200:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    1204:	fb400013 	blx	100125a <STACK_SIZE+0x80125a>
    1208:	18000015 	stmdane	r0, {r0, r2, r4}
    120c:	4000131c 	andmi	r1, r0, ip, lsl r3
    1210:	00001602 	andeq	r1, r0, r2, lsl #12
    1214:	00132819 	andseq	r2, r3, r9, lsl r8
    1218:	00160940 	andseq	r0, r6, r0, asr #18
    121c:	822d0000 	eorhi	r0, sp, #0
    1220:	01000004 	tsteq	r0, r4
    1224:	1d010123 	stfnes	f0, [r1, #-140]	; 0xffffff74
    1228:	000005a7 	andeq	r0, r0, r7, lsr #11
    122c:	1328c101 	teqne	r8, #1073741824	; 0x40000000
    1230:	08dc4000 	ldmeq	ip, {lr}^
    1234:	9c010000 	stcls	0, cr0, [r1], {-0}
    1238:	00001210 	andeq	r1, r0, r0, lsl r2
    123c:	01006929 	tsteq	r0, r9, lsr #18
    1240:	0000c9c3 	andeq	ip, r0, r3, asr #19
    1244:	00150a00 	andseq	r0, r5, r0, lsl #20
    1248:	006a2900 	rsbeq	r2, sl, r0, lsl #18
    124c:	00c9c301 	sbceq	ip, r9, r1, lsl #6
    1250:	151d0000 	ldrne	r0, [sp, #-0]
    1254:	152a0000 	strne	r0, [sl, #-0]!
    1258:	70000009 	andvc	r0, r0, r9
    125c:	18400013 	stmdane	r0, {r0, r1, r4}^
    1260:	01000000 	mrseq	r0, (UNDEF: 0)
    1264:	000c5ed1 	ldrdeq	r5, [ip], -r1
    1268:	13741800 	cmnne	r4, #0, 16
    126c:	15b94000 	ldrne	r4, [r9, #0]!
    1270:	882b0000 	stmdahi	fp!, {}	; <UNPREDICTABLE>
    1274:	92400013 	subls	r0, r0, #19
    1278:	23000015 	movwcs	r0, #21
    127c:	30015301 	andcc	r5, r1, r1, lsl #6
    1280:	01520123 	cmpeq	r2, r3, lsr #2
    1284:	51012330 	tstpl	r1, r0, lsr r3
    1288:	01233001 	teqeq	r3, r1
    128c:	eb090250 	bl	241bd4 <IRQ_STACK_SIZE+0x239bd4>
    1290:	d62c0000 	strtle	r0, [ip], -r0
    1294:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1298:	2c400013 	mcrrcs	0, 1, r0, r0, cr3
    129c:	01000000 	mrseq	r0, (UNDEF: 0)
    12a0:	0bea20d2 	bleq	ffa895f0 <IRQ_STACK_BASE+0xbba895f0>
    12a4:	13c40000 	bicne	r0, r4, #0
    12a8:	03b84000 			; <UNDEFINED> instruction: 0x03b84000
    12ac:	d7010000 	strle	r0, [r1, -r0]
    12b0:	0000119c 	muleq	r0, ip, r1
    12b4:	0000710c 	andeq	r7, r0, ip, lsl #2
    12b8:	0013c400 	andseq	ip, r3, r0, lsl #8
    12bc:	0003d040 	andeq	sp, r3, r0, asr #32
    12c0:	01250100 	teqeq	r5, r0, lsl #2
    12c4:	00000ccf 	andeq	r0, r0, pc, asr #25
    12c8:	00009e0d 	andeq	r9, r0, sp, lsl #28
    12cc:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
    12d0:	00000093 	muleq	r0, r3, r0
    12d4:	00880f00 	addeq	r0, r8, r0, lsl #30
    12d8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    12dc:	7d0e0cdf 	stcvc	12, cr0, [lr, #-892]	; 0xfffffc84
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0003d010 	andeq	sp, r3, r0, lsl r0
    12e8:	00a91100 	adceq	r1, r9, r0, lsl #2
    12ec:	15540000 	ldrbne	r0, [r4, #-0]
    12f0:	b2110000 	andslt	r0, r1, #0
    12f4:	a3000000 	movwge	r0, #0
    12f8:	12000015 	andne	r0, r0, #21
    12fc:	000000bd 	strheq	r0, [r0], -sp
    1300:	130000cd 	movwne	r0, #205	; 0xcd
    1304:	00000071 	andeq	r0, r0, r1, ror r0
    1308:	400014b0 			; <UNDEFINED> instruction: 0x400014b0
    130c:	000000ec 	andeq	r0, r0, ip, ror #1
    1310:	19012601 	stmdbne	r1, {r0, r9, sl, sp}
    1314:	1400000d 	strne	r0, [r0], #-13
    1318:	0000009e 	muleq	r0, lr, r0
    131c:	00009314 	andeq	r9, r0, r4, lsl r3
    1320:	00881400 	addeq	r1, r8, r0, lsl #8
    1324:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1328:	15000000 	strne	r0, [r0, #-0]
    132c:	400014b0 			; <UNDEFINED> instruction: 0x400014b0
    1330:	000000ec 	andeq	r0, r0, ip, ror #1
    1334:	0000a911 	andeq	sl, r0, r1, lsl r9
    1338:	0015de00 	andseq	sp, r5, r0, lsl #28
    133c:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1340:	16210000 	strtne	r0, [r1], -r0
    1344:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1348:	00000000 	andeq	r0, r0, r0
    134c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1350:	159c0000 	ldrne	r0, [ip]
    1354:	03e84000 	mvneq	r4, #0
    1358:	27010000 	strcs	r0, [r1, -r0]
    135c:	000d5f01 	andeq	r5, sp, r1, lsl #30
    1360:	009e1400 	addseq	r1, lr, r0, lsl #8
    1364:	93140000 	tstls	r4, #0
    1368:	14000000 	strne	r0, [r0], #-0
    136c:	00000088 	andeq	r0, r0, r8, lsl #1
    1370:	00007d14 	andeq	r7, r0, r4, lsl sp
    1374:	03e81000 	mvneq	r1, #0
    1378:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    137c:	75000000 	strvc	r0, [r0, #-0]
    1380:	11000016 	tstne	r0, r6, lsl r0
    1384:	000000b2 	strheq	r0, [r0], -r2
    1388:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    138c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1390:	0c000000 	stceq	0, cr0, [r0], {-0}
    1394:	00000071 	andeq	r0, r0, r1, ror r0
    1398:	40001698 	mulmi	r0, r8, r6
    139c:	00000408 	andeq	r0, r0, r8, lsl #8
    13a0:	a5012801 	strge	r2, [r1, #-2049]	; 0xfffff7ff
    13a4:	1400000d 	strne	r0, [r0], #-13
    13a8:	0000009e 	muleq	r0, lr, r0
    13ac:	00009314 	andeq	r9, r0, r4, lsl r3
    13b0:	00881400 	addeq	r1, r8, r0, lsl #8
    13b4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    13b8:	10000000 	andne	r0, r0, r0
    13bc:	00000408 	andeq	r0, r0, r8, lsl #8
    13c0:	0000a911 	andeq	sl, r0, r1, lsl r9
    13c4:	0016e500 	andseq	lr, r6, r0, lsl #10
    13c8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    13cc:	17100000 	ldrne	r0, [r0, -r0]
    13d0:	bd160000 	ldclt	0, cr0, [r6, #-0]
    13d4:	00000000 	andeq	r0, r0, r0
    13d8:	00711300 	rsbseq	r1, r1, r0, lsl #6
    13dc:	16c80000 	strbne	r0, [r8], r0
    13e0:	00204000 	eoreq	r4, r0, r0
    13e4:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    13e8:	000def01 	andeq	lr, sp, r1, lsl #30
    13ec:	009e1400 	addseq	r1, lr, r0, lsl #8
    13f0:	93140000 	tstls	r4, #0
    13f4:	14000000 	strne	r0, [r0], #-0
    13f8:	00000088 	andeq	r0, r0, r8, lsl #1
    13fc:	00007d14 	andeq	r7, r0, r4, lsl sp
    1400:	16c81500 	strbne	r1, [r8], r0, lsl #10
    1404:	00204000 	eoreq	r4, r0, r0
    1408:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    140c:	23000000 	movwcs	r0, #0
    1410:	17000017 	smladne	r0, r7, r0, r0
    1414:	000000b2 	strheq	r0, [r0], -r2
    1418:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
    141c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1420:	13000000 	movwne	r0, #0
    1424:	00000071 	andeq	r0, r0, r1, ror r0
    1428:	400016e8 	andmi	r1, r0, r8, ror #13
    142c:	000000e8 	andeq	r0, r0, r8, ror #1
    1430:	39012c01 	stmdbcc	r1, {r0, sl, fp, sp}
    1434:	1400000e 	strne	r0, [r0], #-14
    1438:	0000009e 	muleq	r0, lr, r0
    143c:	00009314 	andeq	r9, r0, r4, lsl r3
    1440:	00881400 	addeq	r1, r8, r0, lsl #8
    1444:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1448:	15000000 	strne	r0, [r0, #-0]
    144c:	400016e8 	andmi	r1, r0, r8, ror #13
    1450:	000000e8 	andeq	r0, r0, r8, ror #1
    1454:	0000a911 	andeq	sl, r0, r1, lsl r9
    1458:	00174300 	andseq	r4, r7, r0, lsl #6
    145c:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1460:	17920000 	ldrne	r0, [r2, r0]
    1464:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1468:	00000000 	andeq	r0, r0, r0
    146c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1470:	17d00000 	ldrbne	r0, [r0, r0]
    1474:	04284000 	strteq	r4, [r8], #-0
    1478:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    147c:	000e7f01 	andeq	r7, lr, r1, lsl #30
    1480:	009e1400 	addseq	r1, lr, r0, lsl #8
    1484:	93140000 	tstls	r4, #0
    1488:	14000000 	strne	r0, [r0], #-0
    148c:	00000088 	andeq	r0, r0, r8, lsl #1
    1490:	00007d14 	andeq	r7, r0, r4, lsl sp
    1494:	04281000 	strteq	r1, [r8], #-0
    1498:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    149c:	03000000 	movweq	r0, #0
    14a0:	11000018 	tstne	r0, r8, lsl r0
    14a4:	000000b2 	strheq	r0, [r0], -r2
    14a8:	00001847 	andeq	r1, r0, r7, asr #16
    14ac:	0000bd16 	andeq	fp, r0, r6, lsl sp
    14b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    14b4:	00000071 	andeq	r0, r0, r1, ror r0
    14b8:	400017d4 	ldrdmi	r1, [r0], -r4
    14bc:	00000480 	andeq	r0, r0, r0, lsl #9
    14c0:	c5012f01 	strgt	r2, [r1, #-3841]	; 0xfffff0ff
    14c4:	1400000e 	strne	r0, [r0], #-14
    14c8:	0000009e 	muleq	r0, lr, r0
    14cc:	00009314 	andeq	r9, r0, r4, lsl r3
    14d0:	00881400 	addeq	r1, r8, r0, lsl #8
    14d4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    14d8:	10000000 	andne	r0, r0, r0
    14dc:	00000480 	andeq	r0, r0, r0, lsl #9
    14e0:	0000a911 	andeq	sl, r0, r1, lsl r9
    14e4:	00188f00 	andseq	r8, r8, r0, lsl #30
    14e8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    14ec:	18d30000 	ldmne	r3, {}^	; <UNPREDICTABLE>
    14f0:	bd160000 	ldclt	0, cr0, [r6, #-0]
    14f4:	00000000 	andeq	r0, r0, r0
    14f8:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    14fc:	17f40000 	ldrbne	r0, [r4, r0]!
    1500:	04d04000 	ldrbeq	r4, [r0], #0
    1504:	30010000 	andcc	r0, r1, r0
    1508:	000f0b01 	andeq	r0, pc, r1, lsl #22
    150c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1510:	93140000 	tstls	r4, #0
    1514:	14000000 	strne	r0, [r0], #-0
    1518:	00000088 	andeq	r0, r0, r8, lsl #1
    151c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1520:	04d01000 	ldrbeq	r1, [r0], #0
    1524:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1528:	1b000000 	blne	1530 <ABORT_STACK_SIZE+0x1130>
    152c:	11000019 	tstne	r0, r9, lsl r0
    1530:	000000b2 	strheq	r0, [r0], -r2
    1534:	00001947 	andeq	r1, r0, r7, asr #18
    1538:	0000bd16 	andeq	fp, r0, r6, lsl sp
    153c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1540:	00000071 	andeq	r0, r0, r1, ror r0
    1544:	40001804 	andmi	r1, r0, r4, lsl #16
    1548:	00000510 	andeq	r0, r0, r0, lsl r5
    154c:	51013101 	tstpl	r1, r1, lsl #2
    1550:	1400000f 	strne	r0, [r0], #-15
    1554:	0000009e 	muleq	r0, lr, r0
    1558:	00009314 	andeq	r9, r0, r4, lsl r3
    155c:	00881400 	addeq	r1, r8, r0, lsl #8
    1560:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1564:	10000000 	andne	r0, r0, r0
    1568:	00000510 	andeq	r0, r0, r0, lsl r5
    156c:	0000a911 	andeq	sl, r0, r1, lsl r9
    1570:	00196f00 	andseq	r6, r9, r0, lsl #30
    1574:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1578:	19a70000 	stmibne	r7!, {}	; <UNPREDICTABLE>
    157c:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1580:	00000000 	andeq	r0, r0, r0
    1584:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1588:	18240000 	stmdane	r4!, {}	; <UNPREDICTABLE>
    158c:	05504000 	ldrbeq	r4, [r0, #-0]
    1590:	32010000 	andcc	r0, r1, #0
    1594:	000f9701 	andeq	r9, pc, r1, lsl #14
    1598:	009e1400 	addseq	r1, lr, r0, lsl #8
    159c:	93140000 	tstls	r4, #0
    15a0:	14000000 	strne	r0, [r0], #-0
    15a4:	00000088 	andeq	r0, r0, r8, lsl #1
    15a8:	00007d14 	andeq	r7, r0, r4, lsl sp
    15ac:	05501000 	ldrbeq	r1, [r0, #-0]
    15b0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    15b4:	ef000000 	svc	0x00000000
    15b8:	11000019 	tstne	r0, r9, lsl r0
    15bc:	000000b2 	strheq	r0, [r0], -r2
    15c0:	00001a27 	andeq	r1, r0, r7, lsr #20
    15c4:	0000bd16 	andeq	fp, r0, r6, lsl sp
    15c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    15cc:	00000071 	andeq	r0, r0, r1, ror r0
    15d0:	40001838 	andmi	r1, r0, r8, lsr r8
    15d4:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    15d8:	dd013301 	stcle	3, cr3, [r1, #-4]
    15dc:	1400000f 	strne	r0, [r0], #-15
    15e0:	0000009e 	muleq	r0, lr, r0
    15e4:	00009314 	andeq	r9, r0, r4, lsl r3
    15e8:	00881400 	addeq	r1, r8, r0, lsl #8
    15ec:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    15f0:	10000000 	andne	r0, r0, r0
    15f4:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    15f8:	0000a911 	andeq	sl, r0, r1, lsl r9
    15fc:	001a5f00 	andseq	r5, sl, r0, lsl #30
    1600:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1604:	1a970000 	bne	fe5c160c <IRQ_STACK_BASE+0xba5c160c>
    1608:	bd160000 	ldclt	0, cr0, [r6, #-0]
    160c:	00000000 	andeq	r0, r0, r0
    1610:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1614:	183c0000 	ldmdane	ip!, {}	; <UNPREDICTABLE>
    1618:	06084000 	streq	r4, [r8], -r0
    161c:	34010000 	strcc	r0, [r1], #-0
    1620:	00102301 	andseq	r2, r0, r1, lsl #6
    1624:	009e1400 	addseq	r1, lr, r0, lsl #8
    1628:	93140000 	tstls	r4, #0
    162c:	14000000 	strne	r0, [r0], #-0
    1630:	00000088 	andeq	r0, r0, r8, lsl #1
    1634:	00007d14 	andeq	r7, r0, r4, lsl sp
    1638:	06081000 	streq	r1, [r8], -r0
    163c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1640:	cf000000 	svcgt	0x00000000
    1644:	1100001a 	tstne	r0, sl, lsl r0
    1648:	000000b2 	strheq	r0, [r0], -r2
    164c:	00001b13 	andeq	r1, r0, r3, lsl fp
    1650:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1654:	0c000000 	stceq	0, cr0, [r0], {-0}
    1658:	00000071 	andeq	r0, r0, r1, ror r0
    165c:	4000186c 	andmi	r1, r0, ip, ror #16
    1660:	00000668 	andeq	r0, r0, r8, ror #12
    1664:	69013501 	stmdbvs	r1, {r0, r8, sl, ip, sp}
    1668:	14000010 	strne	r0, [r0], #-16
    166c:	0000009e 	muleq	r0, lr, r0
    1670:	00009314 	andeq	r9, r0, r4, lsl r3
    1674:	00881400 	addeq	r1, r8, r0, lsl #8
    1678:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    167c:	10000000 	andne	r0, r0, r0
    1680:	00000668 	andeq	r0, r0, r8, ror #12
    1684:	0000a911 	andeq	sl, r0, r1, lsl r9
    1688:	001b5b00 	andseq	r5, fp, r0, lsl #22
    168c:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1690:	1b930000 	blne	fe4c1698 <IRQ_STACK_BASE+0xba4c1698>
    1694:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    16a0:	18c40000 	stmiane	r4, {}^	; <UNPREDICTABLE>
    16a4:	06d04000 	ldrbeq	r4, [r0], r0
    16a8:	36010000 	strcc	r0, [r1], -r0
    16ac:	0010af01 	andseq	sl, r0, r1, lsl #30
    16b0:	009e1400 	addseq	r1, lr, r0, lsl #8
    16b4:	93140000 	tstls	r4, #0
    16b8:	14000000 	strne	r0, [r0], #-0
    16bc:	00000088 	andeq	r0, r0, r8, lsl #1
    16c0:	00007d14 	andeq	r7, r0, r4, lsl sp
    16c4:	06d01000 	ldrbeq	r1, [r0], r0
    16c8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    16cc:	cb000000 	blgt	16d4 <ABORT_STACK_SIZE+0x12d4>
    16d0:	1100001b 	tstne	r0, fp, lsl r0
    16d4:	000000b2 	strheq	r0, [r0], -r2
    16d8:	00001c0f 	andeq	r1, r0, pc, lsl #24
    16dc:	0000bd16 	andeq	fp, r0, r6, lsl sp
    16e0:	0c000000 	stceq	0, cr0, [r0], {-0}
    16e4:	00000071 	andeq	r0, r0, r1, ror r0
    16e8:	40001948 	andmi	r1, r0, r8, asr #18
    16ec:	00000728 	andeq	r0, r0, r8, lsr #14
    16f0:	f5013701 			; <UNDEFINED> instruction: 0xf5013701
    16f4:	14000010 	strne	r0, [r0], #-16
    16f8:	0000009e 	muleq	r0, lr, r0
    16fc:	00009314 	andeq	r9, r0, r4, lsl r3
    1700:	00881400 	addeq	r1, r8, r0, lsl #8
    1704:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1708:	10000000 	andne	r0, r0, r0
    170c:	00000728 	andeq	r0, r0, r8, lsr #14
    1710:	0000a911 	andeq	sl, r0, r1, lsl r9
    1714:	001c5700 	andseq	r5, ip, r0, lsl #14
    1718:	00b21100 	adcseq	r1, r2, r0, lsl #2
    171c:	1c9b0000 	ldcne	0, cr0, [fp], {0}
    1720:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1724:	00000000 	andeq	r0, r0, r0
    1728:	00711300 	rsbseq	r1, r1, r0, lsl #6
    172c:	19dc0000 	ldmibne	ip, {}^	; <UNPREDICTABLE>
    1730:	01144000 	tsteq	r4, r0
    1734:	3a010000 	bcc	4173c <IRQ_STACK_SIZE+0x3973c>
    1738:	00113f01 	andseq	r3, r1, r1, lsl #30
    173c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1740:	93140000 	tstls	r4, #0
    1744:	14000000 	strne	r0, [r0], #-0
    1748:	00000088 	andeq	r0, r0, r8, lsl #1
    174c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1750:	19dc1500 	ldmibne	ip, {r8, sl, ip}^
    1754:	01144000 	tsteq	r4, r0
    1758:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    175c:	e3000000 	movw	r0, #0
    1760:	1100001c 	tstne	r0, ip, lsl r0
    1764:	000000b2 	strheq	r0, [r0], -r2
    1768:	00001d32 	andeq	r1, r0, r2, lsr sp
    176c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1770:	13000000 	movwne	r0, #0
    1774:	00000071 	andeq	r0, r0, r1, ror r0
    1778:	40001af0 	strdmi	r1, [r0], -r0
    177c:	000000e4 	andeq	r0, r0, r4, ror #1
    1780:	89013b01 	stmdbhi	r1, {r0, r8, r9, fp, ip, sp}
    1784:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    1788:	0000009e 	muleq	r0, lr, r0
    178c:	00009314 	andeq	r9, r0, r4, lsl r3
    1790:	00881400 	addeq	r1, r8, r0, lsl #8
    1794:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1798:	15000000 	strne	r0, [r0, #-0]
    179c:	40001af0 	strdmi	r1, [r0], -r0
    17a0:	000000e4 	andeq	r0, r0, r4, ror #1
    17a4:	0000a911 	andeq	sl, r0, r1, lsl r9
    17a8:	001da300 	andseq	sl, sp, r0, lsl #6
    17ac:	00b21100 	adcseq	r1, r2, r0, lsl #2
    17b0:	1de60000 	stclne	0, cr0, [r6]
    17b4:	bd160000 	ldclt	0, cr0, [r6, #-0]
    17b8:	00000000 	andeq	r0, r0, r0
    17bc:	1be01800 	blne	ff8077c4 <IRQ_STACK_BASE+0xbb8077c4>
    17c0:	151c4000 	ldrne	r4, [ip, #-0]
    17c4:	ec180000 	ldc	0, cr0, [r8], {-0}
    17c8:	2d40001b 	stclcs	0, cr0, [r0, #-108]	; 0xffffff94
    17cc:	00000015 	andeq	r0, r0, r5, lsl r0
    17d0:	00134018 	andseq	r4, r3, r8, lsl r0
    17d4:	0015c040 	andseq	ip, r5, r0, asr #32
    17d8:	13441800 	movtne	r1, #18432	; 0x4800
    17dc:	15c74000 	strbne	r4, [r7]
    17e0:	58220000 	stmdapl	r2!, {}	; <UNPREDICTABLE>
    17e4:	ce400013 	mcrgt	0, 2, r0, cr0, cr3, {0}
    17e8:	c7000015 	smladgt	r0, r5, r0, r0
    17ec:	23000011 	movwcs	r0, #17
    17f0:	74075001 	strvc	r5, [r7], #-1
    17f4:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    17f8:	18002100 	stmdane	r0, {r8, sp}
    17fc:	40001370 	andmi	r1, r0, r0, ror r3
    1800:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1804:	0013b818 	andseq	fp, r3, r8, lsl r8
    1808:	0015e640 	andseq	lr, r5, r0, asr #12
    180c:	13bc1800 			; <UNDEFINED> instruction: 0x13bc1800
    1810:	15ed4000 	strbne	r4, [sp, #0]!
    1814:	c0180000 	andsgt	r0, r8, r0
    1818:	f4400013 	vst4.8	{d16-d19}, [r0 :64], r3
    181c:	18000015 	stmdane	r0, {r0, r2, r4}
    1820:	40001bf0 	strdmi	r1, [r0], -r0
    1824:	000015fb 	strdeq	r1, [r0], -fp
    1828:	001bf418 	andseq	pc, fp, r8, lsl r4	; <UNPREDICTABLE>
    182c:	00160240 	andseq	r0, r6, r0, asr #4
    1830:	1bf81800 	blne	ffe07838 <IRQ_STACK_BASE+0xbbe07838>
    1834:	16104000 	ldrne	r4, [r0], -r0
    1838:	04190000 	ldreq	r0, [r9], #-0
    183c:	0940001c 	stmdbeq	r0, {r2, r3, r4}^
    1840:	00000016 	andeq	r0, r0, r6, lsl r0
    1844:	0002f51d 	andeq	pc, r2, sp, lsl r5	; <UNPREDICTABLE>
    1848:	04df0100 	ldrbeq	r0, [pc], #256	; 1850 <ABORT_STACK_SIZE+0x1450>
    184c:	e040001c 	sub	r0, r0, ip, lsl r0
    1850:	01000000 	mrseq	r0, (UNDEF: 0)
    1854:	00139b9c 	mulseq	r3, ip, fp
    1858:	00692900 	rsbeq	r2, r9, r0, lsl #18
    185c:	00c9e101 	sbceq	lr, r9, r1, lsl #2
    1860:	1e130000 	cdpne	0, 1, cr0, cr3, cr0, {0}
    1864:	6a290000 	bvs	a4186c <STACK_SIZE+0x24186c>
    1868:	c9e10100 	stmibgt	r1!, {r8}^
    186c:	26000000 	strcs	r0, [r0], -r0
    1870:	2a00001e 	bcs	18f0 <ABORT_STACK_SIZE+0x14f0>
    1874:	00000915 	andeq	r0, r0, r5, lsl r9
    1878:	40001c4c 	andmi	r1, r0, ip, asr #24
    187c:	00000018 	andeq	r0, r0, r8, lsl r0
    1880:	127bf001 	rsbsne	pc, fp, #1
    1884:	50180000 	andspl	r0, r8, r0
    1888:	b940001c 	stmdblt	r0, {r2, r3, r4}^
    188c:	2b000015 	blcs	18e8 <ABORT_STACK_SIZE+0x14e8>
    1890:	40001c64 	andmi	r1, r0, r4, ror #24
    1894:	00001592 	muleq	r0, r2, r5
    1898:	01530123 	cmpeq	r3, r3, lsr #2
    189c:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    18a0:	01233001 	teqeq	r3, r1
    18a4:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    18a8:	09025001 	stmdbeq	r2, {r0, ip, lr}
    18ac:	2a0000eb 	bcs	1c60 <ABORT_STACK_SIZE+0x1860>
    18b0:	0000088d 	andeq	r0, r0, sp, lsl #17
    18b4:	40001c88 	andmi	r1, r0, r8, lsl #25
    18b8:	00000048 	andeq	r0, r0, r8, asr #32
    18bc:	12fbfe01 	rscsne	pc, fp, #1, 28
    18c0:	a0220000 	eorge	r0, r2, r0
    18c4:	9240001c 	subls	r0, r0, #28
    18c8:	b0000015 	andlt	r0, r0, r5, lsl r0
    18cc:	23000012 	movwcs	r0, #18
    18d0:	0a035201 	beq	d60dc <IRQ_STACK_SIZE+0xce0dc>
    18d4:	01230120 	teqeq	r3, r0, lsr #2
    18d8:	100a0351 	andne	r0, sl, r1, asr r3
    18dc:	50012301 	andpl	r2, r1, r1, lsl #6
    18e0:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    18e4:	001cb822 	andseq	fp, ip, r2, lsr #16
    18e8:	00159240 	andseq	r9, r5, r0, asr #4
    18ec:	0012ce00 	andseq	ip, r2, r0, lsl #28
    18f0:	53012300 	movwpl	r2, #4864	; 0x1300
    18f4:	01233001 	teqeq	r3, r1
    18f8:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    18fc:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1900:	cc2200e9 	stcgt	0, cr0, [r2], #-932	; 0xfffffc5c
    1904:	9240001c 	subls	r0, r0, #28
    1908:	f1000015 	cps	#21
    190c:	23000012 	movwcs	r0, #18
    1910:	30015301 	andcc	r5, r1, r1, lsl #6
    1914:	01520123 	cmpeq	r2, r3, lsr #2
    1918:	51012330 	tstpl	r1, r0, lsr r3
    191c:	01233101 	teqeq	r3, r1, lsl #2
    1920:	eb090250 	bl	242268 <IRQ_STACK_SIZE+0x23a268>
    1924:	1cd01800 	ldclne	8, cr1, [r0], {0}
    1928:	15b24000 	ldrne	r4, [r2, #0]!
    192c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1930:	40001c14 	andmi	r1, r0, r4, lsl ip
    1934:	000015c0 	andeq	r1, r0, r0, asr #11
    1938:	001c1c18 	andseq	r1, ip, r8, lsl ip
    193c:	0015c740 	andseq	ip, r5, r0, asr #14
    1940:	1c201800 	stcne	8, cr1, [r0], #-0
    1944:	15e64000 	strbne	r4, [r6, #0]!
    1948:	34220000 	strtcc	r0, [r2], #-0
    194c:	1740001c 	smlaldne	r0, r0, ip, r0	; <UNPREDICTABLE>
    1950:	2f000016 	svccs	0x00000016
    1954:	23000013 	movwcs	r0, #19
    1958:	74075001 	strvc	r5, [r7], #-1
    195c:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1960:	18002100 	stmdane	r0, {r8, sp}
    1964:	40001c4c 	andmi	r1, r0, ip, asr #24
    1968:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    196c:	001c7822 	andseq	r7, ip, r2, lsr #16
    1970:	00159240 	andseq	r9, r5, r0, asr #4
    1974:	00135b00 	andseq	r5, r3, r0, lsl #22
    1978:	53012300 	movwpl	r2, #4864	; 0x1300
    197c:	01233001 	teqeq	r3, r1
    1980:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1984:	30015101 	andcc	r5, r1, r1, lsl #2
    1988:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    198c:	1800e809 	stmdane	r0, {r0, r3, fp, sp, lr, pc}
    1990:	40001c7c 	andmi	r1, r0, ip, ror ip
    1994:	000015ed 	andeq	r1, r0, sp, ror #11
    1998:	001c8018 	andseq	r8, ip, r8, lsl r0
    199c:	0015f440 	andseq	pc, r5, r0, asr #8
    19a0:	1c841800 	stcne	8, cr1, [r4], {0}
    19a4:	00de4000 	sbcseq	r4, lr, r0
    19a8:	88180000 	ldmdahi	r8, {}	; <UNPREDICTABLE>
    19ac:	fb40001c 	blx	1001a26 <STACK_SIZE+0x801a26>
    19b0:	18000015 	stmdane	r0, {r0, r2, r4}
    19b4:	40001cd4 	ldrdmi	r1, [r0], -r4
    19b8:	00001602 	andeq	r1, r0, r2, lsl #12
    19bc:	001cd818 	andseq	sp, ip, r8, lsl r8
    19c0:	00161040 	andseq	r1, r6, r0, asr #32
    19c4:	1ce41900 	stclne	9, cr1, [r4]
    19c8:	16094000 	strne	r4, [r9], -r0
    19cc:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    19d0:	00000554 	andeq	r0, r0, r4, asr r5
    19d4:	e4010401 	str	r0, [r1], #-1025	; 0xfffffbff
    19d8:	f840001c 			; <UNDEFINED> instruction: 0xf840001c
    19dc:	01000000 	mrseq	r0, (UNDEF: 0)
    19e0:	00151c9c 	mulseq	r5, ip, ip
    19e4:	00692f00 	rsbeq	r2, r9, r0, lsl #30
    19e8:	c9010601 	stmdbgt	r1, {r0, r9, sl}
    19ec:	5d000000 	stcpl	0, cr0, [r0, #-0]
    19f0:	2f00001e 	svccs	0x0000001e
    19f4:	0601006a 	streq	r0, [r1], -sl, rrx
    19f8:	0000c901 	andeq	ip, r0, r1, lsl #18
    19fc:	001e7000 	andseq	r7, lr, r0
    1a00:	09151300 	ldmdbeq	r5, {r8, r9, ip}
    1a04:	1d280000 	stcne	0, cr0, [r8, #-0]
    1a08:	00184000 	andseq	r4, r8, r0
    1a0c:	14010000 	strne	r0, [r1], #-0
    1a10:	00140a01 	andseq	r0, r4, r1, lsl #20
    1a14:	1d2c1800 	stcne	8, cr1, [ip, #-0]
    1a18:	15b94000 	ldrne	r4, [r9, #0]!
    1a1c:	402b0000 	eormi	r0, fp, r0
    1a20:	9240001d 	subls	r0, r0, #29
    1a24:	23000015 	movwcs	r0, #21
    1a28:	30015301 	andcc	r5, r1, r1, lsl #6
    1a2c:	01520123 	cmpeq	r2, r3, lsr #2
    1a30:	51012330 	tstpl	r1, r0, lsr r3
    1a34:	01233001 	teqeq	r3, r1
    1a38:	eb090250 	bl	242380 <IRQ_STACK_SIZE+0x23a380>
    1a3c:	d6300000 	ldrtle	r0, [r0], -r0
    1a40:	40000000 	andmi	r0, r0, r0
    1a44:	2c40001d 	mcrrcs	0, 1, r0, r0, cr13
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	8d130115 	ldfhis	f0, [r3, #-84]	; 0xffffffac
    1a50:	80000008 	andhi	r0, r0, r8
    1a54:	4840001d 	stmdami	r0, {r0, r2, r3, r4}^
    1a58:	01000000 	mrseq	r0, (UNDEF: 0)
    1a5c:	149f011d 	ldrne	r0, [pc], #285	; 1a64 <ABORT_STACK_SIZE+0x1664>
    1a60:	98220000 	stmdals	r2!, {}	; <UNPREDICTABLE>
    1a64:	9240001d 	subls	r0, r0, #29
    1a68:	50000015 	andpl	r0, r0, r5, lsl r0
    1a6c:	23000014 	movwcs	r0, #20
    1a70:	0a035201 	beq	d627c <IRQ_STACK_SIZE+0xce27c>
    1a74:	01230120 	teqeq	r3, r0, lsr #2
    1a78:	100a0351 	andne	r0, sl, r1, asr r3
    1a7c:	50012301 	andpl	r2, r1, r1, lsl #6
    1a80:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1a84:	001db022 	andseq	fp, sp, r2, lsr #32
    1a88:	00159240 	andseq	r9, r5, r0, asr #4
    1a8c:	00147000 	andseq	r7, r4, r0
    1a90:	53012300 	movwpl	r2, #4864	; 0x1300
    1a94:	23007402 	movwcs	r7, #1026	; 0x402
    1a98:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    1a9c:	50012300 	andpl	r2, r1, r0, lsl #6
    1aa0:	00e90902 	rsceq	r0, r9, r2, lsl #18
    1aa4:	001dc422 	andseq	ip, sp, r2, lsr #8
    1aa8:	00159240 	andseq	r9, r5, r0, asr #4
    1aac:	00149500 	andseq	r9, r4, r0, lsl #10
    1ab0:	53012300 	movwpl	r2, #4864	; 0x1300
    1ab4:	23007402 	movwcs	r7, #1026	; 0x402
    1ab8:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    1abc:	51012300 	mrspl	r2, SP_irq
    1ac0:	01233101 	teqeq	r3, r1, lsl #2
    1ac4:	eb090250 	bl	24240c <IRQ_STACK_SIZE+0x23a40c>
    1ac8:	1dc81800 	stclne	8, cr1, [r8]
    1acc:	15b24000 	ldrne	r4, [r2, #0]!
    1ad0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1ad4:	40001cf4 	strdmi	r1, [r0], -r4
    1ad8:	000015c0 	andeq	r1, r0, r0, asr #11
    1adc:	001cfc18 	andseq	pc, ip, r8, lsl ip	; <UNPREDICTABLE>
    1ae0:	0015c740 	andseq	ip, r5, r0, asr #14
    1ae4:	1d102200 	lfmne	f2, 4, [r0, #-0]
    1ae8:	15ce4000 	strbne	r4, [lr]
    1aec:	14ca0000 	strbne	r0, [sl], #0
    1af0:	01230000 	teqeq	r3, r0
    1af4:	7f740750 	svcvc	0x00740750
    1af8:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1afc:	28180021 	ldmdacs	r8, {r0, r5}
    1b00:	df40001d 	svcle	0x0040001d
    1b04:	18000015 	stmdane	r0, {r0, r2, r4}
    1b08:	40001d70 	andmi	r1, r0, r0, ror sp
    1b0c:	000015e6 	andeq	r1, r0, r6, ror #11
    1b10:	001d7418 	andseq	r7, sp, r8, lsl r4
    1b14:	0015ed40 	andseq	lr, r5, r0, asr #26
    1b18:	1d781800 	ldclne	8, cr1, [r8, #-0]
    1b1c:	15f44000 	ldrbne	r4, [r4, #0]!
    1b20:	7c180000 	ldcvc	0, cr0, [r8], {-0}
    1b24:	de40001d 	mcrle	0, 2, r0, cr0, cr13, {0}
    1b28:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1b2c:	40001d80 	andmi	r1, r0, r0, lsl #27
    1b30:	000015fb 	strdeq	r1, [r0], -fp
    1b34:	001dcc18 	andseq	ip, sp, r8, lsl ip
    1b38:	00160240 	andseq	r0, r6, r0, asr #4
    1b3c:	1dd01800 	ldclne	8, cr1, [r0]
    1b40:	16104000 	ldrne	r4, [r0], -r0
    1b44:	dc190000 	ldcle	0, cr0, [r9], {-0}
    1b48:	0940001d 	stmdbeq	r0, {r0, r2, r3, r4}^
    1b4c:	00000016 	andeq	r0, r0, r6, lsl r0
    1b50:	00049a31 	andeq	r9, r4, r1, lsr sl
    1b54:	2da70200 	sfmcs	f0, 4, [r7]
    1b58:	32000015 	andcc	r0, r0, #21
    1b5c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1b60:	05e13100 	strbeq	r3, [r1, #256]!	; 0x100
    1b64:	aa020000 	bge	81b6c <IRQ_STACK_SIZE+0x79b6c>
    1b68:	0000153e 	andeq	r1, r0, lr, lsr r5
    1b6c:	00003c32 	andeq	r3, r0, r2, lsr ip
    1b70:	7b330000 	blvc	cc1b78 <STACK_SIZE+0x4c1b78>
    1b74:	02000003 	andeq	r0, r0, #3
    1b78:	00003ccb 	andeq	r3, r0, fp, asr #25
    1b7c:	00155300 	andseq	r5, r5, r0, lsl #6
    1b80:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1b84:	33000000 	movwcc	r0, #0
    1b88:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    1b8c:	003cca02 	eorseq	ip, ip, r2, lsl #20
    1b90:	15680000 	strbne	r0, [r8, #-0]!
    1b94:	3c320000 	ldccc	0, cr0, [r2], #-0
    1b98:	00000000 	andeq	r0, r0, r0
    1b9c:	00036d33 	andeq	r6, r3, r3, lsr sp
    1ba0:	3cc80200 	sfmcc	f0, 2, [r8], {0}
    1ba4:	7d000000 	stcvc	0, cr0, [r0, #-0]
    1ba8:	32000015 	andcc	r0, r0, #21
    1bac:	0000003c 	andeq	r0, r0, ip, lsr r0
    1bb0:	060e3300 	streq	r3, [lr], -r0, lsl #6
    1bb4:	c9020000 	stmdbgt	r2, {}	; <UNPREDICTABLE>
    1bb8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1bbc:	00001592 	muleq	r0, r2, r5
    1bc0:	00003c32 	andeq	r3, r0, r2, lsr ip
    1bc4:	24310000 	ldrtcs	r0, [r1], #-0
    1bc8:	02000003 	andeq	r0, r0, #3
    1bcc:	0015b241 	andseq	fp, r5, r1, asr #4
    1bd0:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1bd4:	c9320000 	ldmdbgt	r2!, {}	; <UNPREDICTABLE>
    1bd8:	32000000 	andcc	r0, r0, #0
    1bdc:	000000c9 	andeq	r0, r0, r9, asr #1
    1be0:	0000c932 	andeq	ip, r0, r2, lsr r9
    1be4:	f5340000 			; <UNDEFINED> instruction: 0xf5340000
    1be8:	02000003 	andeq	r0, r0, #3
    1bec:	03b1346e 			; <UNDEFINED> instruction: 0x03b1346e
    1bf0:	6f020000 	svcvs	0x00020000
    1bf4:	00044634 	andeq	r4, r4, r4, lsr r6
    1bf8:	348d0200 	strcc	r0, [sp], #512	; 0x200
    1bfc:	0000061d 	andeq	r0, r0, sp, lsl r6
    1c00:	26318c02 	ldrtcs	r8, [r1], -r2, lsl #24
    1c04:	02000004 	andeq	r0, r0, #4
    1c08:	0015df9d 	mulseq	r5, sp, pc	; <UNPREDICTABLE>
    1c0c:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1c10:	34000000 	strcc	r0, [r0], #-0
    1c14:	00000519 	andeq	r0, r0, r9, lsl r5
    1c18:	8d349402 	cfldrshi	mvf9, [r4, #-8]!
    1c1c:	02000004 	andeq	r0, r0, #4
    1c20:	04d034a6 	ldrbeq	r3, [r0], #1190	; 0x4a6
    1c24:	b1020000 	mrslt	r0, (UNDEF: 2)
    1c28:	00032f34 	andeq	r2, r3, r4, lsr pc
    1c2c:	34930200 	ldrcc	r0, [r3], #512	; 0x200
    1c30:	000004c4 	andeq	r0, r0, r4, asr #9
    1c34:	ed34a502 	cfldr32	mvfx10, [r4, #-8]!
    1c38:	02000005 	andeq	r0, r0, #5
    1c3c:	0469348a 	strbteq	r3, [r9], #-1162	; 0xfffffb76
    1c40:	92020000 	andls	r0, r2, #0
    1c44:	00038c34 	andeq	r8, r3, r4, lsr ip
    1c48:	358b0200 	strcc	r0, [fp, #512]	; 0x200
    1c4c:	000005c9 	andeq	r0, r0, r9, asr #11
    1c50:	3c329802 	ldccc	8, cr9, [r2], #-8
    1c54:	00000000 	andeq	r0, r0, r0
    1c58:	00038c00 	andeq	r8, r3, r0, lsl #24
    1c5c:	87000400 	strhi	r0, [r0, -r0, lsl #8]
    1c60:	04000004 	streq	r0, [r0], #-4
    1c64:	00013301 	andeq	r3, r1, r1, lsl #6
    1c68:	07200100 	streq	r0, [r0, -r0, lsl #2]!
    1c6c:	02950000 	addseq	r0, r5, #0
    1c70:	1ddc0000 	ldclne	0, cr0, [ip]
    1c74:	02804000 	addeq	r4, r0, #0
    1c78:	035b0000 	cmpeq	fp, #0
    1c7c:	01020000 	mrseq	r0, (UNDEF: 2)
    1c80:	00008c06 	andeq	r8, r0, r6, lsl #24
    1c84:	08010200 	stmdaeq	r1, {r9}
    1c88:	0000008a 	andeq	r0, r0, sl, lsl #1
    1c8c:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    1c90:	02000002 	andeq	r0, r0, #2
    1c94:	00390702 	eorseq	r0, r9, r2, lsl #14
    1c98:	04030000 	streq	r0, [r3], #-0
    1c9c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    1ca0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1ca4:	00000126 	andeq	r0, r0, r6, lsr #2
    1ca8:	00050802 	andeq	r0, r5, r2, lsl #16
    1cac:	02000002 	andeq	r0, r0, #2
    1cb0:	011c0708 	tsteq	ip, r8, lsl #14
    1cb4:	04020000 	streq	r0, [r2], #-0
    1cb8:	00020505 	andeq	r0, r2, r5, lsl #10
    1cbc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1cc0:	000001ec 	andeq	r0, r0, ip, ror #3
    1cc4:	21070402 	tstcs	r7, r2, lsl #8
    1cc8:	02000001 	andeq	r0, r0, #1
    1ccc:	00930801 	addseq	r0, r3, r1, lsl #16
    1cd0:	47040000 	strmi	r0, [r4, -r0]
    1cd4:	01000007 	tsteq	r0, r7
    1cd8:	001ddc15 	andseq	sp, sp, r5, lsl ip
    1cdc:	00001840 	andeq	r1, r0, r0, asr #16
    1ce0:	9d9c0100 	ldflss	f0, [ip]
    1ce4:	05000000 	streq	r0, [r0, #-0]
    1ce8:	01006e65 	tsteq	r0, r5, ror #28
    1cec:	00004115 	andeq	r4, r0, r5, lsl r1
    1cf0:	001ea700 	andseq	sl, lr, r0, lsl #14
    1cf4:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
    1cf8:	01000007 	tsteq	r0, r7
    1cfc:	001df41a 	andseq	pc, sp, sl, lsl r4	; <UNPREDICTABLE>
    1d00:	00001440 	andeq	r1, r0, r0, asr #8
    1d04:	cd9c0100 	ldfgts	f0, [ip]
    1d08:	06000000 	streq	r0, [r0], -r0
    1d0c:	000006ec 	andeq	r0, r0, ip, ror #13
    1d10:	00411a01 	subeq	r1, r1, r1, lsl #20
    1d14:	50010000 	andpl	r0, r1, r0
    1d18:	00001c06 	andeq	r1, r0, r6, lsl #24
    1d1c:	411a0100 	tstmi	sl, r0, lsl #2
    1d20:	01000000 	mrseq	r0, (UNDEF: 0)
    1d24:	46040051 			; <UNDEFINED> instruction: 0x46040051
    1d28:	01000006 	tsteq	r0, r6
    1d2c:	001e081f 	andseq	r0, lr, pc, lsl r8
    1d30:	00001840 	andeq	r1, r0, r0, asr #16
    1d34:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    1d38:	07000000 	streq	r0, [r0, -r0]
    1d3c:	000006ec 	andeq	r0, r0, ip, ror #13
    1d40:	00411f01 	subeq	r1, r1, r1, lsl #30
    1d44:	1ec80000 	cdpne	0, 12, cr0, cr8, cr0, {0}
    1d48:	3a060000 	bcc	181d50 <IRQ_STACK_SIZE+0x179d50>
    1d4c:	01000006 	tsteq	r0, r6
    1d50:	0000411f 	andeq	r4, r0, pc, lsl r1
    1d54:	00510100 	subseq	r0, r1, r0, lsl #2
    1d58:	0006f204 	andeq	pc, r6, r4, lsl #4
    1d5c:	20240100 	eorcs	r0, r4, r0, lsl #2
    1d60:	4c40001e 	mcrrmi	0, 1, r0, r0, cr14
    1d64:	01000000 	mrseq	r0, (UNDEF: 0)
    1d68:	0001319c 	muleq	r1, ip, r1
    1d6c:	06ec0600 	strbteq	r0, [ip], r0, lsl #12
    1d70:	24010000 	strcs	r0, [r1], #-0
    1d74:	00000041 	andeq	r0, r0, r1, asr #32
    1d78:	65075001 	strvs	r5, [r7, #-1]
    1d7c:	01000007 	tsteq	r0, r7
    1d80:	00004124 	andeq	r4, r0, r4, lsr #2
    1d84:	001ee900 	andseq	lr, lr, r0, lsl #18
    1d88:	a4040000 	strge	r0, [r4], #-0
    1d8c:	01000006 	tsteq	r0, r6
    1d90:	001e6c30 	andseq	r6, lr, r0, lsr ip
    1d94:	00004c40 	andeq	r4, r0, r0, asr #24
    1d98:	639c0100 	orrsvs	r0, ip, #0, 2
    1d9c:	06000001 	streq	r0, [r0], -r1
    1da0:	000006ec 	andeq	r0, r0, ip, ror #13
    1da4:	00413001 	subeq	r3, r1, r1
    1da8:	50010000 	andpl	r0, r1, r0
    1dac:	00076507 	andeq	r6, r7, r7, lsl #10
    1db0:	41300100 	teqmi	r0, r0, lsl #2
    1db4:	23000000 	movwcs	r0, #0
    1db8:	0000001f 	andeq	r0, r0, pc, lsl r0
    1dbc:	00068004 	andeq	r8, r6, r4
    1dc0:	b83c0100 	ldmdalt	ip!, {r8}
    1dc4:	8440001e 	strbhi	r0, [r0], #-30	; 0xffffffe2
    1dc8:	01000000 	mrseq	r0, (UNDEF: 0)
    1dcc:	0001a69c 	muleq	r1, ip, r6
    1dd0:	06ec0700 	strbteq	r0, [ip], r0, lsl #14
    1dd4:	3c010000 	stccc	0, cr0, [r1], {-0}
    1dd8:	00000041 	andeq	r0, r0, r1, asr #32
    1ddc:	00001f5d 	andeq	r1, r0, sp, asr pc
    1de0:	00076507 	andeq	r6, r7, r7, lsl #10
    1de4:	413c0100 	teqmi	ip, r0, lsl #2
    1de8:	97000000 	strls	r0, [r0, -r0]
    1dec:	0700001f 	smladeq	r0, pc, r0, r0	; <UNPREDICTABLE>
    1df0:	0000063a 	andeq	r0, r0, sl, lsr r6
    1df4:	00413c01 	subeq	r3, r1, r1, lsl #24
    1df8:	1fd10000 	svcne	0x00d10000
    1dfc:	04000000 	streq	r0, [r0], #-0
    1e00:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    1e04:	1f3c4801 	svcne	0x003c4801
    1e08:	008c4000 	addeq	r4, ip, r0
    1e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1e10:	000001e9 	andeq	r0, r0, r9, ror #3
    1e14:	0006ec07 	andeq	lr, r6, r7, lsl #24
    1e18:	41480100 	mrsmi	r0, (UNDEF: 88)
    1e1c:	0b000000 	bleq	1e24 <ABORT_STACK_SIZE+0x1a24>
    1e20:	07000020 	streq	r0, [r0, -r0, lsr #32]
    1e24:	00000765 	andeq	r0, r0, r5, ror #14
    1e28:	00414801 	subeq	r4, r1, r1, lsl #16
    1e2c:	20450000 	subcs	r0, r5, r0
    1e30:	5e070000 	cdppl	0, 0, cr0, cr7, cr0, {0}
    1e34:	01000007 	tsteq	r0, r7
    1e38:	00004148 	andeq	r4, r0, r8, asr #2
    1e3c:	00207f00 	eoreq	r7, r0, r0, lsl #30
    1e40:	04040000 	streq	r0, [r4], #-0
    1e44:	01000001 	tsteq	r0, r1
    1e48:	001fc854 	andseq	ip, pc, r4, asr r8	; <UNPREDICTABLE>
    1e4c:	00004840 	andeq	r4, r0, r0, asr #16
    1e50:	1d9c0100 	ldfnes	f0, [ip]
    1e54:	07000002 	streq	r0, [r0, -r2]
    1e58:	000006ec 	andeq	r0, r0, ip, ror #13
    1e5c:	00415401 	subeq	r5, r1, r1, lsl #8
    1e60:	20b90000 	adcscs	r0, r9, r0
    1e64:	65070000 	strvs	r0, [r7, #-0]
    1e68:	01000007 	tsteq	r0, r7
    1e6c:	00004154 	andeq	r4, r0, r4, asr r1
    1e70:	0020e500 	eoreq	lr, r0, r0, lsl #10
    1e74:	07080000 	streq	r0, [r8, -r0]
    1e78:	01000007 	tsteq	r0, r7
    1e7c:	00004860 	andeq	r4, r0, r0, ror #16
    1e80:	00201000 	eoreq	r1, r0, r0
    1e84:	00001c40 	andeq	r1, r0, r0, asr #24
    1e88:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    1e8c:	07000002 	streq	r0, [r0, -r2]
    1e90:	000006ec 	andeq	r0, r0, ip, ror #13
    1e94:	00416001 	subeq	r6, r1, r1
    1e98:	211f0000 	tstcs	pc, r0
    1e9c:	04000000 	streq	r0, [r0], #-0
    1ea0:	00000022 	andeq	r0, r0, r2, lsr #32
    1ea4:	202c6501 	eorcs	r6, ip, r1, lsl #10
    1ea8:	00184000 	andseq	r4, r8, r0
    1eac:	9c010000 	stcls	0, cr0, [r1], {-0}
    1eb0:	00000278 	andeq	r0, r0, r8, ror r2
    1eb4:	0006ec07 	andeq	lr, r6, r7, lsl #24
    1eb8:	41650100 	cmnmi	r5, r0, lsl #2
    1ebc:	40000000 	andmi	r0, r0, r0
    1ec0:	06000021 	streq	r0, [r0], -r1, lsr #32
    1ec4:	0000065c 	andeq	r0, r0, ip, asr r6
    1ec8:	00416501 	subeq	r6, r1, r1, lsl #10
    1ecc:	51010000 	mrspl	r0, (UNDEF: 1)
    1ed0:	072f0400 	streq	r0, [pc, -r0, lsl #8]!
    1ed4:	6a010000 	bvs	41edc <IRQ_STACK_SIZE+0x39edc>
    1ed8:	40002044 	andmi	r2, r0, r4, asr #32
    1edc:	00000018 	andeq	r0, r0, r8, lsl r0
    1ee0:	02b99c01 	adcseq	r9, r9, #256	; 0x100
    1ee4:	6b070000 	blvs	1c1eec <IRQ_STACK_SIZE+0x1b9eec>
    1ee8:	01000007 	tsteq	r0, r7
    1eec:	0000416a 	andeq	r4, r0, sl, ror #2
    1ef0:	00216100 	eoreq	r6, r1, r0, lsl #2
    1ef4:	075e0600 	ldrbeq	r0, [lr, -r0, lsl #12]
    1ef8:	6a010000 	bvs	41f00 <IRQ_STACK_SIZE+0x39f00>
    1efc:	00000041 	andeq	r0, r0, r1, asr #32
    1f00:	65075101 	strvs	r5, [r7, #-257]	; 0xfffffeff
    1f04:	01000007 	tsteq	r0, r7
    1f08:	0000416a 	andeq	r4, r0, sl, ror #2
    1f0c:	00218200 	eoreq	r8, r1, r0, lsl #4
    1f10:	c9090000 	stmdbgt	r9, {}	; <UNPREDICTABLE>
    1f14:	c9000002 	stmdbgt	r0, {r1}
    1f18:	0a000002 	beq	1f28 <ABORT_STACK_SIZE+0x1b28>
    1f1c:	00000064 	andeq	r0, r0, r4, rrx
    1f20:	040b0003 	streq	r0, [fp], #-3
    1f24:	000002cf 	andeq	r0, r0, pc, asr #5
    1f28:	00006b0c 	andeq	r6, r0, ip, lsl #22
    1f2c:	06670d00 	strbteq	r0, [r7], -r0, lsl #26
    1f30:	03010000 	movweq	r0, #4096	; 0x1000
    1f34:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1f38:	6d600305 	stclvs	3, cr0, [r0, #-20]!	; 0xffffffec
    1f3c:	6e0d4001 	cdpvs	0, 0, cr4, cr13, cr1, {0}
    1f40:	01000006 	tsteq	r0, r6
    1f44:	0002b905 	andeq	fp, r2, r5, lsl #18
    1f48:	80030500 	andhi	r0, r3, r0, lsl #10
    1f4c:	0d40016d 	stfeqe	f0, [r0, #-436]	; 0xfffffe4c
    1f50:	00000717 	andeq	r0, r0, r7, lsl r7
    1f54:	02b90601 	adcseq	r0, r9, #1048576	; 0x100000
    1f58:	03050000 	movweq	r0, #20480	; 0x5000
    1f5c:	40016d90 	mulmi	r1, r0, sp
    1f60:	0007260d 	andeq	r2, r7, sp, lsl #12
    1f64:	b9080100 	stmdblt	r8, {r8}
    1f68:	05000002 	streq	r0, [r0, #-2]
    1f6c:	016da003 	cmneq	sp, r3
    1f70:	06770d40 	ldrbteq	r0, [r7], -r0, asr #26
    1f74:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1f78:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1f7c:	6db00305 	ldcvs	3, cr0, [r0, #20]!
    1f80:	db0d4001 	blle	351f8c <IRQ_STACK_SIZE+0x349f8c>
    1f84:	01000006 	tsteq	r0, r6
    1f88:	0002b90b 	andeq	fp, r2, fp, lsl #18
    1f8c:	d0030500 	andle	r0, r3, r0, lsl #10
    1f90:	0d40016d 	stfeqe	f0, [r0, #-436]	; 0xfffffe4c
    1f94:	0000069b 	muleq	r0, fp, r6
    1f98:	02b90d01 	adcseq	r0, r9, #1, 26	; 0x40
    1f9c:	03050000 	movweq	r0, #20480	; 0x5000
    1fa0:	40016de0 	andmi	r6, r1, r0, ror #27
    1fa4:	0006d30d 	andeq	sp, r6, sp, lsl #6
    1fa8:	b90f0100 	stmdblt	pc, {r8}	; <UNPREDICTABLE>
    1fac:	05000002 	streq	r0, [r0, #-2]
    1fb0:	016dc003 	cmneq	sp, r3
    1fb4:	07400d40 	strbeq	r0, [r0, -r0, asr #26]
    1fb8:	10010000 	andne	r0, r1, r0
    1fbc:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1fc0:	6d700305 	ldclvs	3, cr0, [r0, #-20]!	; 0xffffffec
    1fc4:	e40d4001 	str	r4, [sp], #-1
    1fc8:	01000006 	tsteq	r0, r6
    1fcc:	0002b912 	andeq	fp, r2, r2, lsl r9
    1fd0:	00030500 	andeq	r0, r3, r0, lsl #10
    1fd4:	0d40016e 	stfeqe	f0, [r0, #-440]	; 0xfffffe48
    1fd8:	0000063f 	andeq	r0, r0, pc, lsr r6
    1fdc:	02b91301 	adcseq	r1, r9, #67108864	; 0x4000000
    1fe0:	03050000 	movweq	r0, #20480	; 0x5000
    1fe4:	40016df0 	strdmi	r6, [r1], -r0
    1fe8:	00163700 	andseq	r3, r6, r0, lsl #14
    1fec:	47000400 	strmi	r0, [r0, -r0, lsl #8]
    1ff0:	04000005 	streq	r0, [r0], #-5
    1ff4:	00013301 	andeq	r3, r1, r1, lsl #6
    1ff8:	08510100 	ldmdaeq	r1, {r8}^
    1ffc:	02950000 	addseq	r0, r5, #0
    2000:	205c0000 	subscs	r0, ip, r0
    2004:	1c344000 	ldcne	0, cr4, [r4], #-0
    2008:	03d00000 	bicseq	r0, r0, #0
    200c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2010:	000a7604 	andeq	r7, sl, r4, lsl #12
    2014:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    2018:	00746e69 	rsbseq	r6, r4, r9, ror #28
    201c:	8c060102 	stfhis	f0, [r6], {2}
    2020:	02000000 	andeq	r0, r0, #0
    2024:	008a0801 	addeq	r0, sl, r1, lsl #16
    2028:	02020000 	andeq	r0, r2, #0
    202c:	00023d05 	andeq	r3, r2, r5, lsl #26
    2030:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2034:	00000039 	andeq	r0, r0, r9, lsr r0
    2038:	26070402 	strcs	r0, [r7], -r2, lsl #8
    203c:	02000001 	andeq	r0, r0, #1
    2040:	02000508 	andeq	r0, r0, #8, 10	; 0x2000000
    2044:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2048:	00011c07 	andeq	r1, r1, r7, lsl #24
    204c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    2050:	00000205 	andeq	r0, r0, r5, lsl #4
    2054:	ec070402 	cfstrs	mvf0, [r7], {2}
    2058:	04000001 	streq	r0, [r0], #-1
    205c:	07040204 	streq	r0, [r4, -r4, lsl #4]
    2060:	00000121 	andeq	r0, r0, r1, lsr #2
    2064:	003a0405 	eorseq	r0, sl, r5, lsl #8
    2068:	04050000 	streq	r0, [r5], #-0
    206c:	00000087 	andeq	r0, r0, r7, lsl #1
    2070:	93080102 	movwls	r0, #33026	; 0x8102
    2074:	05000000 	streq	r0, [r0, #-0]
    2078:	00009404 	andeq	r9, r0, r4, lsl #8
    207c:	00870600 	addeq	r0, r7, r0, lsl #12
    2080:	b3070000 	movwlt	r0, #28672	; 0x7000
    2084:	02000008 	andeq	r0, r0, #8
    2088:	0000a428 	andeq	sl, r0, r8, lsr #8
    208c:	09cf0800 	stmibeq	pc, {fp}^	; <UNPREDICTABLE>
    2090:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    2094:	0000bb00 	andeq	fp, r0, r0, lsl #22
    2098:	09420900 	stmdbeq	r2, {r8, fp}^
    209c:	00720000 	rsbseq	r0, r2, r0
    20a0:	00000000 	andeq	r0, r0, r0
    20a4:	0009d107 	andeq	sp, r9, r7, lsl #2
    20a8:	99620200 	stmdbls	r2!, {r9}^
    20ac:	0a000000 	beq	20b4 <ABORT_STACK_SIZE+0x1cb4>
    20b0:	2f560320 	svccs	0x00560320
    20b4:	0b000001 	bleq	20c0 <ABORT_STACK_SIZE+0x1cc0>
    20b8:	00000a46 	andeq	r0, r0, r6, asr #20
    20bc:	004f5703 	subeq	r5, pc, r3, lsl #14
    20c0:	0b000000 	bleq	20c8 <ABORT_STACK_SIZE+0x1cc8>
    20c4:	00000a4b 	andeq	r0, r0, fp, asr #20
    20c8:	004f5803 	subeq	r5, pc, r3, lsl #16
    20cc:	0b040000 	bleq	1020d4 <IRQ_STACK_SIZE+0xfa0d4>
    20d0:	000007c2 	andeq	r0, r0, r2, asr #15
    20d4:	004f5903 	subeq	r5, pc, r3, lsl #18
    20d8:	0b080000 	bleq	2020e0 <IRQ_STACK_SIZE+0x1fa0e0>
    20dc:	000007ca 	andeq	r0, r0, sl, asr #15
    20e0:	004f5a03 	subeq	r5, pc, r3, lsl #20
    20e4:	0b0c0000 	bleq	3020ec <IRQ_STACK_SIZE+0x2fa0ec>
    20e8:	0000091b 	andeq	r0, r0, fp, lsl r9
    20ec:	004f5b03 	subeq	r5, pc, r3, lsl #22
    20f0:	0b100000 	bleq	4020f8 <IRQ_STACK_SIZE+0x3fa0f8>
    20f4:	00000923 	andeq	r0, r0, r3, lsr #18
    20f8:	004f5c03 	subeq	r5, pc, r3, lsl #24
    20fc:	0b140000 	bleq	502104 <IRQ_STACK_SIZE+0x4fa104>
    2100:	00000841 	andeq	r0, r0, r1, asr #16
    2104:	004f5d03 	subeq	r5, pc, r3, lsl #26
    2108:	0b180000 	bleq	602110 <IRQ_STACK_SIZE+0x5fa110>
    210c:	000009e8 	andeq	r0, r0, r8, ror #19
    2110:	004f5e03 	subeq	r5, pc, r3, lsl #28
    2114:	001c0000 	andseq	r0, ip, r0
    2118:	0008c907 	andeq	ip, r8, r7, lsl #18
    211c:	c65f0300 	ldrbgt	r0, [pc], -r0, lsl #6
    2120:	0c000000 	stceq	0, cr0, [r0], {-0}
    2124:	00000947 	andeq	r0, r0, r7, asr #18
    2128:	6401a201 	strvs	sl, [r1], #-513	; 0xfffffdff
    212c:	0d000001 	stceq	0, cr0, [r0, #-4]
    2130:	a2010078 	andge	r0, r1, #120	; 0x78
    2134:	0000002c 	andeq	r0, r0, ip, lsr #32
    2138:	0100790d 	tsteq	r0, sp, lsl #18
    213c:	00002ca2 	andeq	r2, r0, r2, lsr #25
    2140:	09ab0e00 	stmibeq	fp!, {r9, sl, fp}
    2144:	a2010000 	andge	r0, r1, #0
    2148:	00000048 	andeq	r0, r0, r8, asr #32
    214c:	07bd0f00 	ldreq	r0, [sp, r0, lsl #30]!
    2150:	02010000 	andeq	r0, r1, #0
    2154:	00002501 	andeq	r2, r0, r1, lsl #10
    2158:	01820300 	orreq	r0, r2, r0, lsl #6
    215c:	2b100000 	blcs	402164 <IRQ_STACK_SIZE+0x3fa164>
    2160:	01000009 	tsteq	r0, r9
    2164:	00250102 	eoreq	r0, r5, r2, lsl #2
    2168:	11000000 	mrsne	r0, (UNDEF: 0)
    216c:	00000a7d 	andeq	r0, r0, sp, ror sl
    2170:	01015001 	tsteq	r1, r1
    2174:	0000026a 	andeq	r0, r0, sl, ror #4
    2178:	01007812 	tsteq	r0, r2, lsl r8
    217c:	002c0150 	eoreq	r0, ip, r0, asr r1
    2180:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2184:	01500100 	cmpeq	r0, r0, lsl #2
    2188:	0000002c 	andeq	r0, r0, ip, lsr #32
    218c:	0009ab10 	andeq	sl, r9, r0, lsl fp
    2190:	01500100 	cmpeq	r0, r0, lsl #2
    2194:	0000002c 	andeq	r0, r0, ip, lsr #32
    2198:	0009a910 	andeq	sl, r9, r0, lsl r9
    219c:	01500100 	cmpeq	r0, r0, lsl #2
    21a0:	0000002c 	andeq	r0, r0, ip, lsr #32
    21a4:	00092b10 	andeq	r2, r9, r0, lsl fp
    21a8:	01500100 	cmpeq	r0, r0, lsl #2
    21ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    21b0:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    21b4:	2c015001 	stccs	0, cr5, [r1], {1}
    21b8:	12000000 	andne	r0, r0, #0
    21bc:	0100797a 	tsteq	r0, sl, ror r9
    21c0:	002c0150 	eoreq	r0, ip, r0, asr r1
    21c4:	51130000 	tstpl	r3, r0
    21c8:	0100000a 	tsteq	r0, sl
    21cc:	004f0152 	subeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    21d0:	06130000 	ldreq	r0, [r3], -r0
    21d4:	01000009 	tsteq	r0, r9
    21d8:	004f0152 	subeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    21dc:	9d130000 	ldcls	0, cr0, [r3, #-0]
    21e0:	01000008 	tsteq	r0, r8
    21e4:	004f0152 	subeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    21e8:	c2130000 	andsgt	r0, r3, #0
    21ec:	01000008 	tsteq	r0, r8
    21f0:	004f0153 	subeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    21f4:	a2130000 	andsge	r0, r3, #0
    21f8:	01000008 	tsteq	r0, r8
    21fc:	004f0153 	subeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    2200:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    2204:	54010073 	strpl	r0, [r1], #-115	; 0xffffff8d
    2208:	00003a01 	andeq	r3, r0, r1, lsl #20
    220c:	73791400 	cmnvc	r9, #0, 8
    2210:	01540100 	cmpeq	r4, r0, lsl #2
    2214:	0000003a 	andeq	r0, r0, sl, lsr r0
    2218:	00786314 	rsbseq	r6, r8, r4, lsl r3
    221c:	3a015401 	bcc	57228 <IRQ_STACK_SIZE+0x4f228>
    2220:	14000000 	strne	r0, [r0], #-0
    2224:	01007963 	tsteq	r0, r3, ror #18
    2228:	003a0154 	eorseq	r0, sl, r4, asr r1
    222c:	c1130000 	tstgt	r3, r0
    2230:	01000009 	tsteq	r0, r9
    2234:	026a0155 	rsbeq	r0, sl, #1073741845	; 0x40000015
    2238:	94130000 	ldrls	r0, [r3], #-0
    223c:	01000008 	tsteq	r0, r8
    2240:	027a0156 	rsbseq	r0, sl, #-2147483627	; 0x80000015
    2244:	c6130000 	ldrgt	r0, [r3], -r0
    2248:	01000009 	tsteq	r0, r9
    224c:	002c0157 	eoreq	r0, ip, r7, asr r1
    2250:	15000000 	strne	r0, [r0, #-0]
    2254:	0000003a 	andeq	r0, r0, sl, lsr r0
    2258:	0000027a 	andeq	r0, r0, sl, ror r2
    225c:	00006b16 	andeq	r6, r0, r6, lsl fp
    2260:	15001f00 	strne	r1, [r0, #-3840]	; 0xfffff100
    2264:	0000003a 	andeq	r0, r0, sl, lsr r0
    2268:	0000028a 	andeq	r0, r0, sl, lsl #5
    226c:	00006b16 	andeq	r6, r0, r6, lsl fp
    2270:	11000700 	tstne	r0, r0, lsl #14
    2274:	00000a09 	andeq	r0, r0, r9, lsl #20
    2278:	01019901 	tsteq	r1, r1, lsl #18
    227c:	0000034e 	andeq	r0, r0, lr, asr #6
    2280:	01007812 	tsteq	r0, r2, lsl r8
    2284:	002c0199 	mlaeq	ip, r9, r1, r0
    2288:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    228c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2290:	0000002c 	andeq	r0, r0, ip, lsr #32
    2294:	0009ab10 	andeq	sl, r9, r0, lsl fp
    2298:	01990100 	orrseq	r0, r9, r0, lsl #2
    229c:	0000002c 	andeq	r0, r0, ip, lsr #32
    22a0:	0009a910 	andeq	sl, r9, r0, lsl r9
    22a4:	01990100 	orrseq	r0, r9, r0, lsl #2
    22a8:	0000002c 	andeq	r0, r0, ip, lsr #32
    22ac:	00092b10 	andeq	r2, r9, r0, lsl fp
    22b0:	01990100 	orrseq	r0, r9, r0, lsl #2
    22b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    22b8:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    22bc:	2c019901 	stccs	9, cr9, [r1], {1}
    22c0:	12000000 	andne	r0, r0, #0
    22c4:	0100797a 	tsteq	r0, sl, ror r9
    22c8:	002c0199 	mlaeq	ip, r9, r1, r0
    22cc:	c2130000 	andsgt	r0, r3, #0
    22d0:	01000008 	tsteq	r0, r8
    22d4:	004f019b 	umaaleq	r0, pc, fp, r1	; <UNPREDICTABLE>
    22d8:	a2130000 	andsge	r0, r3, #0
    22dc:	01000008 	tsteq	r0, r8
    22e0:	004f019b 	umaaleq	r0, pc, fp, r1	; <UNPREDICTABLE>
    22e4:	79140000 	ldmdbvc	r4, {}	; <UNPREDICTABLE>
    22e8:	9c010073 	stcls	0, cr0, [r1], {115}	; 0x73
    22ec:	00003a01 	andeq	r3, r0, r1, lsl #20
    22f0:	73781400 	cmnvc	r8, #0, 8
    22f4:	019c0100 	orrseq	r0, ip, r0, lsl #2
    22f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    22fc:	00796314 	rsbseq	r6, r9, r4, lsl r3
    2300:	3a019c01 	bcc	6930c <IRQ_STACK_SIZE+0x6130c>
    2304:	14000000 	strne	r0, [r0], #-0
    2308:	01007863 	tsteq	r0, r3, ror #16
    230c:	003a019c 	mlaseq	sl, ip, r1, r0
    2310:	c1130000 	tstgt	r3, r0
    2314:	01000009 	tsteq	r0, r9
    2318:	026a019d 	rsbeq	r0, sl, #1073741863	; 0x40000027
    231c:	94130000 	ldrls	r0, [r3], #-0
    2320:	01000008 	tsteq	r0, r8
    2324:	027a019e 	rsbseq	r0, sl, #-2147483609	; 0x80000027
    2328:	c6130000 	ldrgt	r0, [r3], -r0
    232c:	01000009 	tsteq	r0, r9
    2330:	002c019f 	mlaeq	ip, pc, r1, r0	; <UNPREDICTABLE>
    2334:	11000000 	mrsne	r0, (UNDEF: 0)
    2338:	00000791 	muleq	r0, r1, r7
    233c:	0101b401 	tsteq	r1, r1, lsl #8
    2340:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    2344:	01007812 	tsteq	r0, r2, lsl r8
    2348:	002c01b4 	strhteq	r0, [ip], -r4
    234c:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2350:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2354:	0000002c 	andeq	r0, r0, ip, lsr #32
    2358:	0009ab10 	andeq	sl, r9, r0, lsl fp
    235c:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2360:	0000002c 	andeq	r0, r0, ip, lsr #32
    2364:	0009a910 	andeq	sl, r9, r0, lsl r9
    2368:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    236c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2370:	72747312 	rsbsvc	r7, r4, #1207959552	; 0x48000000
    2374:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2378:	00000081 	andeq	r0, r0, r1, lsl #1
    237c:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2380:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2384:	12000000 	andne	r0, r0, #0
    2388:	0100797a 	tsteq	r0, sl, ror r9
    238c:	002c01b4 	strhteq	r0, [ip], -r4
    2390:	2b130000 	blcs	4c2398 <IRQ_STACK_SIZE+0x4ba398>
    2394:	01000009 	tsteq	r0, r9
    2398:	004f01b6 	strheq	r0, [pc], #-22	; <UNPREDICTABLE>
    239c:	11000000 	mrsne	r0, (UNDEF: 0)
    23a0:	00000955 	andeq	r0, r0, r5, asr r9
    23a4:	01021201 	tsteq	r2, r1, lsl #4
    23a8:	0000042a 	andeq	r0, r0, sl, lsr #8
    23ac:	01007812 	tsteq	r0, r2, lsl r8
    23b0:	002c0212 	eoreq	r0, ip, r2, lsl r2
    23b4:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    23b8:	02120100 	andseq	r0, r2, #0, 2
    23bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    23c0:	0009ab10 	andeq	sl, r9, r0, lsl fp
    23c4:	02120100 	andseq	r0, r2, #0, 2
    23c8:	0000002c 	andeq	r0, r0, ip, lsr #32
    23cc:	0009a910 	andeq	sl, r9, r0, lsl r9
    23d0:	02120100 	andseq	r0, r2, #0, 2
    23d4:	0000002c 	andeq	r0, r0, ip, lsr #32
    23d8:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    23dc:	2c021201 	sfmcs	f1, 4, [r2], {1}
    23e0:	12000000 	andne	r0, r0, #0
    23e4:	0100797a 	tsteq	r0, sl, ror r9
    23e8:	002c0212 	eoreq	r0, ip, r2, lsl r2
    23ec:	66120000 	ldrvs	r0, [r2], -r0
    23f0:	0100746d 	tsteq	r0, sp, ror #8
    23f4:	00810212 	addeq	r0, r1, r2, lsl r2
    23f8:	14170000 	ldrne	r0, [r7], #-0
    23fc:	01007061 	tsteq	r0, r1, rrx
    2400:	00bb0214 	adcseq	r0, fp, r4, lsl r2
    2404:	0d130000 	ldceq	0, cr0, [r3, #-0]
    2408:	01000009 	tsteq	r0, r9
    240c:	042a0215 	strteq	r0, [sl], #-533	; 0xfffffdeb
    2410:	15000000 	strne	r0, [r0, #-0]
    2414:	00000087 	andeq	r0, r0, r7, lsl #1
    2418:	0000043a 	andeq	r0, r0, sl, lsr r4
    241c:	00006b16 	andeq	r6, r0, r6, lsl fp
    2420:	1800ff00 	stmdane	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    2424:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    2428:	4000205c 	andmi	r2, r0, ip, asr r0
    242c:	000007c4 	andeq	r0, r0, r4, asr #15
    2430:	072c9c01 	streq	r9, [ip, -r1, lsl #24]!
    2434:	c3190000 	tstgt	r9, #0
    2438:	a3000003 	movwge	r0, #3
    243c:	19000021 	stmdbne	r0, {r0, r5}
    2440:	000003cd 	andeq	r0, r0, sp, asr #7
    2444:	000021c4 	andeq	r2, r0, r4, asr #3
    2448:	0003d719 	andeq	sp, r3, r9, lsl r7
    244c:	0021e500 	eoreq	lr, r1, r0, lsl #10
    2450:	03e31900 	mvneq	r1, #0, 18
    2454:	22060000 	andcs	r0, r6, #0
    2458:	ef190000 	svc	0x00190000
    245c:	27000003 	strcs	r0, [r0, -r3]
    2460:	1a000022 	bne	24f0 <ABORT_STACK_SIZE+0x20f0>
    2464:	000003fa 	strdeq	r0, [r0], -sl
    2468:	1a049102 	bne	126878 <IRQ_STACK_SIZE+0x11e878>
    246c:	00000405 	andeq	r0, r0, r5, lsl #8
    2470:	17089102 	strne	r9, [r8, -r2, lsl #2]
    2474:	0004121b 	andeq	r1, r4, fp, lsl r2
    2478:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    247c:	041d1b7d 	ldreq	r1, [sp], #-2941	; 0xfffff483
    2480:	91030000 	mrsls	r0, (UNDEF: 3)
    2484:	051a7dd0 	ldreq	r7, [sl, #-3536]	; 0xfffff230
    2488:	06000004 	streq	r0, [r0], -r4
    248c:	016ab403 	cmneq	sl, r3, lsl #8
    2490:	fa1c9f40 	blx	72a198 <IRQ_STACK_SIZE+0x722198>
    2494:	03000003 	movweq	r0, #3
    2498:	0003ef1c 	andeq	lr, r3, ip, lsl pc
    249c:	e31c0300 	tst	ip, #0, 6
    24a0:	00000003 	andeq	r0, r0, r3
    24a4:	0003d71d 	andeq	sp, r3, sp, lsl r7
    24a8:	1cffff00 	ldclne	15, cr15, [pc]	; 24b0 <ABORT_STACK_SIZE+0x20b0>
    24ac:	000003cd 	andeq	r0, r0, sp, asr #7
    24b0:	03c31c00 	biceq	r1, r3, #0, 24
    24b4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    24b8:	0000034e 	andeq	r0, r0, lr, asr #6
    24bc:	40002078 	andmi	r2, r0, r8, ror r0
    24c0:	00000758 	andeq	r0, r0, r8, asr r7
    24c4:	0c021901 	stceq	9, cr1, [r2], {1}
    24c8:	19000007 	stmdbne	r0, {r0, r1, r2}
    24cc:	0000035b 	andeq	r0, r0, fp, asr r3
    24d0:	00002253 	andeq	r2, r0, r3, asr r2
    24d4:	0003651c 	andeq	r6, r3, ip, lsl r5
    24d8:	6f1d0000 	svcvs	0x001d0000
    24dc:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    24e0:	037b1cff 	cmneq	fp, #65280	; 0xff00
    24e4:	1c000000 	stcne	0, cr0, [r0], {-0}
    24e8:	00000393 	muleq	r0, r3, r3
    24ec:	039e1c03 	orrseq	r1, lr, #768	; 0x300
    24f0:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    24f4:	00000387 	andeq	r0, r0, r7, lsl #7
    24f8:	000022a4 	andeq	r2, r0, r4, lsr #5
    24fc:	0007581f 	andeq	r5, r7, pc, lsl r8
    2500:	03a92000 			; <UNDEFINED> instruction: 0x03a92000
    2504:	23220000 	teqcs	r2, #0
    2508:	821e0000 	andshi	r0, lr, #0
    250c:	78000001 	stmdavc	r0, {r0}
    2510:	90400020 	subls	r0, r0, r0, lsr #32
    2514:	01000007 	tsteq	r0, r7
    2518:	063f01bf 			; <UNDEFINED> instruction: 0x063f01bf
    251c:	99190000 	ldmdbls	r9, {}	; <UNPREDICTABLE>
    2520:	6c000001 	stcvs	0, cr0, [r0], {1}
    2524:	19000023 	stmdbne	r0, {r0, r1, r5}
    2528:	000001a3 	andeq	r0, r0, r3, lsr #3
    252c:	0000238c 	andeq	r2, r0, ip, lsl #7
    2530:	0001af19 	andeq	sl, r1, r9, lsl pc
    2534:	00236c00 	eoreq	r6, r3, r0, lsl #24
    2538:	01c71900 	biceq	r1, r7, r0, lsl #18
    253c:	23b00000 	movscs	r0, #0
    2540:	d2190000 	andsle	r0, r9, #0
    2544:	b0000001 	andlt	r0, r0, r1
    2548:	19000023 	stmdbne	r0, {r0, r1, r5}
    254c:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    2550:	000023d0 	ldrdeq	r2, [r0], -r0
    2554:	00018f19 	andeq	r8, r1, r9, lsl pc
    2558:	00240000 	eoreq	r0, r4, r0
    255c:	07901f00 	ldreq	r1, [r0, r0, lsl #30]
    2560:	dd200000 	stcle	0, cr0, [r0, #-0]
    2564:	22000001 	andcs	r0, r0, #1
    2568:	20000024 	andcs	r0, r0, r4, lsr #32
    256c:	000001e9 	andeq	r0, r0, r9, ror #3
    2570:	0000245a 	andeq	r2, r0, sl, asr r4
    2574:	0001f520 	andeq	pc, r1, r0, lsr #10
    2578:	00249200 	eoreq	r9, r4, r0, lsl #4
    257c:	02012000 	andeq	r2, r1, #0
    2580:	24ba0000 	ldrtcs	r0, [sl], #0
    2584:	0d200000 	stceq	0, cr0, [r0, #-0]
    2588:	28000002 	stmdacs	r0, {r1}
    258c:	20000025 	andcs	r0, r0, r5, lsr #32
    2590:	00000219 	andeq	r0, r0, r9, lsl r2
    2594:	00002548 	andeq	r2, r0, r8, asr #10
    2598:	00022420 	andeq	r2, r2, r0, lsr #8
    259c:	00258600 	eoreq	r8, r5, r0, lsl #12
    25a0:	022f2000 	eoreq	r2, pc, #0
    25a4:	259a0000 	ldrcs	r0, [sl]
    25a8:	3a200000 	bcc	8025b0 <STACK_SIZE+0x25b0>
    25ac:	86000002 	strhi	r0, [r0], -r2
    25b0:	1b000026 	blne	2650 <ABORT_STACK_SIZE+0x2250>
    25b4:	00000245 	andeq	r0, r0, r5, asr #4
    25b8:	7db09103 	ldfvcd	f1, [r0, #12]!
    25bc:	0002511b 	andeq	r5, r2, fp, lsl r1
    25c0:	a8910300 	ldmge	r1, {r8, r9}
    25c4:	025d217d 	subseq	r2, sp, #1073741855	; 0x4000001f
    25c8:	3a1e0000 	bcc	7825d0 <IRQ_STACK_SIZE+0x77a5d0>
    25cc:	a4000001 	strge	r0, [r0], #-1
    25d0:	c8400022 	stmdagt	r0, {r1, r5}^
    25d4:	01000007 	tsteq	r0, r7
    25d8:	06110189 	ldreq	r0, [r1], -r9, lsl #3
    25dc:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    25e0:	e2000001 	and	r0, r0, #1
    25e4:	19000026 	stmdbne	r0, {r1, r2, r5}
    25e8:	0000014f 	andeq	r0, r0, pc, asr #2
    25ec:	00002711 	andeq	r2, r0, r1, lsl r7
    25f0:	00014619 	andeq	r4, r1, r9, lsl r6
    25f4:	00274b00 	eoreq	r4, r7, r0, lsl #22
    25f8:	3a220000 	bcc	882600 <STACK_SIZE+0x82600>
    25fc:	14000001 	strne	r0, [r0], #-1
    2600:	08400024 	stmdaeq	r0, {r2, r5}^
    2604:	01000001 	tsteq	r0, r1
    2608:	58190192 	ldmdapl	r9, {r1, r4, r7, r8}
    260c:	d5000001 	strle	r0, [r0, #-1]
    2610:	19000027 	stmdbne	r0, {r0, r1, r2, r5}
    2614:	0000014f 	andeq	r0, r0, pc, asr #2
    2618:	000027e8 	andeq	r2, r0, r8, ror #15
    261c:	00014619 	andeq	r4, r1, r9, lsl r6
    2620:	00282200 	eoreq	r2, r8, r0, lsl #4
    2624:	00000000 	andeq	r0, r0, r0
    2628:	00028a23 	andeq	r8, r2, r3, lsr #20
    262c:	0020a400 	eoreq	sl, r0, r0, lsl #8
    2630:	0007f040 	andeq	pc, r7, r0, asr #32
    2634:	01c40100 	biceq	r0, r4, r0, lsl #2
    2638:	0002a119 	andeq	sl, r2, r9, lsl r1
    263c:	00288c00 	eoreq	r8, r8, r0, lsl #24
    2640:	02ab1900 	adceq	r1, fp, #0, 18
    2644:	28a00000 	stmiacs	r0!, {}	; <UNPREDICTABLE>
    2648:	b7190000 	ldrlt	r0, [r9, -r0]
    264c:	8c000002 	stchi	0, cr0, [r0], {2}
    2650:	19000028 	stmdbne	r0, {r3, r5}
    2654:	000002cf 	andeq	r0, r0, pc, asr #5
    2658:	000028b6 			; <UNDEFINED> instruction: 0x000028b6
    265c:	0002da19 	andeq	sp, r2, r9, lsl sl
    2660:	0028b600 	eoreq	fp, r8, r0, lsl #12
    2664:	02c31900 	sbceq	r1, r3, #0, 18
    2668:	28ca0000 	stmiacs	sl, {}^	; <UNPREDICTABLE>
    266c:	97190000 	ldrls	r0, [r9, -r0]
    2670:	dd000002 	stcle	0, cr0, [r0, #-8]
    2674:	1f000028 	svcne	0x00000028
    2678:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    267c:	0002e521 	andeq	lr, r2, r1, lsr #10
    2680:	02f12000 	rscseq	r2, r1, #0
    2684:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    2688:	fd200000 	stc2	0, cr0, [r0, #-0]
    268c:	17000002 	strne	r0, [r0, -r2]
    2690:	20000029 	andcs	r0, r0, r9, lsr #32
    2694:	00000308 	andeq	r0, r0, r8, lsl #6
    2698:	00002949 	andeq	r2, r0, r9, asr #18
    269c:	00031320 	andeq	r1, r3, r0, lsr #6
    26a0:	00299300 	eoreq	r9, r9, r0, lsl #6
    26a4:	031e2000 	tsteq	lr, #0
    26a8:	29cb0000 	stmibcs	fp, {}^	; <UNPREDICTABLE>
    26ac:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    26b0:	03000003 	movweq	r0, #3
    26b4:	1b7db091 	blne	1f6e900 <STACK_SIZE+0x176e900>
    26b8:	00000335 	andeq	r0, r0, r5, lsr r3
    26bc:	7da89103 	stfvcd	f1, [r8, #12]!
    26c0:	00034121 	andeq	r4, r3, r1, lsr #2
    26c4:	013a2300 	teqeq	sl, r0, lsl #6
    26c8:	260c0000 	strcs	r0, [ip], -r0
    26cc:	08104000 	ldmdaeq	r0, {lr}
    26d0:	ad010000 	stcge	0, cr0, [r1, #-0]
    26d4:	01581901 	cmpeq	r8, r1, lsl #18
    26d8:	2a4b0000 	bcs	12c26e0 <STACK_SIZE+0xac26e0>
    26dc:	4f190000 	svcmi	0x00190000
    26e0:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
    26e4:	1900002a 	stmdbne	r0, {r1, r3, r5}
    26e8:	00000146 	andeq	r0, r0, r6, asr #2
    26ec:	00002aa5 	andeq	r2, r0, r5, lsr #21
    26f0:	00000000 	andeq	r0, r0, r0
    26f4:	209c2400 	addscs	r2, ip, r0, lsl #8
    26f8:	160d4000 	strne	r4, [sp], -r0
    26fc:	01250000 	teqeq	r5, r0
    2700:	0c910252 	lfmeq	f0, 4, [r1], {82}	; 0x52
    2704:	05510125 	ldrbeq	r0, [r1, #-293]	; 0xfffffedb
    2708:	016ab403 	cmneq	sl, r3, lsl #8
    270c:	50012540 	andpl	r2, r1, r0, asr #10
    2710:	00007402 	andeq	r7, r0, r2, lsl #8
    2714:	0a1d2600 	beq	74bf1c <IRQ_STACK_SIZE+0x743f1c>
    2718:	3a010000 	bcc	42720 <IRQ_STACK_SIZE+0x3a720>
    271c:	40002820 	andmi	r2, r0, r0, lsr #16
    2720:	00000004 	andeq	r0, r0, r4
    2724:	075a9c01 	ldrbeq	r9, [sl, -r1, lsl #24]
    2728:	ae270000 	cdpge	0, 2, cr0, cr7, cr0, {0}
    272c:	01000008 	tsteq	r0, r8
    2730:	0000743a 	andeq	r7, r0, sl, lsr r4
    2734:	28500100 	ldmdacs	r0, {r8}^
    2738:	00000a17 	andeq	r0, r0, r7, lsl sl
    273c:	00743c01 	rsbseq	r3, r4, r1, lsl #24
    2740:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    2744:	000008ed 	andeq	r0, r0, sp, ror #17
    2748:	2a014301 	bcs	53354 <IRQ_STACK_SIZE+0x4b354>
    274c:	0000075a 	andeq	r0, r0, sl, asr r7
    2750:	40002824 	andmi	r2, r0, r4, lsr #16
    2754:	00000068 	andeq	r0, r0, r8, rrx
    2758:	30269c01 	eorcc	r9, r6, r1, lsl #24
    275c:	01000009 	tsteq	r0, r9
    2760:	00288c4f 	eoreq	r8, r8, pc, asr #24
    2764:	0001c840 	andeq	ip, r1, r0, asr #16
    2768:	969c0100 	ldrls	r0, [ip], r0, lsl #2
    276c:	2b000007 	blcs	2790 <ABORT_STACK_SIZE+0x2390>
    2770:	0000075a 	andeq	r0, r0, sl, asr r7
    2774:	4000288c 	andmi	r2, r0, ip, lsl #17
    2778:	00000840 	andeq	r0, r0, r0, asr #16
    277c:	26005101 	strcs	r5, [r0], -r1, lsl #2
    2780:	000007d7 	ldrdeq	r0, [r0], -r7
    2784:	2a547c01 	bcs	1521790 <STACK_SIZE+0xd21790>
    2788:	017c4000 	cmneq	ip, r0
    278c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2790:	000007f3 	strdeq	r0, [r0], -r3
    2794:	0064692c 	rsbeq	r6, r4, ip, lsr #18
    2798:	002c7c01 	eoreq	r7, ip, r1, lsl #24
    279c:	2b0f0000 	blcs	3c27a4 <IRQ_STACK_SIZE+0x3ba7a4>
    27a0:	652d0000 	strvs	r0, [sp, #-0]!
    27a4:	7c01006e 	stcvc	0, cr0, [r1], {110}	; 0x6e
    27a8:	0000002c 	andeq	r0, r0, ip, lsr #32
    27ac:	b92e5101 	stmdblt	lr!, {r0, r8, ip, lr}
    27b0:	01000009 	tsteq	r0, r9
    27b4:	00002c7e 	andeq	r2, r0, lr, ror ip
    27b8:	002b5b00 	eoreq	r5, fp, r0, lsl #22
    27bc:	08fc2e00 	ldmeq	ip!, {r9, sl, fp, sp}^
    27c0:	7f010000 	svcvc	0x00010000
    27c4:	0000002c 	andeq	r0, r0, ip, lsr #32
    27c8:	00002b79 	andeq	r2, r0, r9, ror fp
    27cc:	0008d52e 	andeq	sp, r8, lr, lsr #10
    27d0:	2c800100 	stfcss	f0, [r0], {0}
    27d4:	8d000000 	stchi	0, cr0, [r0, #-0]
    27d8:	0000002b 	andeq	r0, r0, fp, lsr #32
    27dc:	00013a18 	andeq	r3, r1, r8, lsl sl
    27e0:	002bd000 	eoreq	sp, fp, r0
    27e4:	00003040 	andeq	r3, r0, r0, asr #32
    27e8:	1e9c0100 	fmlnee	f0, f4, f0
    27ec:	1a000008 	bne	2814 <ABORT_STACK_SIZE+0x2414>
    27f0:	00000146 	andeq	r0, r0, r6, asr #2
    27f4:	4f195001 	svcmi	0x00195001
    27f8:	ab000001 	blge	2804 <ABORT_STACK_SIZE+0x2404>
    27fc:	1a00002b 	bne	28b0 <ABORT_STACK_SIZE+0x24b0>
    2800:	00000158 	andeq	r0, r0, r8, asr r1
    2804:	2f005201 	svccs	0x00005201
    2808:	00000824 	andeq	r0, r0, r4, lsr #16
    280c:	004fa701 	subeq	sl, pc, r1, lsl #14
    2810:	2c000000 	stccs	0, cr0, [r0], {-0}
    2814:	00284000 	eoreq	r4, r8, r0
    2818:	9c010000 	stcls	0, cr0, [r1], {-0}
    281c:	00000852 	andeq	r0, r0, r2, asr r8
    2820:	0100782c 	tsteq	r0, ip, lsr #16
    2824:	00002ca7 	andeq	r2, r0, r7, lsr #25
    2828:	002bcc00 	eoreq	ip, fp, r0, lsl #24
    282c:	00792c00 	rsbseq	r2, r9, r0, lsl #24
    2830:	002ca701 	eoreq	sl, ip, r1, lsl #14
    2834:	2bed0000 	blcs	ffb4283c <IRQ_STACK_BASE+0xbbb4283c>
    2838:	2f000000 	svccs	0x00000000
    283c:	00000a60 	andeq	r0, r0, r0, ror #20
    2840:	0072ac01 	rsbseq	sl, r2, r1, lsl #24
    2844:	2c280000 	stccs	0, cr0, [r8], #-0
    2848:	00244000 	eoreq	r4, r4, r0
    284c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2850:	00000884 	andeq	r0, r0, r4, lsl #17
    2854:	0100782c 	tsteq	r0, ip, lsr #16
    2858:	00002cac 	andeq	r2, r0, ip, lsr #25
    285c:	002c0e00 	eoreq	r0, ip, r0, lsl #28
    2860:	00792d00 	rsbseq	r2, r9, r0, lsl #26
    2864:	002cac01 	eoreq	sl, ip, r1, lsl #24
    2868:	51010000 	mrspl	r0, (UNDEF: 1)
    286c:	07ae2600 	streq	r2, [lr, r0, lsl #12]!
    2870:	b1010000 	mrslt	r0, (UNDEF: 1)
    2874:	40002c4c 	andmi	r2, r0, ip, asr #24
    2878:	00000088 	andeq	r0, r0, r8, lsl #1
    287c:	08db9c01 	ldmeq	fp, {r0, sl, fp, ip, pc}^
    2880:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    2884:	2cb30100 	ldfcss	f0, [r3]
    2888:	2f000000 	svccs	0x00000000
    288c:	3000002c 	andcc	r0, r0, ip, lsr #32
    2890:	b3010079 	movwlt	r0, #4217	; 0x1079
    2894:	0000002c 	andeq	r0, r0, ip, lsr #32
    2898:	00002c4e 	andeq	r2, r0, lr, asr #24
    289c:	00013a31 	andeq	r3, r1, r1, lsr sl
    28a0:	002c8c00 	eoreq	r8, ip, r0, lsl #24
    28a4:	00086840 	andeq	r6, r8, r0, asr #16
    28a8:	19b90100 	ldmibne	r9!, {r8}
    28ac:	00000158 	andeq	r0, r0, r8, asr r1
    28b0:	00002c6d 	andeq	r2, r0, sp, ror #24
    28b4:	00014f32 	andeq	r4, r1, r2, lsr pc
    28b8:	01461900 	cmpeq	r6, r0, lsl #18
    28bc:	2c810000 	stccs	0, cr0, [r1], {0}
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	0007e426 	andeq	lr, r7, r6, lsr #8
    28c8:	d4be0100 	ldrtle	r0, [lr], #256	; 0x100
    28cc:	8840002c 	stmdahi	r0, {r2, r3, r5}^
    28d0:	01000000 	mrseq	r0, (UNDEF: 0)
    28d4:	00093d9c 	muleq	r9, ip, sp
    28d8:	09ab3300 	stmibeq	fp!, {r8, r9, ip, sp}
    28dc:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    28e0:	0000002c 	andeq	r0, r0, ip, lsr #32
    28e4:	00002ca1 	andeq	r2, r0, r1, lsr #25
    28e8:	01007830 	tsteq	r0, r0, lsr r8
    28ec:	00002cc0 	andeq	r2, r0, r0, asr #25
    28f0:	002cc200 	eoreq	ip, ip, r0, lsl #4
    28f4:	00793000 	rsbseq	r3, r9, r0
    28f8:	002cc001 	eoreq	ip, ip, r1
    28fc:	2ce10000 	stclcs	0, cr0, [r1]
    2900:	3a310000 	bcc	c42908 <STACK_SIZE+0x442908>
    2904:	14000001 	strne	r0, [r0], #-1
    2908:	8040002d 	subhi	r0, r0, sp, lsr #32
    290c:	01000008 	tsteq	r0, r8
    2910:	015832c6 	cmpeq	r8, r6, asr #5
    2914:	4f320000 	svcmi	0x00320000
    2918:	19000001 	stmdbne	r0, {r0}
    291c:	00000146 	andeq	r0, r0, r6, asr #2
    2920:	00002d00 	andeq	r2, r0, r0, lsl #26
    2924:	60260000 	eorvs	r0, r6, r0
    2928:	01000009 	tsteq	r0, r9
    292c:	002d5ccb 	eoreq	r5, sp, fp, asr #25
    2930:	00001440 	andeq	r1, r0, r0, asr #8
    2934:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    2938:	2d000009 	stccs	0, cr0, [r0, #-36]	; 0xffffffdc
    293c:	cb010078 	blgt	42b24 <IRQ_STACK_SIZE+0x3ab24>
    2940:	00000975 	andeq	r0, r0, r5, ror r9
    2944:	792d5001 	pushvc	{r0, ip, lr}
    2948:	75cb0100 	strbvc	r0, [fp, #256]	; 0x100
    294c:	01000009 	tsteq	r0, r9
    2950:	70662d51 	rsbvc	r2, r6, r1, asr sp
    2954:	7bcb0100 	blvc	ff2c2d5c <IRQ_STACK_BASE+0xbb2c2d5c>
    2958:	01000009 	tsteq	r0, r9
    295c:	04050052 	streq	r0, [r5], #-82	; 0xffffffae
    2960:	0000002c 	andeq	r0, r0, ip, lsr #32
    2964:	09810405 	stmibeq	r1, {r0, r2, sl}
    2968:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
    296c:	26000000 	strcs	r0, [r0], -r0
    2970:	00000882 	andeq	r0, r0, r2, lsl #17
    2974:	2d70d101 	ldfcsp	f5, [r0, #-4]!
    2978:	00a44000 	adceq	r4, r4, r0
    297c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2980:	00000a23 	andeq	r0, r0, r3, lsr #20
    2984:	0100782d 	tsteq	r0, sp, lsr #16
    2988:	00002cd1 	ldrdeq	r2, [r0], -r1
    298c:	2c500100 	ldfcse	f0, [r0], {-0}
    2990:	d1010079 	tstle	r1, r9, ror r0
    2994:	0000002c 	andeq	r0, r0, ip, lsr #32
    2998:	00002d20 	andeq	r2, r0, r0, lsr #26
    299c:	0070662c 	rsbseq	r6, r0, ip, lsr #12
    29a0:	097bd101 	ldmdbeq	fp!, {r0, r8, ip, lr, pc}^
    29a4:	2d3f0000 	ldccs	0, cr0, [pc, #-0]	; 29ac <ABORT_STACK_SIZE+0x25ac>
    29a8:	da2e0000 	ble	b829b0 <STACK_SIZE+0x3829b0>
    29ac:	01000008 	tsteq	r0, r8
    29b0:	00002cd3 	ldrdeq	r2, [r0], -r3
    29b4:	002d6000 	eoreq	r6, sp, r0
    29b8:	09712e00 	ldmdbeq	r1!, {r9, sl, fp, sp}^
    29bc:	d3010000 	movwle	r0, #4096	; 0x1000
    29c0:	0000002c 	andeq	r0, r0, ip, lsr #32
    29c4:	00002d73 	andeq	r2, r0, r3, ror sp
    29c8:	00787830 	rsbseq	r7, r8, r0, lsr r8
    29cc:	002cd401 	eoreq	sp, ip, r1, lsl #8
    29d0:	2d860000 	stccs	0, cr0, [r6]
    29d4:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    29d8:	d4010079 	strle	r0, [r1], #-121	; 0xffffff87
    29dc:	0000002c 	andeq	r0, r0, ip, lsr #32
    29e0:	00002da5 	andeq	r2, r0, r5, lsr #27
    29e4:	00013a31 	andeq	r3, r1, r1, lsr sl
    29e8:	002dbc00 	eoreq	fp, sp, r0, lsl #24
    29ec:	00089840 	andeq	r9, r8, r0, asr #16
    29f0:	19da0100 	ldmibne	sl, {r8}^
    29f4:	00000158 	andeq	r0, r0, r8, asr r1
    29f8:	00002dc4 	andeq	r2, r0, r4, asr #27
    29fc:	00014f32 	andeq	r4, r1, r2, lsr pc
    2a00:	01461900 	cmpeq	r6, r0, lsl #18
    2a04:	2def0000 	stclcs	0, cr0, [pc]	; 2a0c <ABORT_STACK_SIZE+0x260c>
    2a08:	00000000 	andeq	r0, r0, r0
    2a0c:	00083226 	andeq	r3, r8, r6, lsr #4
    2a10:	14df0100 	ldrbne	r0, [pc], #256	; 2a18 <ABORT_STACK_SIZE+0x2618>
    2a14:	8c40002e 	mcrrhi	0, 2, r0, r0, cr14
    2a18:	01000000 	mrseq	r0, (UNDEF: 0)
    2a1c:	000ac39c 	muleq	sl, ip, r3
    2a20:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    2a24:	002cdf01 	eoreq	sp, ip, r1, lsl #30
    2a28:	50010000 	andpl	r0, r1, r0
    2a2c:	0100792c 	tsteq	r0, ip, lsr #18
    2a30:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2a34:	002e1400 	eoreq	r1, lr, r0, lsl #8
    2a38:	70662c00 	rsbvc	r2, r6, r0, lsl #24
    2a3c:	7bdf0100 	blvc	ff7c2e44 <IRQ_STACK_BASE+0xbb7c2e44>
    2a40:	35000009 	strcc	r0, [r0, #-9]
    2a44:	3300002e 	movwcc	r0, #46	; 0x2e
    2a48:	000008da 	ldrdeq	r0, [r0], -sl
    2a4c:	002cdf01 	eoreq	sp, ip, r1, lsl #30
    2a50:	2e560000 	cdpcs	0, 5, cr0, cr6, cr0, {0}
    2a54:	71270000 	teqvc	r7, r0
    2a58:	01000009 	tsteq	r0, r9
    2a5c:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2a60:	00910200 	addseq	r0, r1, r0, lsl #4
    2a64:	00787830 	rsbseq	r7, r8, r0, lsr r8
    2a68:	002ce101 	eoreq	lr, ip, r1, lsl #2
    2a6c:	2e770000 	cdpcs	0, 7, cr0, cr7, cr0, {0}
    2a70:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    2a74:	e1010079 	hlt	0x1009
    2a78:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a7c:	00002e8b 	andeq	r2, r0, fp, lsl #29
    2a80:	00013a31 	andeq	r3, r1, r1, lsr sl
    2a84:	002e5400 	eoreq	r5, lr, r0, lsl #8
    2a88:	0008b040 	andeq	fp, r8, r0, asr #32
    2a8c:	19e70100 	stmibne	r7!, {r8}^
    2a90:	00000158 	andeq	r0, r0, r8, asr r1
    2a94:	00002ed4 	ldrdeq	r2, [r0], -r4
    2a98:	00014f19 	andeq	r4, r1, r9, lsl pc
    2a9c:	002ef300 	eoreq	pc, lr, r0, lsl #6
    2aa0:	01461900 	cmpeq	r6, r0, lsl #18
    2aa4:	2f060000 	svccs	0x00060000
    2aa8:	00000000 	andeq	r0, r0, r0
    2aac:	0007fe26 	andeq	pc, r7, r6, lsr #28
    2ab0:	a0ec0100 	rscge	r0, ip, r0, lsl #2
    2ab4:	2840002e 	stmdacs	r0, {r1, r2, r3, r5}^
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	000af39c 	muleq	sl, ip, r3
    2ac0:	09142700 	ldmdbeq	r4, {r8, r9, sl, sp}
    2ac4:	ec010000 	stc	0, cr0, [r1], {-0}
    2ac8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2acc:	93275001 	teqls	r7, #1
    2ad0:	01000009 	tsteq	r0, r9
    2ad4:	00002cec 	andeq	r2, r0, ip, ror #25
    2ad8:	00510100 	subseq	r0, r1, r0, lsl #2
    2adc:	000a2626 	andeq	r2, sl, r6, lsr #12
    2ae0:	c8f40100 	ldmgt	r4!, {r8}^
    2ae4:	3440002e 	strbcc	r0, [r0], #-46	; 0xffffffd2
    2ae8:	01000000 	mrseq	r0, (UNDEF: 0)
    2aec:	000b239c 	muleq	fp, ip, r3
    2af0:	09142700 	ldmdbeq	r4, {r8, r9, sl, sp}
    2af4:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    2af8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2afc:	93275001 	teqls	r7, #1
    2b00:	01000009 	tsteq	r0, r9
    2b04:	00002cf4 	strdeq	r2, [r0], -r4
    2b08:	00510100 	subseq	r0, r1, r0, lsl #2
    2b0c:	00016418 	andeq	r6, r1, r8, lsl r4
    2b10:	002efc00 	eoreq	pc, lr, r0, lsl #24
    2b14:	00001c40 	andeq	r1, r0, r0, asr #24
    2b18:	409c0100 	addsmi	r0, ip, r0, lsl #2
    2b1c:	1900000b 	stmdbne	r0, {r0, r1, r3}
    2b20:	00000175 	andeq	r0, r0, r5, ror r1
    2b24:	00002f26 	andeq	r2, r0, r6, lsr #30
    2b28:	086b3400 	stmdaeq	fp!, {sl, ip, sp}^
    2b2c:	07010000 	streq	r0, [r1, -r0]
    2b30:	002f1801 	eoreq	r1, pc, r1, lsl #16
    2b34:	00002440 	andeq	r2, r0, r0, asr #8
    2b38:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    2b3c:	3500000b 	strcc	r0, [r0, #-11]
    2b40:	000007f8 	strdeq	r0, [r0], -r8
    2b44:	2c010701 	stccs	7, cr0, [r1], {1}
    2b48:	01000000 	mrseq	r0, (UNDEF: 0)
    2b4c:	f1340050 			; <UNDEFINED> instruction: 0xf1340050
    2b50:	01000009 	tsteq	r0, r9
    2b54:	2f3c011a 	svccs	0x003c011a
    2b58:	01444000 	mrseq	r4, (UNDEF: 68)
    2b5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2b60:	00000c70 	andeq	r0, r0, r0, ror ip
    2b64:	01007836 	tsteq	r0, r6, lsr r8
    2b68:	002c011a 	eoreq	r0, ip, sl, lsl r1
    2b6c:	2f4d0000 	svccs	0x004d0000
    2b70:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    2b74:	011a0100 	tsteq	sl, r0, lsl #2
    2b78:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b7c:	00002f6b 	andeq	r2, r0, fp, ror #30
    2b80:	00706636 	rsbseq	r6, r0, r6, lsr r6
    2b84:	72011a01 	andvc	r1, r1, #4096	; 0x1000
    2b88:	8a000000 	bhi	2b90 <ABORT_STACK_SIZE+0x2790>
    2b8c:	3700002f 	strcc	r0, [r0, -pc, lsr #32]
    2b90:	01007878 	tsteq	r0, r8, ror r8
    2b94:	002c011d 	eoreq	r0, ip, sp, lsl r1
    2b98:	2fb60000 	svccs	0x00b60000
    2b9c:	79370000 	ldmdbvc	r7!, {}	; <UNPREDICTABLE>
    2ba0:	1d010079 	stcne	0, cr0, [r1, #-484]	; 0xfffffe1c
    2ba4:	00002c01 	andeq	r2, r0, r1, lsl #24
    2ba8:	002fed00 	eoreq	lr, pc, r0, lsl #26
    2bac:	00703700 	rsbseq	r3, r0, r0, lsl #14
    2bb0:	2c011d01 	stccs	13, cr1, [r1], {1}
    2bb4:	1a000000 	bne	2bbc <ABORT_STACK_SIZE+0x27bc>
    2bb8:	37000030 	smladxcc	r0, r0, r0, r0
    2bbc:	1e010074 	mcrne	0, 0, r0, cr1, cr4, {3}
    2bc0:	00007b01 	andeq	r7, r0, r1, lsl #22
    2bc4:	00307e00 	eorseq	r7, r0, r0, lsl #28
    2bc8:	61723700 	cmnvs	r2, r0, lsl #14
    2bcc:	20010077 	andcs	r0, r1, r7, ror r0
    2bd0:	00007b01 	andeq	r7, r0, r1, lsl #22
    2bd4:	0030bd00 	eorseq	fp, r0, r0, lsl #26
    2bd8:	00773800 	rsbseq	r3, r7, r0, lsl #16
    2bdc:	4f012101 	svcmi	0x00012101
    2be0:	01000000 	mrseq	r0, (UNDEF: 0)
    2be4:	00683757 	rsbeq	r3, r8, r7, asr r7
    2be8:	4f012201 	svcmi	0x00012201
    2bec:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    2bf0:	37000030 	smladxcc	r0, r0, r0, r0
    2bf4:	00646170 	rsbeq	r6, r4, r0, ror r1
    2bf8:	4f012301 	svcmi	0x00012301
    2bfc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2c00:	1e000031 	mcrne	0, 0, r0, cr0, cr1, {1}
    2c04:	0000013a 	andeq	r0, r0, sl, lsr r1
    2c08:	40003008 	andmi	r3, r0, r8
    2c0c:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c10:	42013701 	andmi	r3, r1, #262144	; 0x40000
    2c14:	1900000c 	stmdbne	r0, {r2, r3}
    2c18:	00000158 	andeq	r0, r0, r8, asr r1
    2c1c:	0000313d 	andeq	r3, r0, sp, lsr r1
    2c20:	00014f32 	andeq	r4, r1, r2, lsr pc
    2c24:	01463200 	mrseq	r3, (UNDEF: 102)
    2c28:	24000000 	strcs	r0, [r0], #-0
    2c2c:	40002fdc 	ldrdmi	r2, [r0], -ip
    2c30:	0000162c 	andeq	r1, r0, ip, lsr #12
    2c34:	02530125 	subseq	r0, r3, #1073741833	; 0x40000009
    2c38:	01250077 	teqeq	r5, r7, ror r0
    2c3c:	00790252 	rsbseq	r0, r9, r2, asr r2
    2c40:	03510125 	cmpeq	r1, #1073741833	; 0x40000009
    2c44:	255201f3 	ldrbcs	r0, [r2, #-499]	; 0xfffffe0d
    2c48:	03055001 	movweq	r5, #20481	; 0x5001
    2c4c:	40016ac4 	andmi	r6, r1, r4, asr #21
    2c50:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    2c54:	00007a02 	andeq	r7, r0, r2, lsl #20
    2c58:	01821800 	orreq	r1, r2, r0, lsl #16
    2c5c:	30800000 	addcc	r0, r0, r0
    2c60:	03c84000 	biceq	r4, r8, #0
    2c64:	9c010000 	stcls	0, cr0, [r1], {-0}
    2c68:	00000d78 	andeq	r0, r0, r8, ror sp
    2c6c:	00018f19 	andeq	r8, r1, r9, lsl pc
    2c70:	00315000 	eorseq	r5, r1, r0
    2c74:	01991900 	orrseq	r1, r9, r0, lsl #18
    2c78:	31700000 	cmncc	r0, r0
    2c7c:	a3190000 	tstge	r9, #0
    2c80:	a7000001 	strge	r0, [r0, -r1]
    2c84:	19000031 	stmdbne	r0, {r0, r4, r5}
    2c88:	000001af 	andeq	r0, r0, pc, lsr #3
    2c8c:	000031c7 	andeq	r3, r0, r7, asr #3
    2c90:	0001bb19 	andeq	fp, r1, r9, lsl fp
    2c94:	0031e700 	eorseq	lr, r1, r0, lsl #14
    2c98:	01c71a00 	biceq	r1, r7, r0, lsl #20
    2c9c:	91020000 	mrsls	r0, (UNDEF: 2)
    2ca0:	01d21a04 	bicseq	r1, r2, r4, lsl #20
    2ca4:	91020000 	mrsls	r0, (UNDEF: 2)
    2ca8:	01dd2008 	bicseq	r2, sp, r8
    2cac:	32ee0000 	rsccc	r0, lr, #0
    2cb0:	e9200000 	stmdb	r0!, {}	; <UNPREDICTABLE>
    2cb4:	c1000001 	tstgt	r0, r1
    2cb8:	20000034 	andcs	r0, r0, r4, lsr r0
    2cbc:	000001f5 	strdeq	r0, [r0], -r5
    2cc0:	000036fd 	strdeq	r3, [r0], -sp
    2cc4:	00020120 	andeq	r0, r2, r0, lsr #2
    2cc8:	00385400 	eorseq	r5, r8, r0, lsl #8
    2ccc:	020d2000 	andeq	r2, sp, #0
    2cd0:	3bb70000 	blcc	fedc2cd8 <IRQ_STACK_BASE+0xbadc2cd8>
    2cd4:	19200000 	stmdbne	r0!, {}	; <UNPREDICTABLE>
    2cd8:	d7000002 	strle	r0, [r0, -r2]
    2cdc:	2000003b 	andcs	r0, r0, fp, lsr r0
    2ce0:	00000224 	andeq	r0, r0, r4, lsr #4
    2ce4:	00003c15 	andeq	r3, r0, r5, lsl ip
    2ce8:	00022f20 	andeq	r2, r2, r0, lsr #30
    2cec:	003c2900 	eorseq	r2, ip, r0, lsl #18
    2cf0:	023a2000 	eorseq	r2, sl, #0
    2cf4:	3c8f0000 	stccc	0, cr0, [pc], {0}
    2cf8:	451b0000 	ldrmi	r0, [fp, #-0]
    2cfc:	02000002 	andeq	r0, r0, #2
    2d00:	511b4091 			; <UNDEFINED> instruction: 0x511b4091
    2d04:	03000002 	movweq	r0, #2
    2d08:	207fb891 			; <UNDEFINED> instruction: 0x207fb891
    2d0c:	0000025d 	andeq	r0, r0, sp, asr r2
    2d10:	00003cf5 	strdeq	r3, [r0], -r5
    2d14:	00013a1e 	andeq	r3, r1, lr, lsl sl
    2d18:	00324c00 	eorseq	r4, r2, r0, lsl #24
    2d1c:	00091040 	andeq	r1, r9, r0, asr #32
    2d20:	01890100 	orreq	r0, r9, r0, lsl #2
    2d24:	00000d53 	andeq	r0, r0, r3, asr sp
    2d28:	00015832 	andeq	r5, r1, r2, lsr r8
    2d2c:	014f3200 	mrseq	r3, (UNDEF: 111)
    2d30:	46190000 	ldrmi	r0, [r9], -r0
    2d34:	7d000001 	stcvc	0, cr0, [r0, #-4]
    2d38:	0000003d 	andeq	r0, r0, sp, lsr r0
    2d3c:	00013a23 	andeq	r3, r1, r3, lsr #20
    2d40:	0032e800 	eorseq	lr, r2, r0, lsl #16
    2d44:	00093040 	andeq	r3, r9, r0, asr #32
    2d48:	01920100 	orrseq	r0, r2, r0, lsl #2
    2d4c:	00015832 	andeq	r5, r1, r2, lsr r8
    2d50:	014f3200 	mrseq	r3, (UNDEF: 111)
    2d54:	46190000 	ldrmi	r0, [r9], -r0
    2d58:	a0000001 	andge	r0, r0, r1
    2d5c:	0000003d 	andeq	r0, r0, sp, lsr r0
    2d60:	028a1800 	addeq	r1, sl, #0, 16
    2d64:	34480000 	strbcc	r0, [r8], #-0
    2d68:	01744000 	cmneq	r4, r0
    2d6c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d70:	00000e39 	andeq	r0, r0, r9, lsr lr
    2d74:	00029719 	andeq	r9, r2, r9, lsl r7
    2d78:	003dc300 	eorseq	ip, sp, r0, lsl #6
    2d7c:	02a11900 	adceq	r1, r1, #0, 18
    2d80:	3de30000 	stclcc	0, cr0, [r3]
    2d84:	ab190000 	blge	642d8c <IRQ_STACK_SIZE+0x63ad8c>
    2d88:	1a000002 	bne	2d98 <ABORT_STACK_SIZE+0x2998>
    2d8c:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    2d90:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    2d94:	00003e3a 	andeq	r3, r0, sl, lsr lr
    2d98:	0002c31a 	andeq	ip, r2, sl, lsl r3
    2d9c:	00910200 	addseq	r0, r1, r0, lsl #4
    2da0:	0002cf1a 	andeq	ip, r2, sl, lsl pc
    2da4:	04910200 	ldreq	r0, [r1], #512	; 0x200
    2da8:	0002da1a 	andeq	sp, r2, sl, lsl sl
    2dac:	08910200 	ldmeq	r1, {r9}
    2db0:	0002e520 	andeq	lr, r2, r0, lsr #10
    2db4:	003e5a00 	eorseq	r5, lr, r0, lsl #20
    2db8:	02f13900 	rscseq	r3, r1, #0, 18
    2dbc:	20000000 	andcs	r0, r0, r0
    2dc0:	000002fd 	strdeq	r0, [r0], -sp
    2dc4:	00003e82 	andeq	r3, r0, r2, lsl #29
    2dc8:	00030820 	andeq	r0, r3, r0, lsr #16
    2dcc:	003eb400 	eorseq	fp, lr, r0, lsl #8
    2dd0:	03132000 	tsteq	r3, #0
    2dd4:	3ef20000 	cdpcc	0, 15, cr0, cr2, cr0, {0}
    2dd8:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    2ddc:	29000003 	stmdbcs	r0, {r0, r1}
    2de0:	1b00003f 	blne	2ee4 <ABORT_STACK_SIZE+0x2ae4>
    2de4:	00000329 	andeq	r0, r0, r9, lsr #6
    2de8:	1b409102 	blne	10271f8 <STACK_SIZE+0x8271f8>
    2dec:	00000335 	andeq	r0, r0, r5, lsr r3
    2df0:	7fb89103 	svcvc	0x00b89103
    2df4:	00034120 	andeq	r4, r3, r0, lsr #2
    2df8:	003f6000 	eorseq	r6, pc, r0
    2dfc:	013a2300 	teqeq	sl, r0, lsl #6
    2e00:	35400000 	strbcc	r0, [r0, #-0]
    2e04:	09504000 	ldmdbeq	r0, {lr}^
    2e08:	ad010000 	stcge	0, cr0, [r1, #-0]
    2e0c:	01583201 	cmpeq	r8, r1, lsl #4
    2e10:	4f320000 	svcmi	0x00320000
    2e14:	19000001 	stmdbne	r0, {r0}
    2e18:	00000146 	andeq	r0, r0, r6, asr #2
    2e1c:	00003fb8 			; <UNDEFINED> instruction: 0x00003fb8
    2e20:	4e180000 	cdpmi	0, 1, cr0, cr8, cr0, {0}
    2e24:	bc000003 	stclt	0, cr0, [r0], {3}
    2e28:	1c400035 	mcrrne	0, 3, r0, r0, cr5
    2e2c:	01000002 	tsteq	r0, r2
    2e30:	000f7b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    2e34:	035b1900 	cmpeq	fp, #0, 18
    2e38:	3fdb0000 	svccc	0x00db0000
    2e3c:	65190000 	ldrvs	r0, [r9, #-0]
    2e40:	13000003 	movwne	r0, #3
    2e44:	19000040 	stmdbne	r0, {r6}
    2e48:	0000036f 	andeq	r0, r0, pc, ror #6
    2e4c:	00004033 	andeq	r4, r0, r3, lsr r0
    2e50:	00037b19 	andeq	r7, r3, r9, lsl fp
    2e54:	00405300 	subeq	r5, r0, r0, lsl #6
    2e58:	03871900 	orreq	r1, r7, #0, 18
    2e5c:	40730000 	rsbsmi	r0, r3, r0
    2e60:	931a0000 	tstls	sl, #0
    2e64:	02000003 	andeq	r0, r0, #3
    2e68:	9e1a0491 	cfcmpsls	r0, mvf10, mvf1
    2e6c:	02000003 	andeq	r0, r0, #3
    2e70:	a9200891 	stmdbge	r0!, {r0, r4, r7, fp}
    2e74:	f0000003 			; <UNDEFINED> instruction: 0xf0000003
    2e78:	1e000040 	cdpne	0, 0, cr0, cr0, cr0, {2}
    2e7c:	0000028a 	andeq	r0, r0, sl, lsl #5
    2e80:	400035fc 	strdmi	r3, [r0], -ip
    2e84:	00000970 	andeq	r0, r0, r0, ror r9
    2e88:	4a01c401 	bmi	73e94 <IRQ_STACK_SIZE+0x6be94>
    2e8c:	3200000f 	andcc	r0, r0, #15
    2e90:	000002da 	ldrdeq	r0, [r0], -sl
    2e94:	0002cf32 	andeq	ip, r2, r2, lsr pc
    2e98:	02c31900 	sbceq	r1, r3, #0, 18
    2e9c:	41340000 	teqmi	r4, r0
    2ea0:	b7320000 	ldrlt	r0, [r2, -r0]!
    2ea4:	32000002 	andcc	r0, r0, #2
    2ea8:	000002ab 	andeq	r0, r0, fp, lsr #5
    2eac:	0002a11a 	andeq	sl, r2, sl, lsl r1
    2eb0:	fc910300 	ldc2	3, cr0, [r1], {0}
    2eb4:	0297197e 	addseq	r1, r7, #2064384	; 0x1f8000
    2eb8:	41470000 	mrsmi	r0, (UNDEF: 71)
    2ebc:	701f0000 	andsvc	r0, pc, r0
    2ec0:	21000009 	tstcs	r0, r9
    2ec4:	000002e5 	andeq	r0, r0, r5, ror #5
    2ec8:	0002f139 	andeq	pc, r2, r9, lsr r1	; <UNPREDICTABLE>
    2ecc:	fd200000 	stc2	0, cr0, [r0, #-0]
    2ed0:	5c000002 	stcpl	0, cr0, [r0], {2}
    2ed4:	20000041 	andcs	r0, r0, r1, asr #32
    2ed8:	00000308 	andeq	r0, r0, r8, lsl #6
    2edc:	0000418e 	andeq	r4, r0, lr, lsl #3
    2ee0:	00031320 	andeq	r1, r3, r0, lsr #6
    2ee4:	0041cc00 	subeq	ip, r1, r0, lsl #24
    2ee8:	031e2000 	tsteq	lr, #0
    2eec:	42030000 	andmi	r0, r3, #0
    2ef0:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    2ef4:	03000003 	movweq	r0, #3
    2ef8:	1b7fb091 	blne	1fef144 <STACK_SIZE+0x17ef144>
    2efc:	00000335 	andeq	r0, r0, r5, lsr r3
    2f00:	7fa89103 	svcvc	0x00a89103
    2f04:	00034120 	andeq	r4, r3, r0, lsr #2
    2f08:	00423a00 	subeq	r3, r2, r0, lsl #20
    2f0c:	013a2300 	teqeq	sl, r0, lsl #6
    2f10:	37500000 	ldrbcc	r0, [r0, -r0]
    2f14:	09904000 	ldmibeq	r0, {lr}
    2f18:	ad010000 	stcge	0, cr0, [r1, #-0]
    2f1c:	01583201 	cmpeq	r8, r1, lsl #4
    2f20:	4f320000 	svcmi	0x00320000
    2f24:	19000001 	stmdbne	r0, {r0}
    2f28:	00000146 	andeq	r0, r0, r6, asr #2
    2f2c:	00004292 	muleq	r0, r2, r2
    2f30:	24000000 	strcs	r0, [r0], #-0
    2f34:	40003674 	andmi	r3, r0, r4, ror r6
    2f38:	00000182 	andeq	r0, r0, r2, lsl #3
    2f3c:	04530125 	ldrbeq	r0, [r3], #-293	; 0xfffffedb
    2f40:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    2f44:	04520125 	ldrbeq	r0, [r2], #-293	; 0xfffffedb
    2f48:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    2f4c:	04510125 	ldrbeq	r0, [r1], #-293	; 0xfffffedb
    2f50:	067efc91 			; <UNDEFINED> instruction: 0x067efc91
    2f54:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    2f58:	25007902 	strcs	r7, [r0, #-2306]	; 0xfffff6fe
    2f5c:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    2f60:	0000007a 	andeq	r0, r0, sl, ror r0
    2f64:	00098634 	andeq	r8, r9, r4, lsr r6
    2f68:	01ca0100 	biceq	r0, sl, r0, lsl #2
    2f6c:	400037d8 	ldrdmi	r3, [r0], -r8
    2f70:	00000080 	andeq	r0, r0, r0, lsl #1
    2f74:	10599c01 	subsne	r9, r9, r1, lsl #24
    2f78:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    2f7c:	ca010031 	bgt	43048 <IRQ_STACK_SIZE+0x3b048>
    2f80:	00002c01 	andeq	r2, r0, r1, lsl #24
    2f84:	0042b500 	subeq	fp, r2, r0, lsl #10
    2f88:	31793600 	cmncc	r9, r0, lsl #12
    2f8c:	01ca0100 	biceq	r0, sl, r0, lsl #2
    2f90:	0000002c 	andeq	r0, r0, ip, lsr #32
    2f94:	000042d6 	ldrdeq	r4, [r0], -r6
    2f98:	00327836 	eorseq	r7, r2, r6, lsr r8
    2f9c:	2c01ca01 	stccs	10, cr12, [r1], {1}
    2fa0:	02000000 	andeq	r0, r0, #0
    2fa4:	36000043 	strcc	r0, [r0], -r3, asr #32
    2fa8:	01003279 	tsteq	r0, r9, ror r2
    2fac:	002c01ca 	eoreq	r0, ip, sl, asr #3
    2fb0:	43230000 	teqmi	r3, #0
    2fb4:	ab350000 	blge	d42fbc <STACK_SIZE+0x542fbc>
    2fb8:	01000009 	tsteq	r0, r9
    2fbc:	002c01ca 	eoreq	r0, ip, sl, asr #3
    2fc0:	91020000 	mrsls	r0, (UNDEF: 2)
    2fc4:	00693800 	rsbeq	r3, r9, r0, lsl #16
    2fc8:	2c01cc01 	stccs	12, cr12, [r1], {1}
    2fcc:	01000000 	mrseq	r0, (UNDEF: 0)
    2fd0:	006a3751 	rsbeq	r3, sl, r1, asr r7
    2fd4:	2c01cc01 	stccs	12, cr12, [r1], {1}
    2fd8:	44000000 	strmi	r0, [r0], #-0
    2fdc:	38000043 	stmdacc	r0, {r0, r1, r6}
    2fe0:	00317878 	eorseq	r7, r1, r8, ror r8
    2fe4:	2c01cd01 	stccs	13, cr12, [r1], {1}
    2fe8:	01000000 	mrseq	r0, (UNDEF: 0)
    2fec:	79793750 	ldmdbvc	r9!, {r4, r6, r8, r9, sl, ip, sp}^
    2ff0:	cd010031 	stcgt	0, cr0, [r1, #-196]	; 0xffffff3c
    2ff4:	00002c01 	andeq	r2, r0, r1, lsl #24
    2ff8:	00436200 	subeq	r6, r3, r0, lsl #4
    2ffc:	78783800 	ldmdavc	r8!, {fp, ip, sp}^
    3000:	cd010032 	stcgt	0, cr0, [r1, #-200]	; 0xffffff38
    3004:	00002c01 	andeq	r2, r0, r1, lsl #24
    3008:	38520100 	ldmdacc	r2, {r8}^
    300c:	00327979 	eorseq	r7, r2, r9, ror r9
    3010:	2c01cd01 	stccs	13, cr12, [r1], {1}
    3014:	01000000 	mrseq	r0, (UNDEF: 0)
    3018:	013a2353 	teqeq	sl, r3, asr r3
    301c:	381c0000 	ldmdacc	ip, {}	; <UNPREDICTABLE>
    3020:	09b04000 	ldmibeq	r0!, {lr}
    3024:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    3028:	01583201 	cmpeq	r8, r1, lsl #4
    302c:	4f190000 	svcmi	0x00190000
    3030:	75000001 	strvc	r0, [r0, #-1]
    3034:	19000043 	stmdbne	r0, {r0, r1, r6}
    3038:	00000146 	andeq	r0, r0, r6, asr #2
    303c:	00004388 	andeq	r4, r0, r8, lsl #7
    3040:	9b340000 	blls	d03048 <STACK_SIZE+0x503048>
    3044:	01000009 	tsteq	r0, r9
    3048:	385801ee 	ldmdacc	r8, {r1, r2, r3, r5, r6, r7, r8}^
    304c:	01b44000 			; <UNDEFINED> instruction: 0x01b44000
    3050:	9c010000 	stcls	0, cr0, [r1], {-0}
    3054:	0000121a 	andeq	r1, r0, sl, lsl r2
    3058:	00317836 	eorseq	r7, r1, r6, lsr r8
    305c:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3060:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3064:	36000043 	strcc	r0, [r0], -r3, asr #32
    3068:	01003179 	tsteq	r0, r9, ror r1
    306c:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3070:	43ed0000 	mvnmi	r0, #0
    3074:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3078:	ee010032 	mcr	0, 0, r0, cr1, cr2, {1}
    307c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3080:	00443200 	subeq	r3, r4, r0, lsl #4
    3084:	32793600 	rsbscc	r3, r9, #0, 12
    3088:	01ee0100 	mvneq	r0, r0, lsl #2
    308c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3090:	00004483 	andeq	r4, r0, r3, lsl #9
    3094:	0009ab3a 	andeq	sl, r9, sl, lsr fp
    3098:	01ee0100 	mvneq	r0, r0, lsl #2
    309c:	0000002c 	andeq	r0, r0, ip, lsr #32
    30a0:	000044d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    30a4:	01007937 	tsteq	r0, r7, lsr r9
    30a8:	002501f0 	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    30ac:	45000000 	strmi	r0, [r0, #-0]
    30b0:	78380000 	ldmdavc	r8!, {}	; <UNPREDICTABLE>
    30b4:	01f00100 	mvnseq	r0, r0, lsl #2
    30b8:	00000025 	andeq	r0, r0, r5, lsr #32
    30bc:	02919005 	addseq	r9, r1, #5
    30c0:	64370893 	ldrtvs	r0, [r7], #-2195	; 0xfffff76d
    30c4:	f1010079 	setend	le
    30c8:	00002501 	andeq	r2, r0, r1, lsl #10
    30cc:	00452600 	subeq	r2, r5, r0, lsl #12
    30d0:	78643700 	stmdavc	r4!, {r8, r9, sl, ip, sp}^
    30d4:	01f10100 	mvnseq	r0, r0, lsl #2
    30d8:	00000025 	andeq	r0, r0, r5, lsr #32
    30dc:	000045d9 	ldrdeq	r4, [r0], -r9
    30e0:	00796537 	rsbseq	r6, r9, r7, lsr r5
    30e4:	2501f201 	strcs	pc, [r1, #-513]	; 0xfffffdff
    30e8:	4b000000 	blmi	30f0 <ABORT_STACK_SIZE+0x2cf0>
    30ec:	37000046 	strcc	r0, [r0, -r6, asr #32]
    30f0:	01007865 	tsteq	r0, r5, ror #16
    30f4:	002501f2 	strdeq	r0, [r5], -r2	; <UNPREDICTABLE>
    30f8:	46760000 	ldrbtmi	r0, [r6], -r0
    30fc:	641e0000 	ldrvs	r0, [lr], #-0
    3100:	7c000001 	stcvc	0, cr0, [r0], {1}
    3104:	c8400038 	stmdagt	r0, {r3, r4, r5}^
    3108:	01000009 	tsteq	r0, r9
    310c:	113301f4 			; <UNDEFINED> instruction: 0x113301f4
    3110:	75190000 	ldrvc	r0, [r9, #-0]
    3114:	26000001 	strcs	r0, [r0], -r1
    3118:	00000045 	andeq	r0, r0, r5, asr #32
    311c:	0001641e 	andeq	r6, r1, lr, lsl r4
    3120:	00388800 	eorseq	r8, r8, r0, lsl #16
    3124:	0009e040 	andeq	lr, r9, r0, asr #32
    3128:	01f40100 	mvnseq	r0, r0, lsl #2
    312c:	00001151 	andeq	r1, r0, r1, asr r1
    3130:	00017519 	andeq	r7, r1, r9, lsl r5
    3134:	0045d900 	subeq	sp, r5, r0, lsl #18
    3138:	641e0000 	ldrvs	r0, [lr], #-0
    313c:	ac000001 	stcge	0, cr0, [r0], {1}
    3140:	08400038 	stmdaeq	r0, {r3, r4, r5}^
    3144:	0100000a 	tsteq	r0, sl
    3148:	116f01f6 	strdne	r0, [pc, #-22]	; 313a <ABORT_STACK_SIZE+0x2d3a>
    314c:	75190000 	ldrvc	r0, [r9, #-0]
    3150:	9c000001 	stcls	0, cr0, [r0], {1}
    3154:	00000046 	andeq	r0, r0, r6, asr #32
    3158:	00013a1e 	andeq	r3, r1, lr, lsl sl
    315c:	00390000 	eorseq	r0, r9, r0
    3160:	000a2040 	andeq	r2, sl, r0, asr #32
    3164:	02090100 	andeq	r0, r9, #0, 2
    3168:	0000119f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    316c:	00015819 	andeq	r5, r1, r9, lsl r8
    3170:	0046b300 	subeq	fp, r6, r0, lsl #6
    3174:	014f1900 	cmpeq	pc, r0, lsl #18
    3178:	46c60000 	strbmi	r0, [r6], r0
    317c:	46190000 	ldrmi	r0, [r9], -r0
    3180:	e1000001 	tst	r0, r1
    3184:	00000046 	andeq	r0, r0, r6, asr #32
    3188:	00013a1e 	andeq	r3, r1, lr, lsl sl
    318c:	00393c00 	eorseq	r3, r9, r0, lsl #24
    3190:	000a5040 	andeq	r5, sl, r0, asr #32
    3194:	020d0100 	andeq	r0, sp, #0, 2
    3198:	000011cf 	andeq	r1, r0, pc, asr #3
    319c:	00015819 	andeq	r5, r1, r9, lsl r8
    31a0:	0046fc00 	subeq	pc, r6, r0, lsl #24
    31a4:	014f1900 	cmpeq	pc, r0, lsl #18
    31a8:	470f0000 	strmi	r0, [pc, -r0]
    31ac:	46190000 	ldrmi	r0, [r9], -r0
    31b0:	2a000001 	bcs	31bc <ABORT_STACK_SIZE+0x2dbc>
    31b4:	00000047 	andeq	r0, r0, r7, asr #32
    31b8:	00013a1e 	andeq	r3, r1, lr, lsl sl
    31bc:	0039c000 	eorseq	ip, r9, r0
    31c0:	000a7840 	andeq	r7, sl, r0, asr #16
    31c4:	01fb0100 	mvnseq	r0, r0, lsl #2
    31c8:	000011ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    31cc:	00015819 	andeq	r5, r1, r9, lsl r8
    31d0:	00474500 	subeq	r4, r7, r0, lsl #10
    31d4:	014f1900 	cmpeq	pc, r0, lsl #18
    31d8:	47580000 	ldrbmi	r0, [r8, -r0]
    31dc:	46190000 	ldrmi	r0, [r9], -r0
    31e0:	73000001 	movwvc	r0, #1
    31e4:	00000047 	andeq	r0, r0, r7, asr #32
    31e8:	00016422 	andeq	r6, r1, r2, lsr #8
    31ec:	003a0000 	eorseq	r0, sl, r0
    31f0:	00000440 	andeq	r0, r0, r0, asr #8
    31f4:	02050100 	andeq	r0, r5, #0, 2
    31f8:	00017519 	andeq	r7, r1, r9, lsl r5
    31fc:	00478e00 	subeq	r8, r7, r0, lsl #28
    3200:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3204:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    3208:	40003a0c 	andmi	r3, r0, ip, lsl #20
    320c:	00000238 	andeq	r0, r0, r8, lsr r2
    3210:	13ea9c01 	mvnne	r9, #256	; 0x100
    3214:	c3190000 	tstgt	r9, #0
    3218:	b9000003 	stmdblt	r0, {r0, r1}
    321c:	19000047 	stmdbne	r0, {r0, r1, r2, r6}
    3220:	000003cd 	andeq	r0, r0, sp, asr #7
    3224:	000047e7 	andeq	r4, r0, r7, ror #15
    3228:	0003d719 	andeq	sp, r3, r9, lsl r7
    322c:	00480700 	subeq	r0, r8, r0, lsl #14
    3230:	03e31900 	mvneq	r1, #0, 18
    3234:	48270000 	stmdami	r7!, {}	; <UNPREDICTABLE>
    3238:	ef190000 	svc	0x00190000
    323c:	47000003 	strmi	r0, [r0, -r3]
    3240:	1a000048 	bne	3368 <ABORT_STACK_SIZE+0x2f68>
    3244:	000003fa 	strdeq	r0, [r0], -sl
    3248:	1a049102 	bne	127658 <IRQ_STACK_SIZE+0x11f658>
    324c:	00000405 	andeq	r0, r0, r5, lsl #8
    3250:	17089102 	strne	r9, [r8, -r2, lsl #2]
    3254:	0004121b 	andeq	r1, r4, fp, lsl r2
    3258:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    325c:	041d1b7d 	ldreq	r1, [sp], #-2941	; 0xfffff483
    3260:	91030000 	mrsls	r0, (UNDEF: 3)
    3264:	4e1e7dd0 	mrcmi	13, 0, r7, cr14, cr0, {6}
    3268:	38000003 	stmdacc	r0, {r0, r1}
    326c:	a840003a 	stmdage	r0, {r1, r3, r4, r5}^
    3270:	0100000a 	tsteq	r0, sl
    3274:	13cb0219 	bicne	r0, fp, #-1879048191	; 0x90000001
    3278:	9e1a0000 	cdpls	0, 1, cr0, cr10, cr0, {0}
    327c:	01000003 	tsteq	r0, r3
    3280:	03931a59 	orrseq	r1, r3, #364544	; 0x59000
    3284:	5a010000 	bpl	4328c <IRQ_STACK_SIZE+0x3b28c>
    3288:	00038719 	andeq	r8, r3, r9, lsl r7
    328c:	00487300 	subeq	r7, r8, r0, lsl #6
    3290:	037b1a00 	cmneq	fp, #0, 20
    3294:	91030000 	mrsls	r0, (UNDEF: 3)
    3298:	6f1a7d94 	svcvs	0x001a7d94
    329c:	03000003 	movweq	r0, #3
    32a0:	1a7d9891 	bne	1f694ec <STACK_SIZE+0x17694ec>
    32a4:	00000365 	andeq	r0, r0, r5, ror #6
    32a8:	7cf89103 	ldfvcp	f1, [r8], #12
    32ac:	00035b19 	andeq	r5, r3, r9, lsl fp
    32b0:	0048c200 	subeq	ip, r8, r0, lsl #4
    32b4:	0aa81f00 	beq	fea0aebc <IRQ_STACK_BASE+0xbaa0aebc>
    32b8:	a9200000 	stmdbge	r0!, {}	; <UNPREDICTABLE>
    32bc:	ef000003 	svc	0x00000003
    32c0:	1e000048 	cdpne	0, 0, cr0, cr0, cr8, {2}
    32c4:	0000028a 	andeq	r0, r0, sl, lsl #5
    32c8:	40003a38 	andmi	r3, r0, r8, lsr sl
    32cc:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    32d0:	9201c401 	andls	ip, r1, #16777216	; 0x1000000
    32d4:	32000013 	andcc	r0, r0, #19
    32d8:	000002da 	ldrdeq	r0, [r0], -sl
    32dc:	0002cf32 	andeq	ip, r2, r2, lsr pc
    32e0:	02c31900 	sbceq	r1, r3, #0, 18
    32e4:	49330000 	ldmdbmi	r3!, {}	; <UNPREDICTABLE>
    32e8:	b7320000 	ldrlt	r0, [r2, -r0]!
    32ec:	32000002 	andcc	r0, r0, #2
    32f0:	000002ab 	andeq	r0, r0, fp, lsr #5
    32f4:	0002a11a 	andeq	sl, r2, sl, lsl r1
    32f8:	f8910300 			; <UNDEFINED> instruction: 0xf8910300
    32fc:	0297197c 	addseq	r1, r7, #124, 18	; 0x1f0000
    3300:	49460000 	stmdbmi	r6, {}^	; <UNPREDICTABLE>
    3304:	d01f0000 	andsle	r0, pc, r0
    3308:	2100000a 	tstcs	r0, sl
    330c:	000002e5 	andeq	r0, r0, r5, ror #5
    3310:	0002f139 	andeq	pc, r2, r9, lsr r1	; <UNPREDICTABLE>
    3314:	fd200000 	stc2	0, cr0, [r0, #-0]
    3318:	5b000002 	blpl	3328 <ABORT_STACK_SIZE+0x2f28>
    331c:	20000049 	andcs	r0, r0, r9, asr #32
    3320:	00000308 	andeq	r0, r0, r8, lsl #6
    3324:	0000498d 	andeq	r4, r0, sp, lsl #19
    3328:	00031320 	andeq	r1, r3, r0, lsr #6
    332c:	0049cb00 	subeq	ip, r9, r0, lsl #22
    3330:	031e2000 	tsteq	lr, #0
    3334:	4a020000 	bmi	8333c <IRQ_STACK_SIZE+0x7b33c>
    3338:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    333c:	03000003 	movweq	r0, #3
    3340:	1b7db091 	blne	1f6f58c <STACK_SIZE+0x176f58c>
    3344:	00000335 	andeq	r0, r0, r5, lsr r3
    3348:	7da89103 	stfvcd	f1, [r8, #12]!
    334c:	00034120 	andeq	r4, r3, r0, lsr #2
    3350:	004a3900 	subeq	r3, sl, r0, lsl #18
    3354:	013a2300 	teqeq	sl, r0, lsl #6
    3358:	3bbc0000 	blcc	fef03360 <IRQ_STACK_BASE+0xbaf03360>
    335c:	0af04000 	beq	ffc13364 <IRQ_STACK_BASE+0xbbc13364>
    3360:	ad010000 	stcge	0, cr0, [r1, #-0]
    3364:	01583201 	cmpeq	r8, r1, lsl #4
    3368:	4f320000 	svcmi	0x00320000
    336c:	19000001 	stmdbne	r0, {r0}
    3370:	00000146 	andeq	r0, r0, r6, asr #2
    3374:	00004a91 	muleq	r0, r1, sl
    3378:	24000000 	strcs	r0, [r0], #-0
    337c:	40003adc 	ldrdmi	r3, [r0], -ip
    3380:	00000182 	andeq	r0, r0, r2, lsl #3
    3384:	04530125 	ldrbeq	r0, [r3], #-293	; 0xfffffedb
    3388:	067d9491 			; <UNDEFINED> instruction: 0x067d9491
    338c:	04520125 	ldrbeq	r0, [r2], #-293	; 0xfffffedb
    3390:	067d9891 			; <UNDEFINED> instruction: 0x067d9891
    3394:	04510125 	ldrbeq	r0, [r1], #-293	; 0xfffffedb
    3398:	067cf891 			; <UNDEFINED> instruction: 0x067cf891
    339c:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    33a0:	25007902 	strcs	r7, [r0, #-2306]	; 0xfffff6fe
    33a4:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    33a8:	0225007a 	eoreq	r0, r5, #122	; 0x7a
    33ac:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
    33b0:	00000000 	andeq	r0, r0, r0
    33b4:	003a6c24 	eorseq	r6, sl, r4, lsr #24
    33b8:	00160d40 	andseq	r0, r6, r0, asr #26
    33bc:	52012500 	andpl	r2, r1, #0, 10
    33c0:	250c9102 	strcs	r9, [ip, #-258]	; 0xfffffefe
    33c4:	91035101 	tstls	r3, r1, lsl #2
    33c8:	01250608 	teqeq	r5, r8, lsl #12
    33cc:	d0910350 	addsle	r0, r1, r0, asr r3
    33d0:	3400007d 	strcc	r0, [r0], #-125	; 0xffffff83
    33d4:	0000085c 	andeq	r0, r0, ip, asr r8
    33d8:	44021d01 	strmi	r1, [r2], #-3329	; 0xfffff2ff
    33dc:	4c40003c 	mcrrmi	0, 3, r0, r0, cr12
    33e0:	01000000 	mrseq	r0, (UNDEF: 0)
    33e4:	00143d9c 	mulseq	r4, ip, sp
    33e8:	3c882400 	cfstrscc	mvf2, [r8], {0}
    33ec:	043a4000 	ldrteq	r4, [sl], #-0
    33f0:	01250000 	teqeq	r5, r0
    33f4:	25300153 	ldrcs	r0, [r0, #-339]!	; 0xfffffead
    33f8:	0a035201 	beq	d7c04 <IRQ_STACK_SIZE+0xcfc04>
    33fc:	0125ffff 	strdeq	pc, [r5, -pc]!	; <UNPREDICTABLE>
    3400:	25300151 	ldrcs	r0, [r0, #-337]!	; 0xfffffeaf
    3404:	30015001 	andcc	r5, r1, r1
    3408:	0c7d0225 	lfmeq	f0, 2, [sp], #-148	; 0xffffff6c
    340c:	02253101 	eoreq	r3, r5, #1073741824	; 0x40000000
    3410:	0305087d 	movweq	r0, #22653	; 0x587d
    3414:	40016ab4 			; <UNDEFINED> instruction: 0x40016ab4
    3418:	047d0225 	ldrbteq	r0, [sp], #-549	; 0xfffffddb
    341c:	02253301 	eoreq	r3, r5, #67108864	; 0x4000000
    3420:	3301007d 	movwcc	r0, #4221	; 0x107d
    3424:	3a150000 	bcc	54342c <IRQ_STACK_SIZE+0x53b42c>
    3428:	4d000000 	stcmi	0, cr0, [r0, #-0]
    342c:	16000014 			; <UNDEFINED> instruction: 0x16000014
    3430:	0000006b 	andeq	r0, r0, fp, rrx
    3434:	503b0014 	eorspl	r0, fp, r4, lsl r0
    3438:	0100000a 	tsteq	r0, sl
    343c:	145f013f 	ldrbne	r0, [pc], #-319	; 3444 <ABORT_STACK_SIZE+0x3044>
    3440:	03050000 	movweq	r0, #20480	; 0x5000
    3444:	400128f8 	strdmi	r2, [r1], -r8
    3448:	00143d06 	andseq	r3, r4, r6, lsl #26
    344c:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3450:	14740000 	ldrbtne	r0, [r4], #-0
    3454:	6b160000 	blvs	58345c <IRQ_STACK_SIZE+0x57b45c>
    3458:	1d000000 	stcne	0, cr0, [r0, #-0]
    345c:	09053b00 	stmdbeq	r5, {r8, r9, fp, ip, sp}
    3460:	40010000 	andmi	r0, r1, r0
    3464:	00148601 	andseq	r8, r4, r1, lsl #12
    3468:	10030500 	andne	r0, r3, r0, lsl #10
    346c:	06400129 	strbeq	r0, [r0], -r9, lsr #2
    3470:	00001464 	andeq	r1, r0, r4, ror #8
    3474:	00089c3b 	andeq	r9, r8, fp, lsr ip
    3478:	01410100 	mrseq	r0, (UNDEF: 81)
    347c:	0000149d 	muleq	r0, sp, r4
    3480:	29300305 	ldmdbcs	r0!, {r0, r2, r8, r9}
    3484:	64064001 	strvs	r4, [r6], #-1
    3488:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    348c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3490:	000014b2 			; <UNDEFINED> instruction: 0x000014b2
    3494:	00006b16 	andeq	r6, r0, r6, lsl fp
    3498:	38001500 	stmdacc	r0, {r8, sl, ip}
    349c:	006f6863 	rsbeq	r6, pc, r3, ror #16
    34a0:	c4014201 	strgt	r4, [r1], #-513	; 0xfffffdff
    34a4:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    34a8:	01565803 	cmpeq	r6, r3, lsl #16
    34ac:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    34b0:	8f3b0000 	svchi	0x003b0000
    34b4:	01000008 	tsteq	r0, r8
    34b8:	14db0143 	ldrbne	r0, [fp], #323	; 0x143
    34bc:	03050000 	movweq	r0, #20480	; 0x5000
    34c0:	40015670 	andmi	r5, r1, r0, ror r6
    34c4:	0014a206 	andseq	sl, r4, r6, lsl #4
    34c8:	07d23b00 	ldrbeq	r3, [r2, r0, lsl #22]
    34cc:	44010000 	strmi	r0, [r1], #-0
    34d0:	0014f201 	andseq	pc, r4, r1, lsl #4
    34d4:	88030500 	stmdahi	r3, {r8, sl}
    34d8:	06400156 			; <UNDEFINED> instruction: 0x06400156
    34dc:	000014a2 	andeq	r1, r0, r2, lsr #9
    34e0:	00004f15 	andeq	r4, r0, r5, lsl pc
    34e4:	00150700 	andseq	r0, r5, r0, lsl #14
    34e8:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    34ec:	00090000 	andeq	r0, r9, r0
    34f0:	0009393c 	andeq	r3, r9, ip, lsr r9
    34f4:	f7230100 			; <UNDEFINED> instruction: 0xf7230100
    34f8:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    34fc:	016e1003 	cmneq	lr, r3
    3500:	012f1540 	teqeq	pc, r0, asr #10
    3504:	15280000 	strne	r0, [r8, #-0]!
    3508:	6b160000 	blvs	583510 <IRQ_STACK_SIZE+0x57b510>
    350c:	04000000 	streq	r0, [r0], #-0
    3510:	07a33c00 	streq	r3, [r3, r0, lsl #24]!
    3514:	24010000 	strcs	r0, [r1], #-0
    3518:	00001518 	andeq	r1, r0, r8, lsl r5
    351c:	771c0305 	ldrvc	r0, [ip, -r5, lsl #6]
    3520:	e03c4001 	eors	r4, ip, r1
    3524:	01000008 	tsteq	r0, r8
    3528:	00004f26 	andeq	r4, r0, r6, lsr #30
    352c:	bc030500 	cfstr32lt	mvfx0, [r3], {-0}
    3530:	3c400177 	stfcce	f0, [r0], {119}	; 0x77
    3534:	000009d9 	ldrdeq	r0, [r0], -r9
    3538:	004f2701 	subeq	r2, pc, r1, lsl #14
    353c:	03050000 	movweq	r0, #20480	; 0x5000
    3540:	400177c0 	andmi	r7, r1, r0, asr #15
    3544:	00004f15 	andeq	r4, r0, r5, lsl pc
    3548:	00156b00 	andseq	r6, r5, r0, lsl #22
    354c:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3550:	00010000 	andeq	r0, r1, r0
    3554:	0009783c 	andeq	r7, r9, ip, lsr r8
    3558:	5b280100 	blpl	a03960 <STACK_SIZE+0x203960>
    355c:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3560:	0177c803 	cmneq	r7, r3, lsl #16
    3564:	08a73c40 	stmiaeq	r7!, {r6, sl, fp, ip, sp}
    3568:	41010000 	mrsmi	r0, (UNDEF: 1)
    356c:	0000158d 	andeq	r1, r0, sp, lsl #11
    3570:	77180305 	ldrvc	r0, [r8, -r5, lsl #6]
    3574:	04054001 	streq	r4, [r5], #-1
    3578:	00001593 	muleq	r0, r3, r5
    357c:	0000483d 	andeq	r4, r0, sp, lsr r8
    3580:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3584:	15a90000 	strne	r0, [r9, #0]!
    3588:	6b3e0000 	blvs	f83590 <STACK_SIZE+0x783590>
    358c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    3590:	b13c000f 	teqlt	ip, pc
    3594:	04000009 	streq	r0, [r0], #-9
    3598:	0015ba01 	andseq	fp, r5, r1, lsl #20
    359c:	a0030500 	andge	r0, r3, r0, lsl #10
    35a0:	06400156 			; <UNDEFINED> instruction: 0x06400156
    35a4:	00001598 	muleq	r0, r8, r5
    35a8:	00003a15 	andeq	r3, r0, r5, lsl sl
    35ac:	0015d000 	andseq	sp, r5, r0
    35b0:	006b3e00 	rsbeq	r3, fp, r0, lsl #28
    35b4:	2d000000 	stccs	0, cr0, [r0, #-0]
    35b8:	0a573c00 	beq	15d25c0 <STACK_SIZE+0xdd25c0>
    35bc:	01050000 	mrseq	r0, (UNDEF: 5)
    35c0:	000015e1 	andeq	r1, r0, r1, ror #11
    35c4:	29500305 	ldmdbcs	r0, {r0, r2, r8, r9}^
    35c8:	bf064001 	svclt	0x00064001
    35cc:	15000015 	strne	r0, [r0, #-21]	; 0xffffffeb
    35d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    35d4:	000015f7 	strdeq	r1, [r0], -r7
    35d8:	00006b3e 	andeq	r6, r0, lr, lsr fp
    35dc:	00450700 	subeq	r0, r5, r0, lsl #14
    35e0:	00079a3c 	andeq	r9, r7, ip, lsr sl
    35e4:	08010600 	stmdaeq	r1, {r9, sl}
    35e8:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
    35ec:	00e3f003 	rsceq	pc, r3, r3
    35f0:	15e60640 	strbne	r0, [r6, #1600]!	; 0x640
    35f4:	1b3f0000 	blne	fc35fc <STACK_SIZE+0x7c35fc>
    35f8:	07000008 	streq	r0, [r0, -r8]
    35fc:	00002cdc 	ldrdeq	r2, [r0], -ip
    3600:	00162c00 	andseq	r2, r6, r0, lsl #24
    3604:	00814000 	addeq	r4, r1, r0
    3608:	8e400000 	cdphi	0, 4, cr0, cr0, cr0, {0}
    360c:	40000000 	andmi	r0, r0, r0
    3610:	00000099 	muleq	r0, r9, r0
    3614:	027f4100 	rsbseq	r4, pc, #0, 2
    3618:	22030000 	andcs	r0, r3, #0
    361c:	00008e40 	andeq	r8, r0, r0, asr #28
    3620:	00001700 	andeq	r1, r0, r0, lsl #14
    3624:	0000023f 	andeq	r0, r0, pc, lsr r2
    3628:	08b70004 	ldmeq	r7!, {r2}
    362c:	01040000 	mrseq	r0, (UNDEF: 4)
    3630:	00000133 	andeq	r0, r0, r3, lsr r1
    3634:	000ac101 	andeq	ip, sl, r1, lsl #2
    3638:	00029500 	andeq	r9, r2, r0, lsl #10
    363c:	003c9000 	eorseq	r9, ip, r0
    3640:	00013440 	andeq	r3, r1, r0, asr #8
    3644:	000b2b00 	andeq	r2, fp, r0, lsl #22
    3648:	06010200 	streq	r0, [r1], -r0, lsl #4
    364c:	0000008c 	andeq	r0, r0, ip, lsl #1
    3650:	8a080102 	bhi	203a60 <IRQ_STACK_SIZE+0x1fba60>
    3654:	02000000 	andeq	r0, r0, #0
    3658:	023d0502 	eorseq	r0, sp, #8388608	; 0x800000
    365c:	02020000 	andeq	r0, r2, #0
    3660:	00003907 	andeq	r3, r0, r7, lsl #18
    3664:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    3668:	00746e69 	rsbseq	r6, r4, r9, ror #28
    366c:	26070402 	strcs	r0, [r7], -r2, lsl #8
    3670:	02000001 	andeq	r0, r0, #1
    3674:	02000508 	andeq	r0, r0, #8, 10	; 0x2000000
    3678:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    367c:	00011c07 	andeq	r1, r1, r7, lsl #24
    3680:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3684:	00000205 	andeq	r0, r0, r5, lsl #4
    3688:	ec070402 	cfstrs	mvf0, [r7], {2}
    368c:	02000001 	andeq	r0, r0, #1
    3690:	01210704 	teqeq	r1, r4, lsl #14
    3694:	01020000 	mrseq	r0, (UNDEF: 2)
    3698:	00009308 	andeq	r9, r0, r8, lsl #6
    369c:	0ac70400 	beq	ff1c46a4 <IRQ_STACK_BASE+0xbb1c46a4>
    36a0:	07010000 	streq	r0, [r1, -r0]
    36a4:	40003c90 	mulmi	r0, r0, ip
    36a8:	00000014 	andeq	r0, r0, r4, lsl r0
    36ac:	a0059c01 	andge	r9, r5, r1, lsl #24
    36b0:	0100000a 	tsteq	r0, sl
    36b4:	0000410c 	andeq	r4, r0, ip, lsl #2
    36b8:	003ca400 	eorseq	sl, ip, r0, lsl #8
    36bc:	00001440 	andeq	r1, r0, r0, asr #8
    36c0:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    36c4:	01007764 	tsteq	r0, r4, ror #14
    36c8:	003cb811 	eorseq	fp, ip, r1, lsl r8
    36cc:	00001840 	andeq	r1, r0, r0, asr #16
    36d0:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    36d4:	00000a8b 	andeq	r0, r0, fp, lsl #21
    36d8:	00411601 	subeq	r1, r1, r1, lsl #12
    36dc:	3cd00000 	ldclcc	0, cr0, [r0], {0}
    36e0:	001c4000 	andseq	r4, ip, r0
    36e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    36e8:	000000d4 	ldrdeq	r0, [r0], -r4
    36ec:	01007808 	tsteq	r0, r8, lsl #16
    36f0:	00004118 	andeq	r4, r0, r8, lsl r1
    36f4:	00500100 	subseq	r0, r0, r0, lsl #2
    36f8:	000ab404 	andeq	fp, sl, r4, lsl #8
    36fc:	ec1e0100 	ldfs	f0, [lr], {-0}
    3700:	3040003c 	subcc	r0, r0, ip, lsr r0
    3704:	01000000 	mrseq	r0, (UNDEF: 0)
    3708:	0ad5099c 	beq	ff545d80 <IRQ_STACK_BASE+0xbb545d80>
    370c:	26010000 	strcs	r0, [r1], -r0
    3710:	40003d1c 	andmi	r3, r0, ip, lsl sp
    3714:	000000a8 	andeq	r0, r0, r8, lsr #1
    3718:	01e49c01 	mvneq	r9, r1, lsl #24
    371c:	650a0000 	strvs	r0, [sl, #-0]
    3720:	2601006e 	strcs	r0, [r1], -lr, rrx
    3724:	00000041 	andeq	r0, r0, r1, asr #32
    3728:	00004ab4 			; <UNDEFINED> instruction: 0x00004ab4
    372c:	003d380b 	eorseq	r3, sp, fp, lsl #16
    3730:	0001e440 	andeq	lr, r1, r0, asr #8
    3734:	00012200 	andeq	r2, r1, r0, lsl #4
    3738:	51010c00 	tstpl	r1, r0, lsl #24
    373c:	0c330802 	ldceq	8, cr0, [r3], #-8
    3740:	74025001 	strvc	r5, [r2], #-1
    3744:	4c0d0000 	stcmi	0, cr0, [sp], {-0}
    3748:	e440003d 	strb	r0, [r0], #-61	; 0xffffffc3
    374c:	3d000001 	stccc	0, cr0, [r0, #-4]
    3750:	0c000001 	stceq	0, cr0, [r0], {1}
    3754:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3758:	50010c34 	andpl	r0, r1, r4, lsr ip
    375c:	5001f303 	andpl	pc, r1, r3, lsl #6
    3760:	3d740b00 	vldmdbcc	r4!, {d16-d15}
    3764:	01fa4000 	mvnseq	r4, r0
    3768:	015b0000 	cmpeq	fp, r0
    376c:	010c0000 	mrseq	r0, (UNDEF: 12)
    3770:	0c300152 	ldfeqs	f0, [r0], #-328	; 0xfffffeb8
    3774:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3778:	50010c33 	andpl	r0, r1, r3, lsr ip
    377c:	0b003001 	bleq	f788 <IRQ_STACK_SIZE+0x7788>
    3780:	40003d80 	andmi	r3, r0, r0, lsl #27
    3784:	00000215 	andeq	r0, r0, r5, lsl r2
    3788:	00000174 	andeq	r0, r0, r4, ror r1
    378c:	0251010c 	subseq	r0, r1, #12, 2
    3790:	010c3308 	tsteq	ip, r8, lsl #6
    3794:	00300150 	eorseq	r0, r0, r0, asr r1
    3798:	003d900b 	eorseq	r9, sp, fp
    379c:	00022b40 	andeq	r2, r2, r0, asr #22
    37a0:	00019200 	andeq	r9, r1, r0, lsl #4
    37a4:	52010c00 	andpl	r0, r1, #0, 24
    37a8:	010c3101 	tsteq	ip, r1, lsl #2
    37ac:	33080251 	movwcc	r0, #33361	; 0x8251
    37b0:	0150010c 	cmpeq	r0, ip, lsl #2
    37b4:	a00b0030 	andge	r0, fp, r0, lsr r0
    37b8:	fa40003d 	blx	10038b4 <STACK_SIZE+0x8038b4>
    37bc:	b0000001 	andlt	r0, r0, r1
    37c0:	0c000001 	stceq	0, cr0, [r0], {1}
    37c4:	30015201 	andcc	r5, r1, r1, lsl #4
    37c8:	0251010c 	subseq	r0, r1, #12, 2
    37cc:	010c3408 	tsteq	ip, r8, lsl #8
    37d0:	00300150 	eorseq	r0, r0, r0, asr r1
    37d4:	003dac0b 	eorseq	sl, sp, fp, lsl #24
    37d8:	00021540 	andeq	r1, r2, r0, asr #10
    37dc:	0001c900 	andeq	ip, r1, r0, lsl #18
    37e0:	51010c00 	tstpl	r1, r0, lsl #24
    37e4:	0c340802 	ldceq	8, cr0, [r4], #-8
    37e8:	30015001 	andcc	r5, r1, r1
    37ec:	3dc40e00 	stclcc	14, cr0, [r4]
    37f0:	022b4000 	eoreq	r4, fp, #0
    37f4:	010c0000 	mrseq	r0, (UNDEF: 12)
    37f8:	0c310152 	ldfeqs	f0, [r1], #-328	; 0xfffffeb8
    37fc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3800:	50010c34 	andpl	r0, r1, r4, lsr ip
    3804:	00003001 	andeq	r3, r0, r1
    3808:	0006a40f 	andeq	sl, r6, pc, lsl #8
    380c:	fa430200 	blx	10c4014 <STACK_SIZE+0x8c4014>
    3810:	10000001 	andne	r0, r0, r1
    3814:	00000041 	andeq	r0, r0, r1, asr #32
    3818:	00004110 	andeq	r4, r0, r0, lsl r1
    381c:	800f0000 	andhi	r0, pc, r0
    3820:	02000006 	andeq	r0, r0, #6
    3824:	00021544 	andeq	r1, r2, r4, asr #10
    3828:	00411000 	subeq	r1, r1, r0
    382c:	41100000 	tstmi	r0, r0
    3830:	10000000 	andne	r0, r0, r0
    3834:	00000041 	andeq	r0, r0, r1, asr #32
    3838:	06f20f00 	ldrbteq	r0, [r2], r0, lsl #30
    383c:	42020000 	andmi	r0, r2, #0
    3840:	0000022b 	andeq	r0, r0, fp, lsr #4
    3844:	00004110 	andeq	r4, r0, r0, lsl r1
    3848:	00411000 	subeq	r1, r1, r0
    384c:	11000000 	mrsne	r0, (UNDEF: 0)
    3850:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    3854:	41104602 	tstmi	r0, r2, lsl #12
    3858:	10000000 	andne	r0, r0, r0
    385c:	00000041 	andeq	r0, r0, r1, asr #32
    3860:	00004110 	andeq	r4, r0, r0, lsl r1
    3864:	d3000000 	movwle	r0, #0
    3868:	04000000 	streq	r0, [r0], #-0
    386c:	0009e100 	andeq	lr, r9, r0, lsl #2
    3870:	33010400 	movwcc	r0, #5120	; 0x1400
    3874:	01000001 	tsteq	r0, r1
    3878:	00000aed 	andeq	r0, r0, sp, ror #21
    387c:	00000295 	muleq	r0, r5, r2
    3880:	40003dc4 	andmi	r3, r0, r4, asr #27
    3884:	00000040 	andeq	r0, r0, r0, asr #32
    3888:	00000ba8 	andeq	r0, r0, r8, lsr #23
    388c:	8c060102 	stfhis	f0, [r6], {2}
    3890:	02000000 	andeq	r0, r0, #0
    3894:	008a0801 	addeq	r0, sl, r1, lsl #16
    3898:	02020000 	andeq	r0, r2, #0
    389c:	00023d05 	andeq	r3, r2, r5, lsl #26
    38a0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    38a4:	00000039 	andeq	r0, r0, r9, lsr r0
    38a8:	69050403 	stmdbvs	r5, {r0, r1, sl}
    38ac:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    38b0:	01260704 	teqeq	r6, r4, lsl #14
    38b4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    38b8:	00020005 	andeq	r0, r2, r5
    38bc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    38c0:	0000011c 	andeq	r0, r0, ip, lsl r1
    38c4:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    38c8:	02000002 	andeq	r0, r0, #2
    38cc:	01ec0704 	mvneq	r0, r4, lsl #14
    38d0:	04020000 	streq	r0, [r2], #-0
    38d4:	00012107 	andeq	r2, r1, r7, lsl #2
    38d8:	08010200 	stmdaeq	r1, {r9}
    38dc:	00000093 	muleq	r0, r3, r0
    38e0:	0000ab04 	andeq	sl, r0, r4, lsl #22
    38e4:	01090100 	mrseq	r0, (UNDEF: 25)
    38e8:	00000091 	muleq	r0, r1, r0
    38ec:	64656c05 	strbtvs	r6, [r5], #-3077	; 0xfffff3fb
    38f0:	41090100 	mrsmi	r0, (UNDEF: 25)
    38f4:	00000000 	andeq	r0, r0, r0
    38f8:	000ae406 	andeq	lr, sl, r6, lsl #8
    38fc:	c4030100 	strgt	r0, [r3], #-256	; 0xffffff00
    3900:	2440003d 	strbcs	r0, [r0], #-61	; 0xffffffc3
    3904:	01000000 	mrseq	r0, (UNDEF: 0)
    3908:	0000bd9c 	muleq	r0, ip, sp
    390c:	00790700 	rsbseq	r0, r9, r0, lsl #14
    3910:	3dd80000 	ldclcc	0, cr0, [r8]
    3914:	00104000 	andseq	r4, r0, r0
    3918:	06010000 	streq	r0, [r1], -r0
    391c:	00008508 	andeq	r8, r0, r8, lsl #10
    3920:	00000000 	andeq	r0, r0, r0
    3924:	00007909 	andeq	r7, r0, r9, lsl #18
    3928:	003de800 	eorseq	lr, sp, r0, lsl #16
    392c:	00001c40 	andeq	r1, r0, r0, asr #24
    3930:	0a9c0100 	beq	fe703d38 <IRQ_STACK_BASE+0xba703d38>
    3934:	00000085 	andeq	r0, r0, r5, lsl #1
    3938:	00004b0f 	andeq	r4, r0, pc, lsl #22
    393c:	03e30000 	mvneq	r0, #0
    3940:	00040000 	andeq	r0, r4, r0
    3944:	00000a76 	andeq	r0, r0, r6, ror sl
    3948:	01330104 	teqeq	r3, r4, lsl #2
    394c:	03010000 	movweq	r0, #4096	; 0x1000
    3950:	9500000b 	strls	r0, [r0, #-11]
    3954:	04000002 	streq	r0, [r0], #-2
    3958:	3c40003e 	mcrrcc	0, 3, r0, r0, cr14
    395c:	df000001 	svcle	0x00000001
    3960:	0200000b 	andeq	r0, r0, #11
    3964:	008c0601 	addeq	r0, ip, r1, lsl #12
    3968:	01020000 	mrseq	r0, (UNDEF: 2)
    396c:	00008a08 	andeq	r8, r0, r8, lsl #20
    3970:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3974:	0000023d 	andeq	r0, r0, sp, lsr r2
    3978:	39070202 	stmdbcc	r7, {r1, r9}
    397c:	03000000 	movweq	r0, #0
    3980:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3984:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    3988:	00012607 	andeq	r2, r1, r7, lsl #12
    398c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    3990:	00000200 	andeq	r0, r0, r0, lsl #4
    3994:	1c070802 	stcne	8, cr0, [r7], {2}
    3998:	02000001 	andeq	r0, r0, #1
    399c:	02050504 	andeq	r0, r5, #4, 10	; 0x1000000
    39a0:	04020000 	streq	r0, [r2], #-0
    39a4:	0001ec07 	andeq	lr, r1, r7, lsl #24
    39a8:	02040400 	andeq	r0, r4, #0, 8
    39ac:	01210704 	teqeq	r1, r4, lsl #14
    39b0:	01020000 	mrseq	r0, (UNDEF: 2)
    39b4:	00009308 	andeq	r9, r0, r8, lsl #6
    39b8:	81040500 	tsthi	r4, r0, lsl #10
    39bc:	06000000 	streq	r0, [r0], -r0
    39c0:	00000074 	andeq	r0, r0, r4, ror r0
    39c4:	56022007 	strpl	r2, [r2], -r7
    39c8:	000000ef 	andeq	r0, r0, pc, ror #1
    39cc:	000a4608 	andeq	r4, sl, r8, lsl #12
    39d0:	48570200 	ldmdami	r7, {r9}^
    39d4:	00000000 	andeq	r0, r0, r0
    39d8:	000a4b08 	andeq	r4, sl, r8, lsl #22
    39dc:	48580200 	ldmdami	r8, {r9}^
    39e0:	04000000 	streq	r0, [r0], #-0
    39e4:	0007c208 	andeq	ip, r7, r8, lsl #4
    39e8:	48590200 	ldmdami	r9, {r9}^
    39ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    39f0:	0007ca08 	andeq	ip, r7, r8, lsl #20
    39f4:	485a0200 	ldmdami	sl, {r9}^
    39f8:	0c000000 	stceq	0, cr0, [r0], {-0}
    39fc:	00091b08 	andeq	r1, r9, r8, lsl #22
    3a00:	485b0200 	ldmdami	fp, {r9}^
    3a04:	10000000 	andne	r0, r0, r0
    3a08:	00092308 	andeq	r2, r9, r8, lsl #6
    3a0c:	485c0200 	ldmdami	ip, {r9}^
    3a10:	14000000 	strne	r0, [r0], #-0
    3a14:	00084108 	andeq	r4, r8, r8, lsl #2
    3a18:	485d0200 	ldmdami	sp, {r9}^
    3a1c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3a20:	0009e808 	andeq	lr, r9, r8, lsl #16
    3a24:	485e0200 	ldmdami	lr, {r9}^
    3a28:	1c000000 	stcne	0, cr0, [r0], {-0}
    3a2c:	08c90900 	stmiaeq	r9, {r8, fp}^
    3a30:	5f020000 	svcpl	0x00020000
    3a34:	00000086 	andeq	r0, r0, r6, lsl #1
    3a38:	000b0a0a 	andeq	r0, fp, sl, lsl #20
    3a3c:	041f0100 	ldreq	r0, [pc], #-256	; 3a44 <ABORT_STACK_SIZE+0x3644>
    3a40:	4c40003e 	mcrrmi	0, 3, r0, r0, cr14
    3a44:	01000000 	mrseq	r0, (UNDEF: 0)
    3a48:	0001659c 	muleq	r1, ip, r5
    3a4c:	0b130b00 	bleq	4c6654 <IRQ_STACK_SIZE+0x4be654>
    3a50:	1f010000 	svcne	0x00010000
    3a54:	00000048 	andeq	r0, r0, r8, asr #32
    3a58:	00004b30 	andeq	r4, r0, r0, lsr fp
    3a5c:	0009bc0b 	andeq	fp, r9, fp, lsl #24
    3a60:	481f0100 	ldmdami	pc, {r8}	; <UNPREDICTABLE>
    3a64:	51000000 	mrspl	r0, (UNDEF: 0)
    3a68:	0b00004b 	bleq	3b9c <ABORT_STACK_SIZE+0x379c>
    3a6c:	000000b7 	strheq	r0, [r0], -r7
    3a70:	00481f01 	subeq	r1, r8, r1, lsl #30
    3a74:	4b8e0000 	blmi	fe383a7c <IRQ_STACK_BASE+0xba383a7c>
    3a78:	690c0000 	stmdbvs	ip, {}	; <UNPREDICTABLE>
    3a7c:	41210100 	teqmi	r1, r0, lsl #2
    3a80:	ac000000 	stcge	0, cr0, [r0], {-0}
    3a84:	0d00004b 	stceq	0, cr0, [r0, #-300]	; 0xfffffed4
    3a88:	40003e40 	andmi	r3, r0, r0, asr #28
    3a8c:	000002c8 	andeq	r0, r0, r8, asr #5
    3a90:	0252010e 	subseq	r0, r2, #-2147483645	; 0x80000003
    3a94:	010e0075 	tsteq	lr, r5, ror r0
    3a98:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    3a9c:	74025001 	strvc	r5, [r2], #-1
    3aa0:	0f00007f 	svceq	0x0000007f
    3aa4:	00000af3 	strdeq	r0, [r0], -r3
    3aa8:	00412a01 	subeq	r2, r1, r1, lsl #20
    3aac:	3e500000 	cdpcc	0, 5, cr0, cr0, cr0, {0}
    3ab0:	00f04000 	rscseq	r4, r0, r0
    3ab4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ab8:	000002ad 	andeq	r0, r0, sp, lsr #5
    3abc:	003e6410 	eorseq	r6, lr, r0, lsl r4
    3ac0:	0002e340 	andeq	lr, r2, r0, asr #6
    3ac4:	3e701000 	cdpcc	0, 7, cr1, cr0, cr0, {0}
    3ac8:	02ea4000 	rsceq	r4, sl, #0
    3acc:	74100000 	ldrvc	r0, [r0], #-0
    3ad0:	fb40003e 	blx	1003bd2 <STACK_SIZE+0x803bd2>
    3ad4:	10000002 	andne	r0, r0, r2
    3ad8:	40003e78 	andmi	r3, r0, r8, ror lr
    3adc:	00000302 	andeq	r0, r0, r2, lsl #6
    3ae0:	003e8411 	eorseq	r8, lr, r1, lsl r4
    3ae4:	00030940 	andeq	r0, r3, r0, asr #18
    3ae8:	0001b900 	andeq	fp, r1, r0, lsl #18
    3aec:	50010e00 	andpl	r0, r1, r0, lsl #28
    3af0:	6ae40305 	bvs	ff90470c <IRQ_STACK_BASE+0xbb90470c>
    3af4:	10004001 	andne	r4, r0, r1
    3af8:	40003ec0 	andmi	r3, r0, r0, asr #29
    3afc:	0000031b 	andeq	r0, r0, fp, lsl r3
    3b00:	003ecc11 	eorseq	ip, lr, r1, lsl ip
    3b04:	00032240 	andeq	r2, r3, r0, asr #4
    3b08:	0001db00 	andeq	sp, r1, r0, lsl #22
    3b0c:	51010e00 	tstpl	r1, r0, lsl #28
    3b10:	010e3101 	tsteq	lr, r1, lsl #2
    3b14:	00740250 	rsbseq	r0, r4, r0, asr r2
    3b18:	3ed41100 	cdpcc	1, 13, cr1, cr4, cr0, {0}
    3b1c:	03384000 	teqeq	r8, #0
    3b20:	01ee0000 	mvneq	r0, r0
    3b24:	010e0000 	mrseq	r0, (UNDEF: 14)
    3b28:	00310150 	eorseq	r0, r1, r0, asr r1
    3b2c:	003ee011 	eorseq	lr, lr, r1, lsl r0
    3b30:	00034940 	andeq	r4, r3, r0, asr #18
    3b34:	00020800 	andeq	r0, r2, r0, lsl #16
    3b38:	51010e00 	tstpl	r1, r0, lsl #28
    3b3c:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    3b40:	74025001 	strvc	r5, [r2], #-1
    3b44:	ec110000 	ldc	0, cr0, [r1], {-0}
    3b48:	5f40003e 	svcpl	0x0040003e
    3b4c:	22000003 	andcs	r0, r0, #3
    3b50:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3b54:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    3b58:	50010e00 	andpl	r0, r1, r0, lsl #28
    3b5c:	00007402 	andeq	r7, r0, r2, lsl #8
    3b60:	003ef411 	eorseq	pc, lr, r1, lsl r4	; <UNPREDICTABLE>
    3b64:	00037540 	andeq	r7, r3, r0, asr #10
    3b68:	00023500 	andeq	r3, r2, r0, lsl #10
    3b6c:	50010e00 	andpl	r0, r1, r0, lsl #28
    3b70:	11004f01 	tstne	r0, r1, lsl #30
    3b74:	40003f00 	andmi	r3, r0, r0, lsl #30
    3b78:	00000386 	andeq	r0, r0, r6, lsl #7
    3b7c:	0000024e 	andeq	r0, r0, lr, asr #4
    3b80:	0151010e 	cmpeq	r1, lr, lsl #2
    3b84:	50010e31 	andpl	r0, r1, r1, lsr lr
    3b88:	00007402 	andeq	r7, r0, r2, lsl #8
    3b8c:	003f0c11 	eorseq	r0, pc, r1, lsl ip	; <UNPREDICTABLE>
    3b90:	00039c40 	andeq	r9, r3, r0, asr #24
    3b94:	00026800 	andeq	r6, r2, r0, lsl #16
    3b98:	51010e00 	tstpl	r1, r0, lsl #28
    3b9c:	0eff0802 	cdpeq	8, 15, cr0, cr15, cr2, {0}
    3ba0:	74025001 	strvc	r5, [r2], #-1
    3ba4:	14110000 	ldrne	r0, [r1], #-0
    3ba8:	b240003f 	sublt	r0, r0, #63	; 0x3f
    3bac:	7b000003 	blvc	3bc0 <ABORT_STACK_SIZE+0x37c0>
    3bb0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3bb4:	31015001 	tstcc	r1, r1
    3bb8:	3f201100 	svccc	0x00201100
    3bbc:	03094000 	movweq	r4, #36864	; 0x9000
    3bc0:	02920000 	addseq	r0, r2, #0
    3bc4:	010e0000 	mrseq	r0, (UNDEF: 14)
    3bc8:	f8030550 			; <UNDEFINED> instruction: 0xf8030550
    3bcc:	0040016a 	subeq	r0, r0, sl, ror #2
    3bd0:	003f3410 	eorseq	r3, pc, r0, lsl r4	; <UNPREDICTABLE>
    3bd4:	0003c340 	andeq	ip, r3, r0, asr #6
    3bd8:	3f3c0d00 	svccc	0x003c0d00
    3bdc:	03d94000 	bicseq	r4, r9, #0
    3be0:	010e0000 	mrseq	r0, (UNDEF: 14)
    3be4:	e80a0350 	stmda	sl, {r4, r6, r8, r9}
    3be8:	12000003 	andne	r0, r0, #3
    3bec:	000000ef 	andeq	r0, r0, pc, ror #1
    3bf0:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    3bf4:	00006413 	andeq	r6, r0, r3, lsl r4
    3bf8:	14000400 	strne	r0, [r0], #-1024	; 0xfffffc00
    3bfc:	000007a3 	andeq	r0, r0, r3, lsr #15
    3c00:	02ad0301 	adceq	r0, sp, #67108864	; 0x4000000
    3c04:	1a150000 	bne	543c0c <IRQ_STACK_SIZE+0x53bc0c>
    3c08:	0200000b 	andeq	r0, r0, #11
    3c0c:	0002e350 	andeq	lr, r2, r0, asr r3
    3c10:	00411600 	subeq	r1, r1, r0, lsl #12
    3c14:	41160000 	tstmi	r6, r0
    3c18:	16000000 	strne	r0, [r0], -r0
    3c1c:	0000006b 	andeq	r0, r0, fp, rrx
    3c20:	02f51700 	rscseq	r1, r5, #0, 14
    3c24:	7a030000 	bvc	c3c2c <IRQ_STACK_SIZE+0xbbc2c>
    3c28:	000af815 	andeq	pc, sl, r5, lsl r8	; <UNPREDICTABLE>
    3c2c:	fb1f0200 	blx	7c4436 <IRQ_STACK_SIZE+0x7bc436>
    3c30:	16000002 	strne	r0, [r0], -r2
    3c34:	00000041 	andeq	r0, r0, r1, asr #32
    3c38:	0ae41700 	beq	ff909840 <IRQ_STACK_BASE+0xbb909840>
    3c3c:	18020000 	stmdane	r2, {}	; <UNPREDICTABLE>
    3c40:	000ac717 	andeq	ip, sl, r7, lsl r7
    3c44:	15390200 	ldrne	r0, [r9, #-512]!	; 0xfffffe00
    3c48:	0000027f 	andeq	r0, r0, pc, ror r2
    3c4c:	031b2202 	tsteq	fp, #536870912	; 0x20000000
    3c50:	7b160000 	blvc	583c58 <IRQ_STACK_SIZE+0x57bc58>
    3c54:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3c58:	09301700 	ldmdbeq	r0!, {r8, r9, sl, ip}
    3c5c:	74020000 	strvc	r0, [r2], #-0
    3c60:	0007d715 	andeq	sp, r7, r5, lsl r7
    3c64:	38750200 	ldmdacc	r5!, {r9}^
    3c68:	16000003 	strne	r0, [r0], -r3
    3c6c:	00000041 	andeq	r0, r0, r1, asr #32
    3c70:	00004116 	andeq	r4, r0, r6, lsl r1
    3c74:	6b150000 	blvs	543c7c <IRQ_STACK_SIZE+0x53bc7c>
    3c78:	02000008 	andeq	r0, r0, #8
    3c7c:	00034981 	andeq	r4, r3, r1, lsl #19
    3c80:	00411600 	subeq	r1, r1, r0, lsl #12
    3c84:	15000000 	strne	r0, [r0, #-0]
    3c88:	00000a26 	andeq	r0, r0, r6, lsr #20
    3c8c:	035f7e02 	cmpeq	pc, #2, 28
    3c90:	41160000 	tstmi	r6, r0
    3c94:	16000000 	strne	r0, [r0], -r0
    3c98:	00000041 	andeq	r0, r0, r1, asr #32
    3c9c:	07fe1500 	ldrbeq	r1, [lr, r0, lsl #10]!
    3ca0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    3ca4:	00000375 	andeq	r0, r0, r5, ror r3
    3ca8:	00004116 	andeq	r4, r0, r6, lsl r1
    3cac:	00411600 	subeq	r1, r1, r0, lsl #12
    3cb0:	15000000 	strne	r0, [r0, #-0]
    3cb4:	000007e4 	andeq	r0, r0, r4, ror #15
    3cb8:	03867a02 	orreq	r7, r6, #8192	; 0x2000
    3cbc:	41160000 	tstmi	r6, r0
    3cc0:	00000000 	andeq	r0, r0, r0
    3cc4:	00077815 	andeq	r7, r7, r5, lsl r8
    3cc8:	9c480200 	sfmls	f0, 2, [r8], {-0}
    3ccc:	16000003 	strne	r0, [r0], -r3
    3cd0:	00000041 	andeq	r0, r0, r1, asr #32
    3cd4:	00004116 	andeq	r4, r0, r6, lsl r1
    3cd8:	46150000 	ldrmi	r0, [r5], -r0
    3cdc:	02000006 	andeq	r0, r0, #6
    3ce0:	0003b245 	andeq	fp, r3, r5, asr #4
    3ce4:	00411600 	subeq	r1, r1, r0, lsl #12
    3ce8:	41160000 	tstmi	r6, r0
    3cec:	00000000 	andeq	r0, r0, r0
    3cf0:	00074715 	andeq	r4, r7, r5, lsl r7
    3cf4:	c3410200 	movtgt	r0, #4608	; 0x1200
    3cf8:	16000003 	strne	r0, [r0], -r3
    3cfc:	00000041 	andeq	r0, r0, r1, asr #32
    3d00:	0b291500 	bleq	a49108 <STACK_SIZE+0x249108>
    3d04:	30020000 	andcc	r0, r2, r0
    3d08:	000003d9 	ldrdeq	r0, [r0], -r9
    3d0c:	00004816 	andeq	r4, r0, r6, lsl r8
    3d10:	00481600 	subeq	r1, r8, r0, lsl #12
    3d14:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3d18:	00000ce2 	andeq	r0, r0, r2, ror #25
    3d1c:	48161102 	ldmdami	r6, {r1, r8, ip}
    3d20:	00000000 	andeq	r0, r0, r0
    3d24:	00016e00 	andeq	r6, r1, r0, lsl #28
    3d28:	c7000400 	strgt	r0, [r0, -r0, lsl #8]
    3d2c:	0400000b 	streq	r0, [r0], #-11
    3d30:	00013301 	andeq	r3, r1, r1, lsl #6
    3d34:	0b560100 	bleq	158413c <STACK_SIZE+0xd8413c>
    3d38:	02950000 	addseq	r0, r5, #0
    3d3c:	3f400000 	svccc	0x00400000
    3d40:	00b44000 	adcseq	r4, r4, r0
    3d44:	0c8b0000 	stceq	0, cr0, [fp], {0}
    3d48:	01020000 	mrseq	r0, (UNDEF: 2)
    3d4c:	00008c06 	andeq	r8, r0, r6, lsl #24
    3d50:	08010200 	stmdaeq	r1, {r9}
    3d54:	0000008a 	andeq	r0, r0, sl, lsl #1
    3d58:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    3d5c:	02000002 	andeq	r0, r0, #2
    3d60:	00390702 	eorseq	r0, r9, r2, lsl #14
    3d64:	04030000 	streq	r0, [r3], #-0
    3d68:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3d6c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3d70:	00000126 	andeq	r0, r0, r6, lsr #2
    3d74:	00050802 	andeq	r0, r5, r2, lsl #16
    3d78:	02000002 	andeq	r0, r0, #2
    3d7c:	011c0708 	tsteq	ip, r8, lsl #14
    3d80:	04020000 	streq	r0, [r2], #-0
    3d84:	00020505 	andeq	r0, r2, r5, lsl #10
    3d88:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3d8c:	000001ec 	andeq	r0, r0, ip, ror #3
    3d90:	21070402 	tstcs	r7, r2, lsl #8
    3d94:	04000001 	streq	r0, [r0], #-1
    3d98:	00007804 	andeq	r7, r0, r4, lsl #16
    3d9c:	08010200 	stmdaeq	r1, {r9}
    3da0:	00000093 	muleq	r0, r3, r0
    3da4:	000b6505 	andeq	r6, fp, r5, lsl #10
    3da8:	72920200 	addsvc	r0, r2, #0, 4
    3dac:	06000000 	streq	r0, [r0], -r0
    3db0:	00000b31 	andeq	r0, r0, r1, lsr fp
    3db4:	007f0a01 	rsbseq	r0, pc, r1, lsl #20
    3db8:	3f400000 	svccc	0x00400000
    3dbc:	004c4000 	subeq	r4, ip, r0
    3dc0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3dc4:	000000cf 	andeq	r0, r0, pc, asr #1
    3dc8:	636e6907 	cmnvs	lr, #114688	; 0x1c000
    3dcc:	410a0100 	mrsmi	r0, (UNDEF: 26)
    3dd0:	ed000000 	stc	0, cr0, [r0, #-0]
    3dd4:	0800004b 	stmdaeq	r0, {r0, r1, r3, r6}
    3dd8:	00000b7c 	andeq	r0, r0, ip, ror fp
    3ddc:	007f0c01 	rsbseq	r0, pc, r1, lsl #24
    3de0:	4c1b0000 	ldcmi	0, cr0, [fp], {-0}
    3de4:	85090000 	strhi	r0, [r9, #-0]
    3de8:	0100000b 	tsteq	r0, fp
    3dec:	00007f0d 	andeq	r7, r0, sp, lsl #30
    3df0:	00510100 	subseq	r0, r1, r0, lsl #2
    3df4:	000b6d0a 	andeq	r6, fp, sl, lsl #26
    3df8:	481a0100 	ldmdami	sl, {r8}
    3dfc:	8c000000 	stchi	0, cr0, [r0], {-0}
    3e00:	0840003f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5}^
    3e04:	01000000 	mrseq	r0, (UNDEF: 0)
    3e08:	0b460a9c 	bleq	1186880 <STACK_SIZE+0x986880>
    3e0c:	1f010000 	svcne	0x00010000
    3e10:	00000048 	andeq	r0, r0, r8, asr #32
    3e14:	40003f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
    3e18:	0000000c 	andeq	r0, r0, ip
    3e1c:	8e0a9c01 	cdphi	12, 0, cr9, cr10, cr1, {0}
    3e20:	0100000b 	tsteq	r0, fp
    3e24:	00004824 	andeq	r4, r0, r4, lsr #16
    3e28:	003fa000 	eorseq	sl, pc, r0
    3e2c:	00001040 	andeq	r1, r0, r0, asr #32
    3e30:	0a9c0100 	beq	fe704238 <IRQ_STACK_BASE+0xba704238>
    3e34:	00000b37 	andeq	r0, r0, r7, lsr fp
    3e38:	00482901 	subeq	r2, r8, r1, lsl #18
    3e3c:	3fb00000 	svccc	0x00b00000
    3e40:	000c4000 	andeq	r4, ip, r0
    3e44:	9c010000 	stcls	0, cr0, [r1], {-0}
    3e48:	000ce20b 	andeq	lr, ip, fp, lsl #4
    3e4c:	bc2e0100 	stflts	f0, [lr], #-0
    3e50:	3840003f 	stmdacc	r0, {r0, r1, r2, r3, r4, r5}^
    3e54:	01000000 	mrseq	r0, (UNDEF: 0)
    3e58:	0001509c 	muleq	r1, ip, r0
    3e5c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
    3e60:	00482e01 	subeq	r2, r8, r1, lsl #28
    3e64:	50010000 	andpl	r0, r1, r0
    3e68:	0100690d 	tsteq	r0, sp, lsl #18
    3e6c:	00015030 	andeq	r5, r1, r0, lsr r0
    3e70:	7c910200 	lfmvc	f0, 4, [r1], {0}
    3e74:	00410e00 	subeq	r0, r1, r0, lsl #28
    3e78:	60090000 	andvs	r0, r9, r0
    3e7c:	0100000b 	tsteq	r0, fp
    3e80:	00007f08 	andeq	r7, r0, r8, lsl #30
    3e84:	d0030500 	andle	r0, r3, r0, lsl #10
    3e88:	0f400177 	svceq	0x00400177
    3e8c:	00000b9c 	muleq	r0, ip, fp
    3e90:	002c0701 	eoreq	r0, ip, r1, lsl #14
    3e94:	8f000000 	svchi	0x00000000
    3e98:	04000006 	streq	r0, [r0], #-6
    3e9c:	000cba00 	andeq	fp, ip, r0, lsl #20
    3ea0:	33010400 	movwcc	r0, #5120	; 0x1400
    3ea4:	01000001 	tsteq	r0, r1
    3ea8:	00000c25 	andeq	r0, r0, r5, lsr #24
    3eac:	00000295 	muleq	r0, r5, r2
    3eb0:	40003ff4 	strdmi	r3, [r0], -r4
    3eb4:	00000cc0 	andeq	r0, r0, r0, asr #25
    3eb8:	00000d2c 	andeq	r0, r0, ip, lsr #26
    3ebc:	8c060102 	stfhis	f0, [r6], {2}
    3ec0:	02000000 	andeq	r0, r0, #0
    3ec4:	008a0801 	addeq	r0, sl, r1, lsl #16
    3ec8:	02020000 	andeq	r0, r2, #0
    3ecc:	00023d05 	andeq	r3, r2, r5, lsl #26
    3ed0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3ed4:	00000039 	andeq	r0, r0, r9, lsr r0
    3ed8:	69050403 	stmdbvs	r5, {r0, r1, sl}
    3edc:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    3ee0:	01260704 	teqeq	r6, r4, lsl #14
    3ee4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3ee8:	00020005 	andeq	r0, r2, r5
    3eec:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3ef0:	0000011c 	andeq	r0, r0, ip, lsl r1
    3ef4:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    3ef8:	02000002 	andeq	r0, r0, #2
    3efc:	01ec0704 	mvneq	r0, r4, lsl #14
    3f00:	04040000 	streq	r0, [r4], #-0
    3f04:	21070402 	tstcs	r7, r2, lsl #8
    3f08:	02000001 	andeq	r0, r0, #1
    3f0c:	00930801 	addseq	r0, r3, r1, lsl #16
    3f10:	2c050000 	stccs	0, cr0, [r5], {-0}
    3f14:	0100000c 	tsteq	r0, ip
    3f18:	11060141 	tstne	r6, r1, asr #2
    3f1c:	0100000c 	tsteq	r0, ip
    3f20:	009b0170 	addseq	r0, fp, r0, ror r1
    3f24:	63070000 	movwvs	r0, #28672	; 0x7000
    3f28:	0100646d 	tsteq	r0, sp, ror #8
    3f2c:	00004172 	andeq	r4, r0, r2, ror r1
    3f30:	89050000 	stmdbhi	r5, {}	; <UNPREDICTABLE>
    3f34:	0100000c 	tsteq	r0, ip
    3f38:	a9060148 	stmdbge	r6, {r3, r6, r8}
    3f3c:	0100000b 	tsteq	r0, fp
    3f40:	00bb0155 	adcseq	r0, fp, r5, asr r1
    3f44:	63070000 	movwvs	r0, #28672	; 0x7000
    3f48:	0100646d 	tsteq	r0, sp, ror #8
    3f4c:	00004157 	andeq	r4, r0, r7, asr r1
    3f50:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
    3f54:	0100000c 	tsteq	r0, ip
    3f58:	9b0801fe 	blls	204758 <IRQ_STACK_SIZE+0x1fc758>
    3f5c:	0100000c 	tsteq	r0, ip
    3f60:	003ff426 	eorseq	pc, pc, r6, lsr #8
    3f64:	0000a840 	andeq	sl, r0, r0, asr #16
    3f68:	e89c0100 	ldm	ip, {r8}
    3f6c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3f70:	0000007b 	andeq	r0, r0, fp, ror r0
    3f74:	40003ff4 	strdmi	r3, [r0], -r4
    3f78:	00000b10 	andeq	r0, r0, r0, lsl fp
    3f7c:	0a002801 	beq	df88 <IRQ_STACK_SIZE+0x5f88>
    3f80:	00000c4b 	andeq	r0, r0, fp, asr #24
    3f84:	00487b01 	subeq	r7, r8, r1, lsl #22
    3f88:	04010000 	streq	r0, [r1], #-0
    3f8c:	07000001 	streq	r0, [r0, -r1]
    3f90:	00646d63 	rsbeq	r6, r4, r3, ror #26
    3f94:	00417d01 	subeq	r7, r1, r1, lsl #26
    3f98:	06000000 	streq	r0, [r0], -r0
    3f9c:	00000bc3 	andeq	r0, r0, r3, asr #23
    3fa0:	1c018901 	stcne	9, cr8, [r1], {1}
    3fa4:	07000001 	streq	r0, [r0, -r1]
    3fa8:	00646d63 	rsbeq	r6, r4, r3, ror #26
    3fac:	00418b01 	subeq	r8, r1, r1, lsl #22
    3fb0:	0a000000 	beq	3fb8 <ABORT_STACK_SIZE+0x3bb8>
    3fb4:	00000bcd 	andeq	r0, r0, sp, asr #23
    3fb8:	00489601 	subeq	r9, r8, r1, lsl #12
    3fbc:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    3fc0:	07000001 	streq	r0, [r0, -r1]
    3fc4:	00646d63 	rsbeq	r6, r4, r3, ror #26
    3fc8:	00419801 	subeq	r9, r1, r1, lsl #16
    3fcc:	06000000 	streq	r0, [r0], -r0
    3fd0:	00000bd7 	ldrdeq	r0, [r0], -r7
    3fd4:	5a01a601 	bpl	6d7e0 <IRQ_STACK_SIZE+0x657e0>
    3fd8:	0b000001 	bleq	3fe4 <ABORT_STACK_SIZE+0x3be4>
    3fdc:	01006e65 	tsteq	r0, r5, ror #28
    3fe0:	000048a6 	andeq	r4, r0, r6, lsr #17
    3fe4:	6d630700 	stclvs	7, cr0, [r3, #-0]
    3fe8:	a8010064 	stmdage	r1, {r2, r5, r6}
    3fec:	00000041 	andeq	r0, r0, r1, asr #32
    3ff0:	0c570600 	mrrceq	6, 0, r0, r7, cr0
    3ff4:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    3ff8:	00017201 	andeq	r7, r1, r1, lsl #4
    3ffc:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4000:	c0010064 	andgt	r0, r1, r4, rrx
    4004:	00000041 	andeq	r0, r0, r1, asr #32
    4008:	0cb50800 	ldceq	8, cr0, [r5]
    400c:	30010000 	andcc	r0, r1, r0
    4010:	4000409c 	mulmi	r0, ip, r0
    4014:	00000310 	andeq	r0, r0, r0, lsl r3
    4018:	029f9c01 	addseq	r9, pc, #256	; 0x100
    401c:	9b090000 	blls	244024 <IRQ_STACK_SIZE+0x23c024>
    4020:	9c000000 	stcls	0, cr0, [r0], {-0}
    4024:	48400040 	stmdami	r0, {r6}^
    4028:	0100000b 	tsteq	r0, fp
    402c:	00a30c32 	adceq	r0, r3, r2, lsr ip
    4030:	40d80000 	sbcsmi	r0, r8, r0
    4034:	0b684000 	bleq	1a1403c <STACK_SIZE+0x121403c>
    4038:	37010000 	strcc	r0, [r1, -r0]
    403c:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    4040:	000b680d 	andeq	r6, fp, sp, lsl #16
    4044:	00af0e00 	adceq	r0, pc, r0, lsl #28
    4048:	00000000 	andeq	r0, r0, r0
    404c:	00e80c00 	rsceq	r0, r8, r0, lsl #24
    4050:	414c0000 	mrsmi	r0, (UNDEF: 76)
    4054:	0b904000 	bleq	fe41405c <IRQ_STACK_BASE+0xba41405c>
    4058:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    405c:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4060:	000b900d 	andeq	r9, fp, sp
    4064:	00f80f00 	rscseq	r0, r8, r0, lsl #30
    4068:	83100000 	tsthi	r0, #0
    406c:	54000000 	strpl	r0, [r0], #-0
    4070:	b0400041 	sublt	r0, r0, r1, asr #32
    4074:	0100000b 	tsteq	r0, fp
    4078:	0bb00d7f 	bleq	fec0767c <IRQ_STACK_BASE+0xbac0767c>
    407c:	8f0f0000 	svchi	0x000f0000
    4080:	00000000 	andeq	r0, r0, r0
    4084:	0c000000 	stceq	0, cr0, [r0], {-0}
    4088:	00000104 	andeq	r0, r0, r4, lsl #2
    408c:	400041d0 	ldrdmi	r4, [r0], -r0
    4090:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4094:	020f3a01 	andeq	r3, pc, #4096	; 0x1000
    4098:	d00d0000 	andle	r0, sp, r0
    409c:	0f00000b 	svceq	0x0000000b
    40a0:	00000110 	andeq	r0, r0, r0, lsl r1
    40a4:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    40a8:	20000001 	andcs	r0, r0, r1
    40ac:	e8400042 	stmda	r0, {r1, r6}^
    40b0:	0100000b 	tsteq	r0, fp
    40b4:	00022f3b 	andeq	r2, r2, fp, lsr pc
    40b8:	0be80d00 	bleq	ffa074c0 <IRQ_STACK_BASE+0xbba074c0>
    40bc:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    40c0:	03000001 	movweq	r0, #1
    40c4:	380c0000 	stmdacc	ip, {}	; <UNPREDICTABLE>
    40c8:	78000001 	stmdavc	r0, {r0}
    40cc:	08400042 	stmdaeq	r0, {r1, r6}^
    40d0:	0100000c 	tsteq	r0, ip
    40d4:	0002553c 	andeq	r5, r2, ip, lsr r5
    40d8:	01441100 	mrseq	r1, (UNDEF: 84)
    40dc:	0d010000 	stceq	0, cr0, [r1, #-0]
    40e0:	00000c08 	andeq	r0, r0, r8, lsl #24
    40e4:	00014e0e 	andeq	r4, r1, lr, lsl #28
    40e8:	00000700 	andeq	r0, r0, r0, lsl #14
    40ec:	0000bb10 	andeq	fp, r0, r0, lsl fp
    40f0:	0042e400 	subeq	lr, r2, r0, lsl #8
    40f4:	000c2840 	andeq	r2, ip, r0, asr #16
    40f8:	123e0100 	eorsne	r0, lr, #0, 2
    40fc:	0000015a 	andeq	r0, r0, sl, asr r1
    4100:	400042e4 	andmi	r4, r0, r4, ror #5
    4104:	00000c40 	andeq	r0, r0, r0, asr #24
    4108:	0d010001 	stceq	0, cr0, [r1, #-4]
    410c:	00000c40 	andeq	r0, r0, r0, asr #24
    4110:	0001660e 	andeq	r6, r1, lr, lsl #12
    4114:	83100600 	tsthi	r0, #0, 12
    4118:	e4000000 	str	r0, [r0], #-0
    411c:	58400042 	stmdapl	r0, {r1, r6}^
    4120:	0100000c 	tsteq	r0, ip
    4124:	0c580dc2 	mrrceq	13, 12, r0, r8, cr2
    4128:	8f0e0000 	svchi	0x000e0000
    412c:	37000000 	strcc	r0, [r0, -r0]
    4130:	00000000 	andeq	r0, r0, r0
    4134:	7b130000 	blvc	4c413c <IRQ_STACK_SIZE+0x4bc13c>
    4138:	ac000000 	stcge	0, cr0, [r0], {-0}
    413c:	40400043 	submi	r0, r0, r3, asr #32
    4140:	01000000 	mrseq	r0, (UNDEF: 0)
    4144:	009b139c 	umullseq	r1, fp, ip, r3
    4148:	43ec0000 	mvnmi	r0, #0
    414c:	00444000 	subeq	r4, r4, r0
    4150:	9c010000 	stcls	0, cr0, [r1], {-0}
    4154:	000bb314 	andeq	fp, fp, r4, lsl r3
    4158:	30500100 	subscc	r0, r0, r0, lsl #2
    415c:	18400044 	stmdane	r0, {r2, r6}^
    4160:	01000000 	mrseq	r0, (UNDEF: 0)
    4164:	00a3159c 	umlaleq	r1, r3, ip, r5
    4168:	44480000 	strbmi	r0, [r8], #-0
    416c:	00604000 	rsbeq	r4, r0, r0
    4170:	9c010000 	stcls	0, cr0, [r1], {-0}
    4174:	000002e8 	andeq	r0, r0, r8, ror #5
    4178:	0000af0e 	andeq	sl, r0, lr, lsl #30
    417c:	16000000 	strne	r0, [r0], -r0
    4180:	00000be1 	andeq	r0, r0, r1, ror #23
    4184:	00486101 	subeq	r6, r8, r1, lsl #2
    4188:	44a80000 	strtmi	r0, [r8], #0
    418c:	00684000 	rsbeq	r4, r8, r0
    4190:	9c010000 	stcls	0, cr0, [r1], {-0}
    4194:	0000030e 	andeq	r0, r0, lr, lsl #6
    4198:	646d6317 	strbtvs	r6, [sp], #-791	; 0xfffffce9
    419c:	41630100 	cmnmi	r3, r0, lsl #2
    41a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    41a4:	00831500 	addeq	r1, r3, r0, lsl #10
    41a8:	45100000 	ldrmi	r0, [r0, #-0]
    41ac:	00604000 	rsbeq	r4, r0, r0
    41b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    41b4:	00000328 	andeq	r0, r0, r8, lsr #6
    41b8:	00008f0e 	andeq	r8, r0, lr, lsl #30
    41bc:	15003700 	strne	r3, [r0, #-1792]	; 0xfffff900
    41c0:	000000e8 	andeq	r0, r0, r8, ror #1
    41c4:	40004570 	andmi	r4, r0, r0, ror r5
    41c8:	000000bc 	strheq	r0, [r0], -ip
    41cc:	035e9c01 	cmpeq	lr, #256	; 0x100
    41d0:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
    41d4:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    41d8:	00008310 	andeq	r8, r0, r0, lsl r3
    41dc:	00457000 	subeq	r7, r5, r0
    41e0:	000c8040 	andeq	r8, ip, r0, asr #32
    41e4:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 41ec <SVC_STACK_SIZE+0x1ec>
    41e8:	00000c80 	andeq	r0, r0, r0, lsl #25
    41ec:	00008f0e 	andeq	r8, r0, lr, lsl #30
    41f0:	00003700 	andeq	r3, r0, r0, lsl #14
    41f4:	01041500 	tsteq	r4, r0, lsl #10
    41f8:	462c0000 	strtmi	r0, [ip], -r0
    41fc:	00684000 	rsbeq	r4, r8, r0
    4200:	9c010000 	stcls	0, cr0, [r1], {-0}
    4204:	00000378 	andeq	r0, r0, r8, ror r3
    4208:	0001100e 	andeq	r1, r1, lr
    420c:	15000200 	strne	r0, [r0, #-512]	; 0xfffffe00
    4210:	0000011c 	andeq	r0, r0, ip, lsl r1
    4214:	40004694 	mulmi	r0, r4, r6
    4218:	0000006c 	andeq	r0, r0, ip, rrx
    421c:	03929c01 	orrseq	r9, r2, #256	; 0x100
    4220:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    4224:	03000001 	movweq	r0, #1
    4228:	01381500 	teqeq	r8, r0, lsl #10
    422c:	47000000 	strmi	r0, [r0, -r0]
    4230:	00884000 	addeq	r4, r8, r0
    4234:	9c010000 	stcls	0, cr0, [r1], {-0}
    4238:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    423c:	00014418 	andeq	r4, r1, r8, lsl r4
    4240:	004c2e00 	subeq	r2, ip, r0, lsl #28
    4244:	014e0e00 	cmpeq	lr, r0, lsl #28
    4248:	00070000 	andeq	r0, r7, r0
    424c:	00015a15 	andeq	r5, r1, r5, lsl sl
    4250:	00478800 	subeq	r8, r7, r0, lsl #16
    4254:	0000c040 	andeq	ip, r0, r0, asr #32
    4258:	eb9c0100 	bl	fe704660 <IRQ_STACK_BASE+0xba704660>
    425c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    4260:	00000166 	andeq	r0, r0, r6, ror #2
    4264:	00831006 	addeq	r1, r3, r6
    4268:	47880000 	strmi	r0, [r8, r0]
    426c:	0ca04000 	stceq	0, cr4, [r0]
    4270:	c2010000 	andgt	r0, r1, #0
    4274:	000ca00d 	andeq	sl, ip, sp
    4278:	008f0e00 	addeq	r0, pc, r0, lsl #28
    427c:	00370000 	eorseq	r0, r7, r0
    4280:	eb080000 	bl	204288 <IRQ_STACK_SIZE+0x1fc288>
    4284:	0100000b 	tsteq	r0, fp
    4288:	004848cd 	subeq	r4, r8, sp, asr #17
    428c:	0000e040 	andeq	lr, r0, r0, asr #32
    4290:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    4294:	19000004 	stmdbne	r0, {r2}
    4298:	01006e65 	tsteq	r0, r5, ror #28
    429c:	000041cd 	andeq	r4, r0, sp, asr #3
    42a0:	004c4f00 	subeq	r4, ip, r0, lsl #30
    42a4:	48b41a00 	ldmmi	r4!, {r9, fp, ip}
    42a8:	061e4000 	ldreq	r4, [lr], -r0
    42ac:	04290000 	strteq	r0, [r9], #-0
    42b0:	011b0000 	tsteq	fp, r0
    42b4:	6b080251 	blvs	204c00 <IRQ_STACK_SIZE+0x1fcc00>
    42b8:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    42bc:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    42c0:	0048f41c 	subeq	pc, r8, ip, lsl r4	; <UNPREDICTABLE>
    42c4:	00063440 	andeq	r3, r6, r0, asr #8
    42c8:	00044200 	andeq	r4, r4, r0, lsl #4
    42cc:	51011b00 	tstpl	r1, r0, lsl #22
    42d0:	1b6b0802 	blne	1ac62e0 <STACK_SIZE+0x12c62e0>
    42d4:	30015001 	andcc	r5, r1, r1
    42d8:	49041c00 	stmdbmi	r4, {sl, fp, ip}
    42dc:	064a4000 	strbeq	r4, [sl], -r0
    42e0:	04600000 	strbteq	r0, [r0], #-0
    42e4:	011b0000 	tsteq	fp, r0
    42e8:	1b300152 	blne	c04838 <STACK_SIZE+0x404838>
    42ec:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    42f0:	50011b6b 	andpl	r1, r1, fp, ror #22
    42f4:	1c003001 	stcne	0, cr3, [r0], {1}
    42f8:	40004910 	andmi	r4, r0, r0, lsl r9
    42fc:	00000665 	andeq	r0, r0, r5, ror #12
    4300:	00000479 	andeq	r0, r0, r9, ror r4
    4304:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4308:	011b6b08 	tsteq	fp, r8, lsl #22
    430c:	00300150 	eorseq	r0, r0, r0, asr r1
    4310:	0049281d 	subeq	r2, r9, sp, lsl r8
    4314:	00067b40 	andeq	r7, r6, r0, asr #22
    4318:	52011b00 	andpl	r1, r1, #0, 22
    431c:	011b3101 	tsteq	fp, r1, lsl #2
    4320:	6b080251 	blvs	204c6c <IRQ_STACK_SIZE+0x1fcc6c>
    4324:	0150011b 	cmpeq	r0, fp, lsl r1
    4328:	08000030 	stmdaeq	r0, {r4, r5}
    432c:	00000bfb 	strdeq	r0, [r0], -fp
    4330:	4928e401 	stmdbmi	r8!, {r0, sl, sp, lr, pc}
    4334:	008c4000 	addeq	r4, ip, r0
    4338:	9c010000 	stcls	0, cr0, [r1], {-0}
    433c:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    4340:	000c1c1e 	andeq	r1, ip, lr, lsl ip
    4344:	48e60100 	stmiami	r6!, {r8}^
    4348:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    434c:	0000004c 	andeq	r0, r0, ip, asr #32
    4350:	0000bb15 	andeq	fp, r0, r5, lsl fp
    4354:	0049b400 	subeq	fp, r9, r0, lsl #8
    4358:	0000cc40 	andeq	ip, r0, r0, asr #24
    435c:	089c0100 	ldmeq	ip, {r8}
    4360:	1f000005 	svcne	0x00000005
    4364:	0000015a 	andeq	r0, r0, sl, asr r1
    4368:	400049b4 			; <UNDEFINED> instruction: 0x400049b4
    436c:	000000bc 	strheq	r0, [r0], -ip
    4370:	20010001 	andcs	r0, r1, r1
    4374:	400049b4 			; <UNDEFINED> instruction: 0x400049b4
    4378:	000000bc 	strheq	r0, [r0], -ip
    437c:	0001660f 	andeq	r6, r1, pc, lsl #12
    4380:	00831000 	addeq	r1, r3, r0
    4384:	49b40000 	ldmibmi	r4!, {}	; <UNPREDICTABLE>
    4388:	0cc04000 	stcleq	0, cr4, [r0], {0}
    438c:	c2010000 	andgt	r0, r1, #0
    4390:	000cc00d 	andeq	ip, ip, sp
    4394:	008f0f00 	addeq	r0, pc, r0, lsl #30
    4398:	00000000 	andeq	r0, r0, r0
    439c:	21000000 	mrscs	r0, (UNDEF: 0)
    43a0:	00000b1a 	andeq	r0, r0, sl, lsl fp
    43a4:	80010401 	andhi	r0, r1, r1, lsl #8
    43a8:	1040004a 	subne	r0, r0, sl, asr #32
    43ac:	01000001 	tsteq	r0, r1
    43b0:	0005679c 	muleq	r5, ip, r7
    43b4:	65732200 	ldrbvs	r2, [r3, #-512]!	; 0xfffffe00
    43b8:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
    43bc:	00004101 	andeq	r4, r0, r1, lsl #2
    43c0:	004c9c00 	subeq	r9, ip, r0, lsl #24
    43c4:	006e2200 	rsbeq	r2, lr, r0, lsl #4
    43c8:	41010401 	tstmi	r1, r1, lsl #8
    43cc:	bd000000 	stclt	0, cr0, [r0, #-0]
    43d0:	2200004c 	andcs	r0, r0, #76	; 0x4c
    43d4:	00667562 	rsbeq	r7, r6, r2, ror #10
    43d8:	6b010401 	blvs	453e4 <IRQ_STACK_SIZE+0x3d3e4>
    43dc:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    43e0:	2300004c 	movwcs	r0, #76	; 0x4c
    43e4:	06010069 	streq	r0, [r1], -r9, rrx
    43e8:	00004101 	andeq	r4, r0, r1, lsl #2
    43ec:	0cac2400 	cfstrseq	mvf2, [ip]
    43f0:	07010000 	streq	r0, [r1, -r0]
    43f4:	00056701 	andeq	r6, r5, r1, lsl #14
    43f8:	004d2100 	subeq	r2, sp, r0, lsl #2
    43fc:	04250000 	strteq	r0, [r5], #-0
    4400:	00000048 	andeq	r0, r0, r8, asr #32
    4404:	000c3b21 	andeq	r3, ip, r1, lsr #22
    4408:	012f0100 	teqeq	pc, r0, lsl #2
    440c:	40004b90 	mulmi	r0, r0, fp
    4410:	00000124 	andeq	r0, r0, r4, lsr #2
    4414:	05cc9c01 	strbeq	r9, [ip, #3073]	; 0xc01
    4418:	73220000 	teqvc	r2, #0
    441c:	01006365 	tsteq	r0, r5, ror #6
    4420:	0041012f 	subeq	r0, r1, pc, lsr #2
    4424:	4d3f0000 	ldcmi	0, cr0, [pc, #-0]	; 442c <SVC_STACK_SIZE+0x42c>
    4428:	6e220000 	cdpvs	0, 2, cr0, cr2, cr0, {0}
    442c:	012f0100 	teqeq	pc, r0, lsl #2
    4430:	00000041 	andeq	r0, r0, r1, asr #32
    4434:	00004d60 	andeq	r4, r0, r0, ror #26
    4438:	66756222 	ldrbtvs	r6, [r5], -r2, lsr #4
    443c:	012f0100 	teqeq	pc, r0, lsl #2
    4440:	0000006b 	andeq	r0, r0, fp, rrx
    4444:	00004d98 	muleq	r0, r8, sp
    4448:	01006923 	tsteq	r0, r3, lsr #18
    444c:	00410131 	subeq	r0, r1, r1, lsr r1
    4450:	a5240000 	strge	r0, [r4, #-0]!
    4454:	0100000c 	tsteq	r0, ip
    4458:	05670132 	strbeq	r0, [r7, #-306]!	; 0xfffffece
    445c:	4dc40000 	stclmi	0, cr0, [r4]
    4460:	26000000 	strcs	r0, [r0], -r0
    4464:	00000c67 	andeq	r0, r0, r7, ror #24
    4468:	05dd0701 	ldrbeq	r0, [sp, #1793]	; 0x701
    446c:	03050000 	movweq	r0, #20480	; 0x5000
    4470:	400177d4 	ldrdmi	r7, [r1], -r4
    4474:	00003a27 	andeq	r3, r0, r7, lsr #20
    4478:	006d2800 	rsbeq	r2, sp, r0, lsl #16
    447c:	1a010000 	bne	44484 <IRQ_STACK_SIZE+0x3c484>
    4480:	000005ed 	andeq	r0, r0, sp, ror #11
    4484:	00004827 	andeq	r4, r0, r7, lsr #16
    4488:	02be2800 	adcseq	r2, lr, #0, 16
    448c:	1b010000 	blne	44494 <IRQ_STACK_SIZE+0x3c494>
    4490:	000005ed 	andeq	r0, r0, sp, ror #11
    4494:	00005b28 	andeq	r5, r0, r8, lsr #22
    4498:	ed1c0100 	ldfs	f0, [ip, #-0]
    449c:	28000005 	stmdacs	r0, {r0, r2}
    44a0:	000000d3 	ldrdeq	r0, [r0], -r3
    44a4:	05ed1d01 	strbeq	r1, [sp, #3329]!	; 0xd01
    44a8:	f5280000 			; <UNDEFINED> instruction: 0xf5280000
    44ac:	01000001 	tsteq	r0, r1
    44b0:	0005ed1e 	andeq	lr, r5, lr, lsl sp
    44b4:	06a42900 	strteq	r2, [r4], r0, lsl #18
    44b8:	43020000 	movwmi	r0, #8192	; 0x2000
    44bc:	00000634 	andeq	r0, r0, r4, lsr r6
    44c0:	0000412a 	andeq	r4, r0, sl, lsr #2
    44c4:	00412a00 	subeq	r2, r1, r0, lsl #20
    44c8:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    44cc:	00000104 	andeq	r0, r0, r4, lsl #2
    44d0:	064a4702 	strbeq	r4, [sl], -r2, lsl #14
    44d4:	412a0000 	teqmi	sl, r0
    44d8:	2a000000 	bcs	44e0 <SVC_STACK_SIZE+0x4e0>
    44dc:	00000041 	andeq	r0, r0, r1, asr #32
    44e0:	06802900 	streq	r2, [r0], r0, lsl #18
    44e4:	44020000 	strmi	r0, [r2], #-0
    44e8:	00000665 	andeq	r0, r0, r5, ror #12
    44ec:	0000412a 	andeq	r4, r0, sl, lsr #2
    44f0:	00412a00 	subeq	r2, r1, r0, lsl #20
    44f4:	412a0000 	teqmi	sl, r0
    44f8:	00000000 	andeq	r0, r0, r0
    44fc:	0006f229 	andeq	pc, r6, r9, lsr #4
    4500:	7b420200 	blvc	1084d08 <STACK_SIZE+0x884d08>
    4504:	2a000006 	bcs	4524 <SVC_STACK_SIZE+0x524>
    4508:	00000041 	andeq	r0, r0, r1, asr #32
    450c:	0000412a 	andeq	r4, r0, sl, lsr #2
    4510:	ba2b0000 	blt	ac4518 <STACK_SIZE+0x2c4518>
    4514:	02000006 	andeq	r0, r0, #6
    4518:	00412a46 	subeq	r2, r1, r6, asr #20
    451c:	412a0000 	teqmi	sl, r0
    4520:	2a000000 	bcs	4528 <SVC_STACK_SIZE+0x528>
    4524:	00000041 	andeq	r0, r0, r1, asr #32
    4528:	01980000 	orrseq	r0, r8, r0
    452c:	00040000 	andeq	r0, r4, r0
    4530:	00000f33 	andeq	r0, r0, r3, lsr pc
    4534:	01330104 	teqeq	r3, r4, lsl #2
    4538:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    453c:	9500000c 	strls	r0, [r0, #-12]
    4540:	b4000002 	strlt	r0, [r0], #-2
    4544:	3c40004c 	mcrrcc	0, 4, r0, r0, cr12
    4548:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
    454c:	02000010 	andeq	r0, r0, #16
    4550:	008c0601 	addeq	r0, ip, r1, lsl #12
    4554:	01020000 	mrseq	r0, (UNDEF: 2)
    4558:	00008a08 	andeq	r8, r0, r8, lsl #20
    455c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4560:	0000023d 	andeq	r0, r0, sp, lsr r2
    4564:	39070202 	stmdbcc	r7, {r1, r9}
    4568:	03000000 	movweq	r0, #0
    456c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4570:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    4574:	00012607 	andeq	r2, r1, r7, lsl #12
    4578:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    457c:	00000200 	andeq	r0, r0, r0, lsl #4
    4580:	1c070802 	stcne	8, cr0, [r7], {2}
    4584:	02000001 	andeq	r0, r0, #1
    4588:	02050504 	andeq	r0, r5, #4, 10	; 0x1000000
    458c:	04020000 	streq	r0, [r2], #-0
    4590:	0001ec07 	andeq	lr, r1, r7, lsl #24
    4594:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4598:	00000121 	andeq	r0, r0, r1, lsr #2
    459c:	93080102 	movwls	r0, #33026	; 0x8102
    45a0:	04000000 	streq	r0, [r0], #-0
    45a4:	00000cdb 	ldrdeq	r0, [r0], -fp
    45a8:	4cb40301 	ldcmi	3, cr0, [r4], #4
    45ac:	00844000 	addeq	r4, r4, r0
    45b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    45b4:	0000009e 	muleq	r0, lr, r0
    45b8:	000cc405 	andeq	ip, ip, r5, lsl #8
    45bc:	41030100 	mrsmi	r0, (UNDEF: 19)
    45c0:	fa000000 	blx	45c8 <SVC_STACK_SIZE+0x5c8>
    45c4:	0000004d 	andeq	r0, r0, sp, asr #32
    45c8:	000cca04 	andeq	ip, ip, r4, lsl #20
    45cc:	38120100 	ldmdacc	r2, {r8}
    45d0:	b840004d 	stmdalt	r0, {r0, r2, r3, r6}^
    45d4:	01000000 	mrseq	r0, (UNDEF: 0)
    45d8:	00013d9c 	muleq	r1, ip, sp
    45dc:	6e650600 	cdpvs	6, 6, cr0, cr5, cr0, {0}
    45e0:	41120100 	tstmi	r2, r0, lsl #2
    45e4:	1b000000 	blne	45ec <SVC_STACK_SIZE+0x5ec>
    45e8:	0500004e 	streq	r0, [r0, #-78]	; 0xffffffb2
    45ec:	00000cc4 	andeq	r0, r0, r4, asr #25
    45f0:	00411201 	subeq	r1, r1, r1, lsl #4
    45f4:	4e550000 	cdpmi	0, 5, cr0, cr5, cr0, {0}
    45f8:	5c070000 	stcpl	0, cr0, [r7], {-0}
    45fc:	3d40004d 	stclcc	0, cr0, [r0, #-308]	; 0xfffffecc
    4600:	eb000001 	bl	460c <SVC_STACK_SIZE+0x60c>
    4604:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4608:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    460c:	50010845 	andpl	r0, r1, r5, asr #16
    4610:	5001f303 	andpl	pc, r1, r3, lsl #6
    4614:	4dcc0900 	stclmi	9, cr0, [ip]
    4618:	01534000 	cmpeq	r3, r0
    461c:	01090000 	mrseq	r0, (UNDEF: 9)
    4620:	01080000 	mrseq	r0, (UNDEF: 8)
    4624:	08300152 	ldmdaeq	r0!, {r1, r4, r6, r8}
    4628:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    462c:	50010845 	andpl	r0, r1, r5, asr #16
    4630:	09003001 	stmdbeq	r0, {r0, ip, sp}
    4634:	40004dd8 	ldrdmi	r4, [r0], -r8
    4638:	0000016e 	andeq	r0, r0, lr, ror #2
    463c:	00000122 	andeq	r0, r0, r2, lsr #2
    4640:	02510108 	subseq	r0, r1, #8, 2
    4644:	01084508 	tsteq	r8, r8, lsl #10
    4648:	00300150 	eorseq	r0, r0, r0, asr r1
    464c:	004df00a 	subeq	pc, sp, sl
    4650:	00018440 	andeq	r8, r1, r0, asr #8
    4654:	52010800 	andpl	r0, r1, #0, 16
    4658:	01083101 	tsteq	r8, r1, lsl #2
    465c:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    4660:	01500108 	cmpeq	r0, r8, lsl #2
    4664:	0b000030 	bleq	472c <SVC_STACK_SIZE+0x72c>
    4668:	000006a4 	andeq	r0, r0, r4, lsr #13
    466c:	01534302 	cmpeq	r3, r2, lsl #6
    4670:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4674:	0c000000 	stceq	0, cr0, [r0], {-0}
    4678:	00000041 	andeq	r0, r0, r1, asr #32
    467c:	06800b00 	streq	r0, [r0], r0, lsl #22
    4680:	44020000 	strmi	r0, [r2], #-0
    4684:	0000016e 	andeq	r0, r0, lr, ror #2
    4688:	0000410c 	andeq	r4, r0, ip, lsl #2
    468c:	00410c00 	subeq	r0, r1, r0, lsl #24
    4690:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4694:	00000000 	andeq	r0, r0, r0
    4698:	0006f20b 	andeq	pc, r6, fp, lsl #4
    469c:	84420200 	strbhi	r0, [r2], #-512	; 0xfffffe00
    46a0:	0c000001 	stceq	0, cr0, [r0], {1}
    46a4:	00000041 	andeq	r0, r0, r1, asr #32
    46a8:	0000410c 	andeq	r4, r0, ip, lsl #2
    46ac:	ba0d0000 	blt	3446b4 <IRQ_STACK_SIZE+0x33c6b4>
    46b0:	02000006 	andeq	r0, r0, #6
    46b4:	00410c46 	subeq	r0, r1, r6, asr #24
    46b8:	410c0000 	mrsmi	r0, (UNDEF: 12)
    46bc:	0c000000 	stceq	0, cr0, [r0], {-0}
    46c0:	00000041 	andeq	r0, r0, r1, asr #32
    46c4:	05dd0000 	ldrbeq	r0, [sp]
    46c8:	00040000 	andeq	r0, r4, r0
    46cc:	00000ff7 	strdeq	r0, [r0], -r7
    46d0:	01330104 	teqeq	r3, r4, lsl #2
    46d4:	0f010000 	svceq	0x00010000
    46d8:	9500000d 	strls	r0, [r0, #-13]
    46dc:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    46e0:	2c40004d 	mcrrcs	0, 4, r0, r0, cr13
    46e4:	dc000006 	stcle	0, cr0, [r0], {6}
    46e8:	02000010 	andeq	r0, r0, #16
    46ec:	0a760408 	beq	1d85714 <STACK_SIZE+0x1585714>
    46f0:	01020000 	mrseq	r0, (UNDEF: 2)
    46f4:	00008c06 	andeq	r8, r0, r6, lsl #24
    46f8:	08010200 	stmdaeq	r1, {r9}
    46fc:	0000008a 	andeq	r0, r0, sl, lsl #1
    4700:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    4704:	02000002 	andeq	r0, r0, #2
    4708:	00390702 	eorseq	r0, r9, r2, lsl #14
    470c:	04030000 	streq	r0, [r3], #-0
    4710:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4714:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4718:	00000126 	andeq	r0, r0, r6, lsr #2
    471c:	00050802 	andeq	r0, r5, r2, lsl #16
    4720:	02000002 	andeq	r0, r0, #2
    4724:	011c0708 	tsteq	ip, r8, lsl #14
    4728:	04020000 	streq	r0, [r2], #-0
    472c:	00020505 	andeq	r0, r2, r5, lsl #10
    4730:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4734:	000001ec 	andeq	r0, r0, ip, ror #3
    4738:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    473c:	00012107 	andeq	r2, r1, r7, lsl #2
    4740:	81040500 	tsthi	r4, r0, lsl #10
    4744:	02000000 	andeq	r0, r0, #0
    4748:	00930801 	addseq	r0, r3, r1, lsl #16
    474c:	04050000 	streq	r0, [r5], #-0
    4750:	0000008e 	andeq	r0, r0, lr, lsl #1
    4754:	00008106 	andeq	r8, r0, r6, lsl #2
    4758:	0cf00700 	ldcleq	7, cr0, [r0]
    475c:	d4020000 	strle	r0, [r2], #-0
    4760:	0000004f 	andeq	r0, r0, pc, asr #32
    4764:	0008b307 	andeq	fp, r8, r7, lsl #6
    4768:	a9280300 	stmdbge	r8!, {r8, r9}
    476c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4770:	000009cf 	andeq	r0, r0, pc, asr #19
    4774:	c0000804 	andgt	r0, r0, r4, lsl #16
    4778:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    477c:	00000942 	andeq	r0, r0, r2, asr #18
    4780:	00000072 	andeq	r0, r0, r2, ror r0
    4784:	d1070000 	mrsle	r0, (UNDEF: 7)
    4788:	03000009 	movweq	r0, #9
    478c:	00009e62 	andeq	r9, r0, r2, ror #28
    4790:	0d280a00 	vstmdbeq	r8!, {s0-s-1}
    4794:	17010000 	strne	r0, [r1, -r0]
    4798:	0000e301 	andeq	lr, r0, r1, lsl #6
    479c:	092b0b00 	stmdbeq	fp!, {r8, r9, fp}
    47a0:	17010000 	strne	r0, [r1, -r0]
    47a4:	00000081 	andeq	r0, r0, r1, lsl #1
    47a8:	0d720c00 	ldcleq	12, cr0, [r2, #-0]
    47ac:	32010000 	andcc	r0, r1, #0
    47b0:	00000081 	andeq	r0, r0, r1, lsl #1
    47b4:	0af80d01 	beq	ffe07bc0 <IRQ_STACK_BASE+0xbbe07bc0>
    47b8:	03010000 	movweq	r0, #4096	; 0x1000
    47bc:	40004df0 	strdmi	r4, [r0], -r0
    47c0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    47c4:	01319c01 	teqeq	r1, r1, lsl #24
    47c8:	4d0e0000 	stcmi	0, cr0, [lr, #-0]
    47cc:	0100000d 	tsteq	r0, sp
    47d0:	00004803 	andeq	r4, r0, r3, lsl #16
    47d4:	004e8f00 	subeq	r8, lr, r0, lsl #30
    47d8:	0cf70f00 	ldcleq	15, cr0, [r7]
    47dc:	05010000 	streq	r0, [r1, #-0]
    47e0:	00000025 	andeq	r0, r0, r5, lsr #32
    47e4:	00004eb0 			; <UNDEFINED> instruction: 0x00004eb0
    47e8:	000d5210 	andeq	r5, sp, r0, lsl r2
    47ec:	31060100 	mrscc	r0, (UNDEF: 22)
    47f0:	02000001 	andeq	r0, r0, #1
    47f4:	11007491 			; <UNDEFINED> instruction: 0x11007491
    47f8:	0000004f 	andeq	r0, r0, pc, asr #32
    47fc:	0000cb12 	andeq	ip, r0, r2, lsl fp
    4800:	004ec000 	subeq	ip, lr, r0
    4804:	00005440 	andeq	r5, r0, r0, asr #8
    4808:	519c0100 	orrspl	r0, ip, r0, lsl #2
    480c:	13000001 	movwne	r0, #1
    4810:	000000d7 	ldrdeq	r0, [r0], -r7
    4814:	0a005001 	beq	18820 <IRQ_STACK_SIZE+0x10820>
    4818:	00000cfd 	strdeq	r0, [r0], -sp
    481c:	68012201 	stmdavs	r1, {r0, r9, sp}
    4820:	14000001 	strne	r0, [r0], #-1
    4824:	01007470 	tsteq	r0, r0, ror r4
    4828:	00008822 	andeq	r8, r0, r2, lsr #16
    482c:	51120000 	tstpl	r2, r0
    4830:	14000001 	strne	r0, [r0], #-1
    4834:	6c40004f 	mcrrvs	0, 4, r0, r0, cr15
    4838:	01000000 	mrseq	r0, (UNDEF: 0)
    483c:	00019e9c 	muleq	r1, ip, lr
    4840:	015d1500 	cmpeq	sp, r0, lsl #10
    4844:	4eea0000 	cdpmi	0, 14, cr0, cr10, cr0, {0}
    4848:	cb160000 	blgt	584850 <IRQ_STACK_SIZE+0x57c850>
    484c:	24000000 	strcs	r0, [r0], #-0
    4850:	e040004f 	sub	r0, r0, pc, asr #32
    4854:	0100000c 	tsteq	r0, ip
    4858:	00d71524 	sbcseq	r1, r7, r4, lsr #10
    485c:	4f220000 	svcmi	0x00220000
    4860:	00000000 	andeq	r0, r0, r0
    4864:	00027f0d 	andeq	r7, r2, sp, lsl #30
    4868:	80270100 	eorhi	r0, r7, r0, lsl #2
    486c:	9840004f 	stmdals	r0, {r0, r1, r2, r3, r6}^
    4870:	01000000 	mrseq	r0, (UNDEF: 0)
    4874:	0002349c 	muleq	r2, ip, r4
    4878:	6d661700 	stclvs	7, cr1, [r6, #-0]
    487c:	27010074 	smlsdxcs	r1, r4, r0, r0
    4880:	00000088 	andeq	r0, r0, r8, lsl #1
    4884:	18709102 	ldmdane	r0!, {r1, r8, ip, pc}^
    4888:	00706119 	rsbseq	r6, r0, r9, lsl r1
    488c:	00c02901 	sbceq	r2, r0, r1, lsl #18
    4890:	91030000 	mrsls	r0, (UNDEF: 3)
    4894:	0d107dd4 	ldceq	13, cr7, [r0, #-848]	; 0xfffffcb0
    4898:	01000009 	tsteq	r0, r9
    489c:	0002342a 	andeq	r3, r2, sl, lsr #8
    48a0:	d8910300 	ldmle	r1, {r8, r9}
    48a4:	01511a7d 	cmpeq	r1, sp, ror sl
    48a8:	4fac0000 	svcmi	0x00ac0000
    48ac:	0cf84000 	ldcleq	0, cr4, [r8]
    48b0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    48b4:	00000215 	andeq	r0, r0, r5, lsl r2
    48b8:	00015d15 	andeq	r5, r1, r5, lsl sp
    48bc:	004f4e00 	subeq	r4, pc, r0, lsl #28
    48c0:	00cb1600 	sbceq	r1, fp, r0, lsl #12
    48c4:	4fb80000 	svcmi	0x00b80000
    48c8:	0d104000 	ldceq	0, cr4, [r0, #-0]
    48cc:	24010000 	strcs	r0, [r1], #-0
    48d0:	0000d715 	andeq	sp, r0, r5, lsl r7
    48d4:	004f9400 	subeq	r9, pc, r0, lsl #8
    48d8:	1b000000 	blne	48e0 <SVC_STACK_SIZE+0x8e0>
    48dc:	40004fac 	andmi	r4, r0, ip, lsr #31
    48e0:	00000523 	andeq	r0, r0, r3, lsr #10
    48e4:	0252011c 	subseq	r0, r2, #28, 2
    48e8:	011c7491 			; <UNDEFINED> instruction: 0x011c7491
    48ec:	70910351 	addsvc	r0, r1, r1, asr r3
    48f0:	50011c06 	andpl	r1, r1, r6, lsl #24
    48f4:	7dd89103 	ldfvcp	f1, [r8, #12]
    48f8:	811d0000 	tsthi	sp, r0
    48fc:	44000000 	strmi	r0, [r0], #-0
    4900:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    4904:	0000006b 	andeq	r0, r0, fp, rrx
    4908:	e31f00ff 	tst	pc, #255	; 0xff
    490c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4910:	28400050 	stmdacs	r0, {r4, r6}^
    4914:	01000000 	mrseq	r0, (UNDEF: 0)
    4918:	0d16209c 	ldceq	0, cr2, [r6, #-624]	; 0xfffffd90
    491c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4920:	00000081 	andeq	r0, r0, r1, lsl #1
    4924:	40005040 	andmi	r5, r0, r0, asr #32
    4928:	0000001c 	andeq	r0, r0, ip, lsl r0
    492c:	890d9c01 	stmdbhi	sp, {r0, sl, fp, ip, pc}
    4930:	0100000d 	tsteq	r0, sp
    4934:	00505c3e 	subseq	r5, r0, lr, lsr ip
    4938:	0000cc40 	andeq	ip, r0, r0, asr #24
    493c:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    4940:	21000003 	tstcs	r0, r3
    4944:	01007872 	tsteq	r0, r2, ror r8
    4948:	0000483e 	andeq	r4, r0, lr, lsr r8
    494c:	004fc000 	subeq	ip, pc, r0
    4950:	78742100 	ldmdavc	r4!, {r8, sp}^
    4954:	483e0100 	ldmdami	lr!, {r8}
    4958:	ec000000 	stc	0, cr0, [r0], {-0}
    495c:	2100004f 	tstcs	r0, pc, asr #32
    4960:	00727265 	rsbseq	r7, r2, r5, ror #4
    4964:	00483e01 	subeq	r3, r8, r1, lsl #28
    4968:	50310000 	eorspl	r0, r1, r0
    496c:	a0220000 	eorge	r0, r2, r0
    4970:	42400050 	submi	r0, r0, #80	; 0x50
    4974:	c1000005 	tstgt	r0, r5
    4978:	1c000002 	stcne	0, cr0, [r0], {2}
    497c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4980:	50011c55 	andpl	r1, r1, r5, asr ip
    4984:	23003001 	movwcs	r3, #1
    4988:	400050f4 	strdmi	r5, [r0], -r4
    498c:	00000558 	andeq	r0, r0, r8, asr r5
    4990:	000002e4 	andeq	r0, r0, r4, ror #5
    4994:	0251011c 	subseq	r0, r1, #28, 2
    4998:	011c5508 	tsteq	ip, r8, lsl #10
    499c:	01f30b50 	mvnseq	r0, r0, asr fp
    49a0:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    49a4:	5101f321 	tstpl	r1, r1, lsr #6
    49a8:	04220021 	strteq	r0, [r2], #-33	; 0xffffffdf
    49ac:	6e400051 	mcrvs	0, 2, r0, cr0, cr1, {2}
    49b0:	02000005 	andeq	r0, r0, #5
    49b4:	1c000003 	stcne	0, cr0, [r0], {3}
    49b8:	30015201 	andcc	r5, r1, r1, lsl #4
    49bc:	0251011c 	subseq	r0, r1, #28, 2
    49c0:	011c5508 	tsteq	ip, r8, lsl #10
    49c4:	00300150 	eorseq	r0, r0, r0, asr r1
    49c8:	00511022 	subseq	r1, r1, r2, lsr #32
    49cc:	00058940 	andeq	r8, r5, r0, asr #18
    49d0:	00031b00 	andeq	r1, r3, r0, lsl #22
    49d4:	51011c00 	tstpl	r1, r0, lsl #24
    49d8:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    49dc:	30015001 	andcc	r5, r1, r1
    49e0:	51282400 	teqpl	r8, r0, lsl #8
    49e4:	059f4000 	ldreq	r4, [pc]	; 49ec <SVC_STACK_SIZE+0x9ec>
    49e8:	011c0000 	tsteq	ip, r0
    49ec:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
    49f0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    49f4:	50011c55 	andpl	r1, r1, r5, asr ip
    49f8:	00003001 	andeq	r3, r0, r1
    49fc:	000d9a0a 	andeq	r9, sp, sl, lsl #20
    4a00:	01520100 	cmpeq	r2, r0, lsl #2
    4a04:	00000362 	andeq	r0, r0, r2, ror #6
    4a08:	00090d0b 	andeq	r0, r9, fp, lsl #26
    4a0c:	7b520100 	blvc	1484e14 <STACK_SIZE+0xc84e14>
    4a10:	25000000 	strcs	r0, [r0, #-0]
    4a14:	00000d81 	andeq	r0, r0, r1, lsl #27
    4a18:	007b5401 	rsbseq	r5, fp, r1, lsl #8
    4a1c:	63260000 	teqvs	r6, #0
    4a20:	81550100 	cmphi	r5, r0, lsl #2
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	00033612 	andeq	r3, r3, r2, lsl r6
    4a2c:	00512800 	subseq	r2, r1, r0, lsl #16
    4a30:	0000f840 	andeq	pc, r0, r0, asr #16
    4a34:	e29c0100 	adds	r0, ip, #0, 2
    4a38:	15000003 	strne	r0, [r0, #-3]
    4a3c:	00000342 	andeq	r0, r0, r2, asr #6
    4a40:	0000505d 	andeq	r5, r0, sp, asr r0
    4a44:	00034d27 	andeq	r4, r3, r7, lsr #26
    4a48:	00509300 	subseq	r9, r0, r0, lsl #6
    4a4c:	03582800 	cmpeq	r8, #0, 16
    4a50:	e3290000 	teq	r9, #0
    4a54:	30000000 	andcc	r0, r0, r0
    4a58:	28400051 	stmdacs	r0, {r0, r4, r6}^
    4a5c:	0100000d 	tsteq	r0, sp
    4a60:	00cb1a56 	sbceq	r1, fp, r6, asr sl
    4a64:	51440000 	mrspl	r0, (UNDEF: 68)
    4a68:	0d484000 	stcleq	0, cr4, [r8, #-0]
    4a6c:	63010000 	movwvs	r0, #4096	; 0x1000
    4a70:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
    4a74:	0000d72a 	andeq	sp, r0, sl, lsr #14
    4a78:	cb2b0000 	blgt	ac4a80 <STACK_SIZE+0x2c4a80>
    4a7c:	e0000000 	and	r0, r0, r0
    4a80:	40400051 	submi	r0, r0, r1, asr r0
    4a84:	01000000 	mrseq	r0, (UNDEF: 0)
    4a88:	0003ce67 	andeq	ip, r3, r7, ror #28
    4a8c:	00d72c00 	sbcseq	r2, r7, r0, lsl #24
    4a90:	000a0000 	andeq	r0, sl, r0
    4a94:	0051d41b 	subseq	sp, r1, fp, lsl r4
    4a98:	00019e40 	andeq	r9, r1, r0, asr #28
    4a9c:	50011c00 	andpl	r1, r1, r0, lsl #24
    4aa0:	6b040305 	blvs	1056bc <IRQ_STACK_SIZE+0xfd6bc>
    4aa4:	00004001 	andeq	r4, r0, r1
    4aa8:	00024c2d 	andeq	r4, r2, sp, lsr #24
    4aac:	486a0100 	stmdami	sl!, {r8}^
    4ab0:	20000000 	andcs	r0, r0, r0
    4ab4:	fc400052 	mcrr2	0, 5, r0, r0, cr2
    4ab8:	01000001 	tsteq	r0, r1
    4abc:	0005089c 	muleq	r5, ip, r8
    4ac0:	74731900 	ldrbtvc	r1, [r3], #-2304	; 0xfffff700
    4ac4:	6c010072 	stcvs	0, cr0, [r1], {114}	; 0x72
    4ac8:	00000508 	andeq	r0, r0, r8, lsl #10
    4acc:	0f409102 	svceq	0x00409102
    4ad0:	0000090d 	andeq	r0, r0, sp, lsl #18
    4ad4:	007b6d01 	rsbseq	r6, fp, r1, lsl #26
    4ad8:	50b10000 	adcspl	r0, r1, r0
    4adc:	680f0000 	stmdavs	pc, {}	; <UNPREDICTABLE>
    4ae0:	0100000d 	tsteq	r0, sp
    4ae4:	0000486e 	andeq	r4, r0, lr, ror #16
    4ae8:	0050e900 	subseq	lr, r0, r0, lsl #18
    4aec:	0d620f00 	stcleq	15, cr0, [r2, #-0]
    4af0:	6f010000 	svcvs	0x00010000
    4af4:	00000048 	andeq	r0, r0, r8, asr #32
    4af8:	00005136 	andeq	r5, r0, r6, lsr r1
    4afc:	000daa0f 	andeq	sl, sp, pc, lsl #20
    4b00:	48700100 	ldmdami	r0!, {r8}^
    4b04:	61000000 	mrsvs	r0, (UNDEF: 0)
    4b08:	0f000051 	svceq	0x00000051
    4b0c:	00000d58 	andeq	r0, r0, r8, asr sp
    4b10:	00487101 	subeq	r7, r8, r1, lsl #2
    4b14:	51ae0000 			; <UNDEFINED> instruction: 0x51ae0000
    4b18:	692e0000 	stmdbvs	lr!, {}	; <UNPREDICTABLE>
    4b1c:	48720100 	ldmdami	r2!, {r8}^
    4b20:	e2000000 	and	r0, r0, #0
    4b24:	1a000051 	bne	4c70 <SVC_STACK_SIZE+0xc70>
    4b28:	00000336 	andeq	r0, r0, r6, lsr r3
    4b2c:	40005230 	andmi	r5, r0, r0, lsr r2
    4b30:	00000d68 	andeq	r0, r0, r8, ror #26
    4b34:	04e37401 	strbteq	r7, [r3], #1025	; 0x401
    4b38:	42150000 	andsmi	r0, r5, #0
    4b3c:	01000003 	tsteq	r0, r3
    4b40:	2f000052 	svccs	0x00000052
    4b44:	00000d68 	andeq	r0, r0, r8, ror #26
    4b48:	00034d28 	andeq	r4, r3, r8, lsr #26
    4b4c:	03582800 	cmpeq	r8, #0, 16
    4b50:	e3290000 	teq	r9, #0
    4b54:	34000000 	strcc	r0, [r0], #-0
    4b58:	80400052 	subhi	r0, r0, r2, asr r0
    4b5c:	0100000d 	tsteq	r0, sp
    4b60:	00cb1a56 	sbceq	r1, fp, r6, asr sl
    4b64:	52400000 	subpl	r0, r0, #0
    4b68:	0da04000 	stceq	0, cr4, [r0]
    4b6c:	63010000 	movwvs	r0, #4096	; 0x1000
    4b70:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    4b74:	0000d72a 	andeq	sp, r0, sl, lsr #14
    4b78:	cb2b0000 	blgt	ac4b80 <STACK_SIZE+0x2c4b80>
    4b7c:	dc000000 	stcle	0, cr0, [r0], {-0}
    4b80:	3c400052 	mcrrcc	0, 5, r0, r0, cr2
    4b84:	01000000 	mrseq	r0, (UNDEF: 0)
    4b88:	0004ce67 	andeq	ip, r4, r7, ror #28
    4b8c:	00d72c00 	sbcseq	r2, r7, r0, lsl #24
    4b90:	000a0000 	andeq	r0, sl, r0
    4b94:	0052d01b 	subseq	sp, r2, fp, lsl r0
    4b98:	00019e40 	andeq	r9, r1, r0, asr #28
    4b9c:	50011c00 	andpl	r1, r1, r0, lsl #24
    4ba0:	6b040305 	blvs	1057bc <IRQ_STACK_SIZE+0xfd7bc>
    4ba4:	00004001 	andeq	r4, r0, r1
    4ba8:	53442200 	movtpl	r2, #16896	; 0x4200
    4bac:	05ba4000 	ldreq	r4, [sl, #0]!
    4bb0:	04f70000 	ldrbteq	r0, [r7], #0
    4bb4:	011c0000 	tsteq	ip, r0
    4bb8:	00760250 	rsbseq	r0, r6, r0, asr r2
    4bbc:	53e81b00 	mvnpl	r1, #0, 22
    4bc0:	05cf4000 	strbeq	r4, [pc]	; 4bc8 <SVC_STACK_SIZE+0xbc8>
    4bc4:	011c0000 	tsteq	ip, r0
    4bc8:	00760250 	rsbseq	r0, r6, r0, asr r2
    4bcc:	811d0000 	tsthi	sp, r0
    4bd0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4bd4:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    4bd8:	0000006b 	andeq	r0, r0, fp, rrx
    4bdc:	3f30001d 	svccc	0x0030001d
    4be0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    4be4:	00008855 	andeq	r8, r0, r5, asr r8
    4be8:	081b3100 	ldmdaeq	fp, {r8, ip, sp}
    4bec:	dc050000 	stcle	0, cr0, [r5], {-0}
    4bf0:	00000048 	andeq	r0, r0, r8, asr #32
    4bf4:	00000542 	andeq	r0, r0, r2, asr #10
    4bf8:	00007b32 	andeq	r7, r0, r2, lsr fp
    4bfc:	00883200 	addeq	r3, r8, r0, lsl #4
    4c00:	9e320000 	cdpls	0, 3, cr0, cr2, cr0, {0}
    4c04:	00000000 	andeq	r0, r0, r0
    4c08:	00010433 	andeq	r0, r1, r3, lsr r4
    4c0c:	58470400 	stmdapl	r7, {sl}^
    4c10:	32000005 	andcc	r0, r0, #5
    4c14:	00000048 	andeq	r0, r0, r8, asr #32
    4c18:	00004832 	andeq	r4, r0, r2, lsr r8
    4c1c:	a4330000 	ldrtge	r0, [r3], #-0
    4c20:	04000006 	streq	r0, [r0], #-6
    4c24:	00056e43 	andeq	r6, r5, r3, asr #28
    4c28:	00483200 	subeq	r3, r8, r0, lsl #4
    4c2c:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	00068033 	andeq	r8, r6, r3, lsr r0
    4c38:	89440400 	stmdbhi	r4, {sl}^
    4c3c:	32000005 	andcc	r0, r0, #5
    4c40:	00000048 	andeq	r0, r0, r8, asr #32
    4c44:	00004832 	andeq	r4, r0, r2, lsr r8
    4c48:	00483200 	subeq	r3, r8, r0, lsl #4
    4c4c:	33000000 	movwcc	r0, #0
    4c50:	000006f2 	strdeq	r0, [r0], -r2
    4c54:	059f4204 	ldreq	r4, [pc, #516]	; 4e60 <SVC_STACK_SIZE+0xe60>
    4c58:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    4c5c:	32000000 	andcc	r0, r0, #0
    4c60:	00000048 	andeq	r0, r0, r8, asr #32
    4c64:	06ba3300 	ldrteq	r3, [sl], r0, lsl #6
    4c68:	46040000 	strmi	r0, [r4], -r0
    4c6c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    4c70:	00004832 	andeq	r4, r0, r2, lsr r8
    4c74:	00483200 	subeq	r3, r8, r0, lsl #4
    4c78:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	000d3831 	andeq	r3, sp, r1, lsr r8
    4c84:	93210600 	teqls	r1, #0, 12
    4c88:	cf000000 	svcgt	0x00000000
    4c8c:	32000005 	andcc	r0, r0, #5
    4c90:	00000088 	andeq	r0, r0, r8, lsl #1
    4c94:	0d6d3400 	cfstrdeq	mvd3, [sp, #-0]
    4c98:	4c070000 	stcmi	0, cr0, [r7], {-0}
    4c9c:	00000048 	andeq	r0, r0, r8, asr #32
    4ca0:	00008832 	andeq	r8, r0, r2, lsr r8
    4ca4:	5d000000 	stcpl	0, cr0, [r0, #-0]
    4ca8:	02000000 	andeq	r0, r0, #0
    4cac:	0012c200 	andseq	ip, r2, r0, lsl #4
    4cb0:	64010400 	strvs	r0, [r1], #-1024	; 0xfffffc00
    4cb4:	20000013 	andcs	r0, r0, r3, lsl r0
    4cb8:	a0400054 	subge	r0, r0, r4, asr r0
    4cbc:	61400054 	qdaddvs	r0, r4, r0
    4cc0:	665f6d73 			; <UNDEFINED> instruction: 0x665f6d73
    4cc4:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
    4cc8:	2e6e6f69 	cdpcs	15, 6, cr6, cr14, cr9, {3}
    4ccc:	3a440073 	bcc	1104ea0 <STACK_SIZE+0x904ea0>
    4cd0:	6c63655c 	cfstr64vs	mvdx6, [r3], #-368	; 0xfffffe90
    4cd4:	65737069 	ldrbvs	r7, [r3, #-105]!	; 0xffffff97
    4cd8:	726f775c 	rsbvc	r7, pc, #92, 14	; 0x1700000
    4cdc:	6170736b 	cmnvs	r0, fp, ror #6
    4ce0:	305c6563 	subscc	r6, ip, r3, ror #10
    4ce4:	4c2e3130 	stfmis	f3, [lr], #-192	; 0xffffff40
    4ce8:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
    4cec:	78455f72 	stmdavc	r5, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4cf0:	74756365 	ldrbtvc	r6, [r5], #-869	; 0xfffffc9b
    4cf4:	4700726f 	strmi	r7, [r0, -pc, ror #4]
    4cf8:	4120554e 	teqmi	r0, lr, asr #10
    4cfc:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    4d00:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    4d04:	80010032 	andhi	r0, r1, r2, lsr r0
    4d08:	00000056 	andeq	r0, r0, r6, asr r0
    4d0c:	12d60002 	sbcsne	r0, r6, #2
    4d10:	01040000 	mrseq	r0, (UNDEF: 4)
    4d14:	000013d2 	ldrdeq	r1, [r0], -r2
    4d18:	400054a0 	andmi	r5, r0, r0, lsr #9
    4d1c:	400059dc 	ldrdmi	r5, [r0], -ip
    4d20:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
    4d24:	00732e61 	rsbseq	r2, r3, r1, ror #28
    4d28:	655c3a44 	ldrbvs	r3, [ip, #-2628]	; 0xfffff5bc
    4d2c:	70696c63 	rsbvc	r6, r9, r3, ror #24
    4d30:	775c6573 			; <UNDEFINED> instruction: 0x775c6573
    4d34:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
    4d38:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
    4d3c:	3130305c 	teqcc	r0, ip, asr r0
    4d40:	616f4c2e 	cmnvs	pc, lr, lsr #24
    4d44:	5f726564 	svcpl	0x00726564
    4d48:	63657845 	cmnvs	r5, #4521984	; 0x450000
    4d4c:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    4d50:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    4d54:	20534120 	subscs	r4, r3, r0, lsr #2
    4d58:	33322e32 	teqcc	r2, #800	; 0x320
    4d5c:	0032352e 	eorseq	r3, r2, lr, lsr #10
    4d60:	00558001 	subseq	r8, r5, r1
    4d64:	00020000 	andeq	r0, r2, r0
    4d68:	000012ea 	andeq	r1, r0, sl, ror #5
    4d6c:	155b0104 	ldrbne	r0, [fp, #-260]	; 0xfffffefc
    4d70:	00000000 	andeq	r0, r0, r0
    4d74:	019c4000 	orrseq	r4, ip, r0
    4d78:	72634000 	rsbvc	r4, r3, #0
    4d7c:	732e3074 	teqvc	lr, #116	; 0x74
    4d80:	5c3a4400 	cfldrspl	mvf4, [sl], #-0
    4d84:	696c6365 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    4d88:	5c657370 	stclpl	3, cr7, [r5], #-448	; 0xfffffe40
    4d8c:	6b726f77 	blvs	1ca0b70 <STACK_SIZE+0x14a0b70>
    4d90:	63617073 	cmnvs	r1, #115	; 0x73
    4d94:	30305c65 	eorscc	r5, r0, r5, ror #24
    4d98:	6f4c2e31 	svcvs	0x004c2e31
    4d9c:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
    4da0:	6578455f 	ldrbvs	r4, [r8, #-1375]!	; 0xfffffaa1
    4da4:	6f747563 	svcvs	0x00747563
    4da8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
    4dac:	53412055 	movtpl	r2, #4181	; 0x1055
    4db0:	322e3220 	eorcc	r3, lr, #32, 4
    4db4:	32352e33 	eorscc	r2, r5, #816	; 0x330
    4db8:	Address 0x00004db8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	00000b0b 	andeq	r0, r0, fp, lsl #22
      30:	0b000f05 	bleq	3c4c <ABORT_STACK_SIZE+0x384c>
      34:	0013490b 	andseq	r4, r3, fp, lsl #18
      38:	00150600 	andseq	r0, r5, r0, lsl #12
      3c:	00001927 	andeq	r1, r0, r7, lsr #18
      40:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
      44:	08000013 	stmdaeq	r0, {r0, r1, r4}
      48:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      4c:	0b3a0e03 	bleq	e83860 <STACK_SIZE+0x683860>
      50:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
      54:	06120111 			; <UNDEFINED> instruction: 0x06120111
      58:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      5c:	00130119 	andseq	r0, r3, r9, lsl r1
      60:	82890900 	addhi	r0, r9, #0, 18
      64:	01110101 	tsteq	r1, r1, lsl #2
      68:	00001331 	andeq	r1, r0, r1, lsr r3
      6c:	01828a0a 	orreq	r8, r2, sl, lsl #20
      70:	91180200 	tstls	r8, r0, lsl #4
      74:	00001842 	andeq	r1, r0, r2, asr #16
      78:	3f012e0b 	svccc	0x00012e0b
      7c:	3a0e0319 	bcc	380ce8 <IRQ_STACK_SIZE+0x378ce8>
      80:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
      84:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      88:	97184006 	ldrls	r4, [r8, -r6]
      8c:	13011942 	movwne	r1, #6466	; 0x1942
      90:	050c0000 	streq	r0, [ip, #-0]
      94:	3a080300 	bcc	200c9c <IRQ_STACK_SIZE+0x1f8c9c>
      98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      9c:	00180213 	andseq	r0, r8, r3, lsl r2
      a0:	00180d00 	andseq	r0, r8, r0, lsl #26
      a4:	890e0000 	stmdbhi	lr, {}	; <UNPREDICTABLE>
      a8:	11010182 	smlabbne	r1, r2, r1, r0
      ac:	01133101 	tsteq	r3, r1, lsl #2
      b0:	0f000013 	svceq	0x00000013
      b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
      b8:	0b3b0b3a 	bleq	ec2da8 <STACK_SIZE+0x6c2da8>
      bc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
      c0:	35100000 	ldrcc	r0, [r0, #-0]
      c4:	00134900 	andseq	r4, r3, r0, lsl #18
      c8:	00341100 	eorseq	r1, r4, r0, lsl #2
      cc:	0b3a0e03 	bleq	e838e0 <STACK_SIZE+0x6838e0>
      d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      d4:	00001802 	andeq	r1, r0, r2, lsl #16
      d8:	01828912 	orreq	r8, r2, r2, lsl r9
      dc:	31011100 	mrscc	r1, (UNDEF: 17)
      e0:	13000013 	movwne	r0, #19
      e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      e8:	0b3a0e03 	bleq	e838fc <STACK_SIZE+0x6838fc>
      ec:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
      f0:	01111349 	tsteq	r1, r9, asr #6
      f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
      fc:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     100:	08030034 	stmdaeq	r3, {r2, r4, r5}
     104:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     108:	00001349 	andeq	r1, r0, r9, asr #6
     10c:	01828915 	orreq	r8, r2, r5, lsl r9
     110:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     114:	13311942 	teqne	r1, #1081344	; 0x108000
     118:	05160000 	ldreq	r0, [r6, #-0]
     11c:	3a0e0300 	bcc	380d24 <IRQ_STACK_SIZE+0x378d24>
     120:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     124:	00170213 	andseq	r0, r7, r3, lsl r2
     128:	00341700 	eorseq	r1, r4, r0, lsl #14
     12c:	0b3a0803 	bleq	e82140 <STACK_SIZE+0x682140>
     130:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     134:	00001702 	andeq	r1, r0, r2, lsl #14
     138:	49010118 	stmdbmi	r1, {r3, r4, r8}
     13c:	00130113 	andseq	r0, r3, r3, lsl r1
     140:	00211900 	eoreq	r1, r1, r0, lsl #18
     144:	0b2f1349 	bleq	bc4e70 <STACK_SIZE+0x3c4e70>
     148:	341a0000 	ldrcc	r0, [sl], #-0
     14c:	3a0e0300 	bcc	380d54 <IRQ_STACK_SIZE+0x378d54>
     150:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     154:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     158:	1b000018 	blne	1c0 <NOINT+0x100>
     15c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     160:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     164:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     168:	00001802 	andeq	r1, r0, r2, lsl #16
     16c:	3f012e1c 	svccc	0x00012e1c
     170:	3a0e0319 	bcc	380ddc <IRQ_STACK_SIZE+0x378ddc>
     174:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     178:	01193c19 	tsteq	r9, r9, lsl ip
     17c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     180:	13490005 	movtne	r0, #36869	; 0x9005
     184:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     188:	03193f00 	tsteq	r9, #0, 30
     18c:	3b0b3a0e 	blcc	2ce9cc <IRQ_STACK_SIZE+0x2c69cc>
     190:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     194:	00193c13 	andseq	r3, r9, r3, lsl ip
     198:	11010000 	mrsne	r0, (UNDEF: 1)
     19c:	130e2501 	movwne	r2, #58625	; 0xe501
     1a0:	1b0e030b 	blne	380dd4 <IRQ_STACK_SIZE+0x378dd4>
     1a4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     1a8:	00171006 	andseq	r1, r7, r6
     1ac:	012e0200 	teqeq	lr, r0, lsl #4
     1b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1b4:	0b3b0b3a 	bleq	ec2ea4 <STACK_SIZE+0x6c2ea4>
     1b8:	0b201927 	bleq	80665c <STACK_SIZE+0x665c>
     1bc:	00001301 	andeq	r1, r0, r1, lsl #6
     1c0:	03000503 	movweq	r0, #1283	; 0x503
     1c4:	3b0b3a08 	blcc	2ce9ec <IRQ_STACK_SIZE+0x2c69ec>
     1c8:	0013490b 	andseq	r4, r3, fp, lsl #18
     1cc:	00240400 	eoreq	r0, r4, r0, lsl #8
     1d0:	0b3e0b0b 	bleq	f82e04 <STACK_SIZE+0x782e04>
     1d4:	00000e03 	andeq	r0, r0, r3, lsl #28
     1d8:	03000505 	movweq	r0, #1285	; 0x505
     1dc:	3b0b3a0e 	blcc	2cea1c <IRQ_STACK_SIZE+0x2c6a1c>
     1e0:	0013490b 	andseq	r4, r3, fp, lsl #18
     1e4:	00340600 	eorseq	r0, r4, r0, lsl #12
     1e8:	0b3a0803 	bleq	e821fc <STACK_SIZE+0x6821fc>
     1ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1f0:	34070000 	strcc	r0, [r7], #-0
     1f4:	3a0e0300 	bcc	380dfc <IRQ_STACK_SIZE+0x378dfc>
     1f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1fc:	08000013 	stmdaeq	r0, {r0, r1, r4}
     200:	0b0b0024 	bleq	2c0298 <IRQ_STACK_SIZE+0x2b8298>
     204:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     208:	0f090000 	svceq	0x00090000
     20c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     210:	0a000013 	beq	264 <NOINT+0x1a4>
     214:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     218:	0b3a0e03 	bleq	e83a2c <STACK_SIZE+0x683a2c>
     21c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     220:	00000b20 	andeq	r0, r0, r0, lsr #22
     224:	03012e0b 	movweq	r2, #7691	; 0x1e0b
     228:	3b0b3a0e 	blcc	2cea68 <IRQ_STACK_SIZE+0x2c6a68>
     22c:	11192705 	tstne	r9, r5, lsl #14
     230:	40061201 	andmi	r1, r6, r1, lsl #4
     234:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     238:	00001301 	andeq	r1, r0, r1, lsl #6
     23c:	31011d0c 	tstcc	r1, ip, lsl #26
     240:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     244:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     248:	00130105 	andseq	r0, r3, r5, lsl #2
     24c:	00050d00 	andeq	r0, r5, r0, lsl #26
     250:	051c1331 	ldreq	r1, [ip, #-817]	; 0xfffffccf
     254:	050e0000 	streq	r0, [lr, #-0]
     258:	1c133100 	ldfnes	f3, [r3], {-0}
     25c:	0f00000b 	svceq	0x0000000b
     260:	13310005 	teqne	r1, #5
     264:	0000061c 	andeq	r0, r0, ip, lsl r6
     268:	55010b10 	strpl	r0, [r1, #-2832]	; 0xfffff4f0
     26c:	11000017 	tstne	r0, r7, lsl r0
     270:	13310034 	teqne	r1, #52	; 0x34
     274:	00001702 	andeq	r1, r0, r2, lsl #14
     278:	31003412 	tstcc	r0, r2, lsl r4
     27c:	000b1c13 	andeq	r1, fp, r3, lsl ip
     280:	011d1300 	tsteq	sp, r0, lsl #6
     284:	01111331 	tsteq	r1, r1, lsr r3
     288:	0b580612 	bleq	1601ad8 <STACK_SIZE+0xe01ad8>
     28c:	13010559 	movwne	r0, #5465	; 0x1559
     290:	05140000 	ldreq	r0, [r4, #-0]
     294:	00133100 	andseq	r3, r3, r0, lsl #2
     298:	010b1500 	tsteq	fp, r0, lsl #10
     29c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2a0:	34160000 	ldrcc	r0, [r6], #-0
     2a4:	00133100 	andseq	r3, r3, r0, lsl #2
     2a8:	00341700 	eorseq	r1, r4, r0, lsl #14
     2ac:	061c1331 			; <UNDEFINED> instruction: 0x061c1331
     2b0:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     2b4:	11000182 	smlabbne	r0, r2, r1, r0
     2b8:	00133101 	andseq	r3, r3, r1, lsl #2
     2bc:	82891900 	addhi	r1, r9, #0, 18
     2c0:	01110001 	tsteq	r1, r1
     2c4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     2c8:	1a000013 	bne	31c <NOINT+0x25c>
     2cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2d0:	0b3a0e03 	bleq	e83ae4 <STACK_SIZE+0x683ae4>
     2d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2d8:	0b201349 	bleq	805004 <STACK_SIZE+0x5004>
     2dc:	00001301 	andeq	r1, r0, r1, lsl #6
     2e0:	31012e1b 	tstcc	r1, fp, lsl lr
     2e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2e8:	97184006 	ldrls	r4, [r8, -r6]
     2ec:	13011942 	movwne	r1, #6466	; 0x1942
     2f0:	051c0000 	ldreq	r0, [ip, #-0]
     2f4:	02133100 	andseq	r3, r3, #0, 2
     2f8:	1d000017 	stcne	0, cr0, [r0, #-92]	; 0xffffffa4
     2fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     300:	0b3a0e03 	bleq	e83b14 <STACK_SIZE+0x683b14>
     304:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     308:	06120111 			; <UNDEFINED> instruction: 0x06120111
     30c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     310:	00130119 	andseq	r0, r3, r9, lsl r1
     314:	00051e00 	andeq	r1, r5, r0, lsl #28
     318:	0b3a0803 	bleq	e8232c <STACK_SIZE+0x68232c>
     31c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     320:	00001702 	andeq	r1, r0, r2, lsl #14
     324:	0300051f 	movweq	r0, #1311	; 0x51f
     328:	3b0b3a0e 	blcc	2ceb68 <IRQ_STACK_SIZE+0x2c6b68>
     32c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     330:	20000017 	andcs	r0, r0, r7, lsl r0
     334:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     338:	17550152 			; <UNDEFINED> instruction: 0x17550152
     33c:	0b590b58 	bleq	16430a4 <STACK_SIZE+0xe430a4>
     340:	00001301 	andeq	r1, r0, r1, lsl #6
     344:	31011d21 	tstcc	r1, r1, lsr #26
     348:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     34c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     350:	2200000b 	andcs	r0, r0, #11
     354:	01018289 	smlabbeq	r1, r9, r2, r8
     358:	13310111 	teqne	r1, #1073741828	; 0x40000004
     35c:	00001301 	andeq	r1, r0, r1, lsl #6
     360:	01828a23 	orreq	r8, r2, r3, lsr #20
     364:	91180200 	tstls	r8, r0, lsl #4
     368:	00001842 	andeq	r1, r0, r2, asr #16
     36c:	01828924 	orreq	r8, r2, r4, lsr #18
     370:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     374:	13311942 	teqne	r1, #1081344	; 0x108000
     378:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     37c:	03193f00 	tsteq	r9, #0, 30
     380:	3b0b3a0e 	blcc	2cebc0 <IRQ_STACK_SIZE+0x2c6bc0>
     384:	1119270b 	tstne	r9, fp, lsl #14
     388:	40061201 	andmi	r1, r6, r1, lsl #4
     38c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     390:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     394:	11133100 	tstne	r3, r0, lsl #2
     398:	40061201 	andmi	r1, r6, r1, lsl #4
     39c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     3a0:	05270000 	streq	r0, [r7, #-0]!
     3a4:	02133100 	andseq	r3, r3, #0, 2
     3a8:	28000018 	stmdacs	r0, {r3, r4}
     3ac:	13310034 	teqne	r1, #52	; 0x34
     3b0:	00001802 	andeq	r1, r0, r2, lsl #16
     3b4:	03003429 	movweq	r3, #1065	; 0x429
     3b8:	3b0b3a08 	blcc	2cebe0 <IRQ_STACK_SIZE+0x2c6be0>
     3bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3c0:	2a000017 	bcs	424 <ABORT_STACK_SIZE+0x24>
     3c4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     3c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3cc:	0b590b58 	bleq	1643134 <STACK_SIZE+0xe43134>
     3d0:	00001301 	andeq	r1, r0, r1, lsl #6
     3d4:	0182892b 	orreq	r8, r2, fp, lsr #18
     3d8:	31011101 	tstcc	r1, r1, lsl #2
     3dc:	2c000013 	stccs	0, cr0, [r0], {19}
     3e0:	1331001d 	teqne	r1, #29
     3e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3e8:	0b590b58 	bleq	1643150 <STACK_SIZE+0xe43150>
     3ec:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     3f0:	3a0e0300 	bcc	380ff8 <IRQ_STACK_SIZE+0x378ff8>
     3f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3f8:	000b2019 	andeq	r2, fp, r9, lsl r0
     3fc:	012e2e00 	teqeq	lr, r0, lsl #28
     400:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     404:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     408:	01111927 	tsteq	r1, r7, lsr #18
     40c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     410:	01194297 			; <UNDEFINED> instruction: 0x01194297
     414:	2f000013 	svccs	0x00000013
     418:	08030034 	stmdaeq	r3, {r2, r4, r5}
     41c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     420:	17021349 	strne	r1, [r2, -r9, asr #6]
     424:	1d300000 	ldcne	0, cr0, [r0, #-0]
     428:	11133100 	tstne	r3, r0, lsl #2
     42c:	58061201 	stmdapl	r6, {r0, r9, ip}
     430:	0005590b 	andeq	r5, r5, fp, lsl #18
     434:	012e3100 	teqeq	lr, r0, lsl #2
     438:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     43c:	0b3b0b3a 	bleq	ec312c <STACK_SIZE+0x6c312c>
     440:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     444:	00001301 	andeq	r1, r0, r1, lsl #6
     448:	49000532 	stmdbmi	r0, {r1, r4, r5, r8, sl}
     44c:	33000013 	movwcc	r0, #19
     450:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     454:	0b3a0e03 	bleq	e83c68 <STACK_SIZE+0x683c68>
     458:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     45c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     460:	00001301 	andeq	r1, r0, r1, lsl #6
     464:	3f002e34 	svccc	0x00002e34
     468:	3a0e0319 	bcc	3810d4 <IRQ_STACK_SIZE+0x3790d4>
     46c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     470:	00193c19 	andseq	r3, r9, r9, lsl ip
     474:	012e3500 	teqeq	lr, r0, lsl #10
     478:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     47c:	0b3b0b3a 	bleq	ec316c <STACK_SIZE+0x6c316c>
     480:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     484:	01000000 	mrseq	r0, (UNDEF: 0)
     488:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     48c:	0e030b13 	vmoveq.32	d3[0], r0
     490:	01110e1b 	tsteq	r1, fp, lsl lr
     494:	17100612 			; <UNDEFINED> instruction: 0x17100612
     498:	24020000 	strcs	r0, [r2], #-0
     49c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     4a0:	000e030b 	andeq	r0, lr, fp, lsl #6
     4a4:	00240300 	eoreq	r0, r4, r0, lsl #6
     4a8:	0b3e0b0b 	bleq	f830dc <STACK_SIZE+0x7830dc>
     4ac:	00000803 	andeq	r0, r0, r3, lsl #16
     4b0:	3f012e04 	svccc	0x00012e04
     4b4:	3a0e0319 	bcc	381120 <IRQ_STACK_SIZE+0x379120>
     4b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     4bc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     4c0:	97184006 	ldrls	r4, [r8, -r6]
     4c4:	13011942 	movwne	r1, #6466	; 0x1942
     4c8:	05050000 	streq	r0, [r5, #-0]
     4cc:	3a080300 	bcc	2010d4 <IRQ_STACK_SIZE+0x1f90d4>
     4d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4d4:	00170213 	andseq	r0, r7, r3, lsl r2
     4d8:	00050600 	andeq	r0, r5, r0, lsl #12
     4dc:	0b3a0e03 	bleq	e83cf0 <STACK_SIZE+0x683cf0>
     4e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4e4:	00001802 	andeq	r1, r0, r2, lsl #16
     4e8:	03000507 	movweq	r0, #1287	; 0x507
     4ec:	3b0b3a0e 	blcc	2ced2c <IRQ_STACK_SIZE+0x2c6d2c>
     4f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     4f4:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
     4f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4fc:	0b3a0e03 	bleq	e83d10 <STACK_SIZE+0x683d10>
     500:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     504:	01111349 	tsteq	r1, r9, asr #6
     508:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     50c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     510:	09000013 	stmdbeq	r0, {r0, r1, r4}
     514:	13490101 	movtne	r0, #37121	; 0x9101
     518:	00001301 	andeq	r1, r0, r1, lsl #6
     51c:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
     520:	000b2f13 	andeq	r2, fp, r3, lsl pc
     524:	000f0b00 	andeq	r0, pc, r0, lsl #22
     528:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     52c:	350c0000 	strcc	r0, [ip, #-0]
     530:	00134900 	andseq	r4, r3, r0, lsl #18
     534:	00340d00 	eorseq	r0, r4, r0, lsl #26
     538:	0b3a0e03 	bleq	e83d4c <STACK_SIZE+0x683d4c>
     53c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     540:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     544:	01000000 	mrseq	r0, (UNDEF: 0)
     548:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     54c:	0e030b13 	vmoveq.32	d3[0], r0
     550:	01110e1b 	tsteq	r1, fp, lsl lr
     554:	17100612 			; <UNDEFINED> instruction: 0x17100612
     558:	24020000 	strcs	r0, [r2], #-0
     55c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     560:	000e030b 	andeq	r0, lr, fp, lsl #6
     564:	00240300 	eoreq	r0, r4, r0, lsl #6
     568:	0b3e0b0b 	bleq	f8319c <STACK_SIZE+0x78319c>
     56c:	00000803 	andeq	r0, r0, r3, lsl #16
     570:	0b000f04 	bleq	4188 <SVC_STACK_SIZE+0x188>
     574:	0500000b 	streq	r0, [r0, #-11]
     578:	0b0b000f 	bleq	2c05bc <IRQ_STACK_SIZE+0x2b85bc>
     57c:	00001349 	andeq	r1, r0, r9, asr #6
     580:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     584:	07000013 	smladeq	r0, r3, r0, r0
     588:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     58c:	0b3b0b3a 	bleq	ec327c <STACK_SIZE+0x6c327c>
     590:	00001349 	andeq	r1, r0, r9, asr #6
     594:	03011308 	movweq	r1, #4872	; 0x1308
     598:	3a0b0b0e 	bcc	2c31d8 <IRQ_STACK_SIZE+0x2bb1d8>
     59c:	010b3b0b 	tsteq	fp, fp, lsl #22
     5a0:	09000013 	stmdbeq	r0, {r0, r1, r4}
     5a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     5a8:	0b381349 	bleq	e052d4 <STACK_SIZE+0x6052d4>
     5ac:	00001934 	andeq	r1, r0, r4, lsr r9
     5b0:	0b01130a 	bleq	451e0 <IRQ_STACK_SIZE+0x3d1e0>
     5b4:	3b0b3a0b 	blcc	2cede8 <IRQ_STACK_SIZE+0x2c6de8>
     5b8:	0013010b 	andseq	r0, r3, fp, lsl #2
     5bc:	000d0b00 	andeq	r0, sp, r0, lsl #22
     5c0:	0b3a0e03 	bleq	e83dd4 <STACK_SIZE+0x683dd4>
     5c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5c8:	00000b38 	andeq	r0, r0, r8, lsr fp
     5cc:	3f012e0c 	svccc	0x00012e0c
     5d0:	3a0e0319 	bcc	38123c <IRQ_STACK_SIZE+0x37923c>
     5d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5d8:	010b2019 	tsteq	fp, r9, lsl r0
     5dc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     5e0:	08030005 	stmdaeq	r3, {r0, r2}
     5e4:	0b3b0b3a 	bleq	ec32d4 <STACK_SIZE+0x6c32d4>
     5e8:	00001349 	andeq	r1, r0, r9, asr #6
     5ec:	0300050e 	movweq	r0, #1294	; 0x50e
     5f0:	3b0b3a0e 	blcc	2cee30 <IRQ_STACK_SIZE+0x2c6e30>
     5f4:	0013490b 	andseq	r4, r3, fp, lsl #18
     5f8:	012e0f00 	teqeq	lr, r0, lsl #30
     5fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     600:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     604:	13491927 	movtne	r1, #39207	; 0x9927
     608:	13010b20 	movwne	r0, #6944	; 0x1b20
     60c:	05100000 	ldreq	r0, [r0, #-0]
     610:	3a0e0300 	bcc	381218 <IRQ_STACK_SIZE+0x379218>
     614:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     618:	11000013 	tstne	r0, r3, lsl r0
     61c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     620:	0b3a0e03 	bleq	e83e34 <STACK_SIZE+0x683e34>
     624:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     628:	13010b20 	movwne	r0, #6944	; 0x1b20
     62c:	05120000 	ldreq	r0, [r2, #-0]
     630:	3a080300 	bcc	201238 <IRQ_STACK_SIZE+0x1f9238>
     634:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     638:	13000013 	movwne	r0, #19
     63c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     640:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     644:	00001349 	andeq	r1, r0, r9, asr #6
     648:	03003414 	movweq	r3, #1044	; 0x414
     64c:	3b0b3a08 	blcc	2cee74 <IRQ_STACK_SIZE+0x2c6e74>
     650:	00134905 	andseq	r4, r3, r5, lsl #18
     654:	01011500 	tsteq	r1, r0, lsl #10
     658:	13011349 	movwne	r1, #4937	; 0x1349
     65c:	21160000 	tstcs	r6, r0
     660:	2f134900 	svccs	0x00134900
     664:	1700000b 	strne	r0, [r0, -fp]
     668:	00000018 	andeq	r0, r0, r8, lsl r0
     66c:	31012e18 	tstcc	r1, r8, lsl lr
     670:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     674:	97184006 	ldrls	r4, [r8, -r6]
     678:	13011942 	movwne	r1, #6466	; 0x1942
     67c:	05190000 	ldreq	r0, [r9, #-0]
     680:	02133100 	andseq	r3, r3, #0, 2
     684:	1a000017 	bne	6e8 <ABORT_STACK_SIZE+0x2e8>
     688:	13310005 	teqne	r1, #5
     68c:	00001802 	andeq	r1, r0, r2, lsl #16
     690:	3100341b 	tstcc	r0, fp, lsl r4
     694:	00180213 	andseq	r0, r8, r3, lsl r2
     698:	00051c00 	andeq	r1, r5, r0, lsl #24
     69c:	0b1c1331 	bleq	705368 <IRQ_STACK_SIZE+0x6fd368>
     6a0:	051d0000 	ldreq	r0, [sp, #-0]
     6a4:	1c133100 	ldfnes	f3, [r3], {-0}
     6a8:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     6ac:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     6b0:	17550152 			; <UNDEFINED> instruction: 0x17550152
     6b4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     6b8:	00001301 	andeq	r1, r0, r1, lsl #6
     6bc:	55010b1f 	strpl	r0, [r1, #-2847]	; 0xfffff4e1
     6c0:	20000017 	andcs	r0, r0, r7, lsl r0
     6c4:	13310034 	teqne	r1, #52	; 0x34
     6c8:	00001702 	andeq	r1, r0, r2, lsl #14
     6cc:	31003421 	tstcc	r0, r1, lsr #8
     6d0:	22000013 	andcs	r0, r0, #19
     6d4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     6d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6dc:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     6e0:	1d230000 	stcne	0, cr0, [r3, #-0]
     6e4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     6e8:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     6ec:	0005590b 	andeq	r5, r5, fp, lsl #18
     6f0:	82892400 	addhi	r2, r9, #0, 8
     6f4:	01110101 	tsteq	r1, r1, lsl #2
     6f8:	00001331 	andeq	r1, r0, r1, lsr r3
     6fc:	01828a25 	orreq	r8, r2, r5, lsr #20
     700:	91180200 	tstls	r8, r0, lsl #4
     704:	00001842 	andeq	r1, r0, r2, asr #16
     708:	3f012e26 	svccc	0x00012e26
     70c:	3a0e0319 	bcc	381378 <IRQ_STACK_SIZE+0x379378>
     710:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     714:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     718:	97184006 	ldrls	r4, [r8, -r6]
     71c:	13011942 	movwne	r1, #6466	; 0x1942
     720:	05270000 	streq	r0, [r7, #-0]!
     724:	3a0e0300 	bcc	38132c <IRQ_STACK_SIZE+0x37932c>
     728:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     72c:	00180213 	andseq	r0, r8, r3, lsl r2
     730:	00342800 	eorseq	r2, r4, r0, lsl #16
     734:	0b3a0e03 	bleq	e83f48 <STACK_SIZE+0x683f48>
     738:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     73c:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     740:	03193f00 	tsteq	r9, #0, 30
     744:	3b0b3a0e 	blcc	2cef84 <IRQ_STACK_SIZE+0x2c6f84>
     748:	2019270b 	andscs	r2, r9, fp, lsl #14
     74c:	2a00000b 	bcs	780 <ABORT_STACK_SIZE+0x380>
     750:	1331002e 	teqne	r1, #46	; 0x2e
     754:	06120111 			; <UNDEFINED> instruction: 0x06120111
     758:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     75c:	2b000019 	blcs	7c8 <ABORT_STACK_SIZE+0x3c8>
     760:	1331001d 	teqne	r1, #29
     764:	17550152 			; <UNDEFINED> instruction: 0x17550152
     768:	0b590b58 	bleq	16434d0 <STACK_SIZE+0xe434d0>
     76c:	052c0000 	streq	r0, [ip, #-0]!
     770:	3a080300 	bcc	201378 <IRQ_STACK_SIZE+0x1f9378>
     774:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     778:	00170213 	andseq	r0, r7, r3, lsl r2
     77c:	00052d00 	andeq	r2, r5, r0, lsl #26
     780:	0b3a0803 	bleq	e82794 <STACK_SIZE+0x682794>
     784:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     788:	00001802 	andeq	r1, r0, r2, lsl #16
     78c:	0300342e 	movweq	r3, #1070	; 0x42e
     790:	3b0b3a0e 	blcc	2cefd0 <IRQ_STACK_SIZE+0x2c6fd0>
     794:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     798:	2f000017 	svccs	0x00000017
     79c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7a0:	0b3a0e03 	bleq	e83fb4 <STACK_SIZE+0x683fb4>
     7a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7a8:	01111349 	tsteq	r1, r9, asr #6
     7ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     7b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     7b4:	30000013 	andcc	r0, r0, r3, lsl r0
     7b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     7bc:	0b3b0b3a 	bleq	ec34ac <STACK_SIZE+0x6c34ac>
     7c0:	17021349 	strne	r1, [r2, -r9, asr #6]
     7c4:	1d310000 	ldcne	0, cr0, [r1, #-0]
     7c8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     7cc:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     7d0:	000b590b 	andeq	r5, fp, fp, lsl #18
     7d4:	00053200 	andeq	r3, r5, r0, lsl #4
     7d8:	00001331 	andeq	r1, r0, r1, lsr r3
     7dc:	03000533 	movweq	r0, #1331	; 0x533
     7e0:	3b0b3a0e 	blcc	2cf020 <IRQ_STACK_SIZE+0x2c7020>
     7e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7e8:	34000017 	strcc	r0, [r0], #-23	; 0xffffffe9
     7ec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7f0:	0b3a0e03 	bleq	e84004 <STACK_SIZE+0x684004>
     7f4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     7f8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     7fc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     800:	00130119 	andseq	r0, r3, r9, lsl r1
     804:	00053500 	andeq	r3, r5, r0, lsl #10
     808:	0b3a0e03 	bleq	e8401c <STACK_SIZE+0x68401c>
     80c:	1349053b 	movtne	r0, #38203	; 0x953b
     810:	00001802 	andeq	r1, r0, r2, lsl #16
     814:	03000536 	movweq	r0, #1334	; 0x536
     818:	3b0b3a08 	blcc	2cf040 <IRQ_STACK_SIZE+0x2c7040>
     81c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     820:	37000017 	smladcc	r0, r7, r0, r0
     824:	08030034 	stmdaeq	r3, {r2, r4, r5}
     828:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     82c:	17021349 	strne	r1, [r2, -r9, asr #6]
     830:	34380000 	ldrtcc	r0, [r8], #-0
     834:	3a080300 	bcc	20143c <IRQ_STACK_SIZE+0x1f943c>
     838:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     83c:	00180213 	andseq	r0, r8, r3, lsl r2
     840:	00343900 	eorseq	r3, r4, r0, lsl #18
     844:	0b1c1331 	bleq	705510 <IRQ_STACK_SIZE+0x6fd510>
     848:	053a0000 	ldreq	r0, [sl, #-0]!
     84c:	3a0e0300 	bcc	381454 <IRQ_STACK_SIZE+0x379454>
     850:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     854:	00170213 	andseq	r0, r7, r3, lsl r2
     858:	00343b00 	eorseq	r3, r4, r0, lsl #22
     85c:	0b3a0e03 	bleq	e84070 <STACK_SIZE+0x684070>
     860:	1349053b 	movtne	r0, #38203	; 0x953b
     864:	00001802 	andeq	r1, r0, r2, lsl #16
     868:	0300343c 	movweq	r3, #1084	; 0x43c
     86c:	3b0b3a0e 	blcc	2cf0ac <IRQ_STACK_SIZE+0x2c70ac>
     870:	3f13490b 	svccc	0x0013490b
     874:	00180219 	andseq	r0, r8, r9, lsl r2
     878:	00353d00 	eorseq	r3, r5, r0, lsl #26
     87c:	00001349 	andeq	r1, r0, r9, asr #6
     880:	4900213e 	stmdbmi	r0, {r1, r2, r3, r4, r5, r8, sp}
     884:	00052f13 	andeq	r2, r5, r3, lsl pc
     888:	012e3f00 	teqeq	lr, r0, lsl #30
     88c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     890:	0b3b0b3a 	bleq	ec3580 <STACK_SIZE+0x6c3580>
     894:	13491927 	movtne	r1, #39207	; 0x9927
     898:	1301193c 	movwne	r1, #6460	; 0x193c
     89c:	05400000 	strbeq	r0, [r0, #-0]
     8a0:	00134900 	andseq	r4, r3, r0, lsl #18
     8a4:	012e4100 	teqeq	lr, r0, lsl #2
     8a8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8ac:	0b3b0b3a 	bleq	ec359c <STACK_SIZE+0x6c359c>
     8b0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     8b4:	01000000 	mrseq	r0, (UNDEF: 0)
     8b8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     8bc:	0e030b13 	vmoveq.32	d3[0], r0
     8c0:	01110e1b 	tsteq	r1, fp, lsl lr
     8c4:	17100612 			; <UNDEFINED> instruction: 0x17100612
     8c8:	24020000 	strcs	r0, [r2], #-0
     8cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8d0:	000e030b 	andeq	r0, lr, fp, lsl #6
     8d4:	00240300 	eoreq	r0, r4, r0, lsl #6
     8d8:	0b3e0b0b 	bleq	f8350c <STACK_SIZE+0x78350c>
     8dc:	00000803 	andeq	r0, r0, r3, lsl #16
     8e0:	3f002e04 	svccc	0x00002e04
     8e4:	3a0e0319 	bcc	381550 <IRQ_STACK_SIZE+0x379550>
     8e8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8ec:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     8f0:	97184006 	ldrls	r4, [r8, -r6]
     8f4:	00001942 	andeq	r1, r0, r2, asr #18
     8f8:	3f002e05 	svccc	0x00002e05
     8fc:	3a0e0319 	bcc	381568 <IRQ_STACK_SIZE+0x379568>
     900:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     904:	11134919 	tstne	r3, r9, lsl r9
     908:	40061201 	andmi	r1, r6, r1, lsl #4
     90c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     910:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     914:	03193f00 	tsteq	r9, #0, 30
     918:	3b0b3a08 	blcc	2cf140 <IRQ_STACK_SIZE+0x2c7140>
     91c:	1119270b 	tstne	r9, fp, lsl #14
     920:	40061201 	andmi	r1, r6, r1, lsl #4
     924:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     928:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     92c:	03193f01 	tsteq	r9, #1, 30
     930:	3b0b3a0e 	blcc	2cf170 <IRQ_STACK_SIZE+0x2c7170>
     934:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     938:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     93c:	97184006 	ldrls	r4, [r8, -r6]
     940:	13011942 	movwne	r1, #6466	; 0x1942
     944:	34080000 	strcc	r0, [r8], #-0
     948:	3a080300 	bcc	201550 <IRQ_STACK_SIZE+0x1f9550>
     94c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     950:	00180213 	andseq	r0, r8, r3, lsl r2
     954:	012e0900 	teqeq	lr, r0, lsl #18
     958:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     95c:	0b3b0b3a 	bleq	ec364c <STACK_SIZE+0x6c364c>
     960:	01111927 	tsteq	r1, r7, lsr #18
     964:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     968:	01194297 			; <UNDEFINED> instruction: 0x01194297
     96c:	0a000013 	beq	9c0 <ABORT_STACK_SIZE+0x5c0>
     970:	08030005 	stmdaeq	r3, {r0, r2}
     974:	0b3b0b3a 	bleq	ec3664 <STACK_SIZE+0x6c3664>
     978:	17021349 	strne	r1, [r2, -r9, asr #6]
     97c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
     980:	11010182 	smlabbne	r1, r2, r1, r0
     984:	01133101 	tsteq	r3, r1, lsl #2
     988:	0c000013 	stceq	0, cr0, [r0], {19}
     98c:	0001828a 	andeq	r8, r1, sl, lsl #5
     990:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     994:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
     998:	01018289 	smlabbeq	r1, r9, r2, r8
     99c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     9a0:	01133119 	tsteq	r3, r9, lsl r1
     9a4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     9a8:	01018289 	smlabbeq	r1, r9, r2, r8
     9ac:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     9b0:	00133119 	andseq	r3, r3, r9, lsl r1
     9b4:	012e0f00 	teqeq	lr, r0, lsl #30
     9b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9bc:	0b3b0b3a 	bleq	ec36ac <STACK_SIZE+0x6c36ac>
     9c0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	49000510 	stmdbmi	r0, {r4, r8, sl}
     9cc:	11000013 	tstne	r0, r3, lsl r0
     9d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9d4:	0b3a0e03 	bleq	e841e8 <STACK_SIZE+0x6841e8>
     9d8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9dc:	0000193c 	andeq	r1, r0, ip, lsr r9
     9e0:	01110100 	tsteq	r1, r0, lsl #2
     9e4:	0b130e25 	bleq	4c4280 <IRQ_STACK_SIZE+0x4bc280>
     9e8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     9ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9f0:	00001710 	andeq	r1, r0, r0, lsl r7
     9f4:	0b002402 	bleq	9a04 <IRQ_STACK_SIZE+0x1a04>
     9f8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9fc:	0300000e 	movweq	r0, #14
     a00:	0b0b0024 	bleq	2c0a98 <IRQ_STACK_SIZE+0x2b8a98>
     a04:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     a08:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     a0c:	03193f01 	tsteq	r9, #1, 30
     a10:	3b0b3a0e 	blcc	2cf250 <IRQ_STACK_SIZE+0x2c7250>
     a14:	2019270b 	andscs	r2, r9, fp, lsl #14
     a18:	0013010b 	andseq	r0, r3, fp, lsl #2
     a1c:	00050500 	andeq	r0, r5, r0, lsl #10
     a20:	0b3a0803 	bleq	e82a34 <STACK_SIZE+0x682a34>
     a24:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a28:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     a2c:	03193f01 	tsteq	r9, #1, 30
     a30:	3b0b3a0e 	blcc	2cf270 <IRQ_STACK_SIZE+0x2c7270>
     a34:	1119270b 	tstne	r9, fp, lsl #14
     a38:	40061201 	andmi	r1, r6, r1, lsl #4
     a3c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     a40:	00001301 	andeq	r1, r0, r1, lsl #6
     a44:	31011d07 	tstcc	r1, r7, lsl #26
     a48:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a4c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     a50:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     a54:	13310005 	teqne	r1, #5
     a58:	00000b1c 	andeq	r0, r0, ip, lsl fp
     a5c:	31012e09 	tstcc	r1, r9, lsl #28
     a60:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a64:	97184006 	ldrls	r4, [r8, -r6]
     a68:	00001942 	andeq	r1, r0, r2, asr #18
     a6c:	3100050a 	tstcc	r0, sl, lsl #10
     a70:	00170213 	andseq	r0, r7, r3, lsl r2
     a74:	11010000 	mrsne	r0, (UNDEF: 1)
     a78:	130e2501 	movwne	r2, #58625	; 0xe501
     a7c:	1b0e030b 	blne	3816b0 <IRQ_STACK_SIZE+0x3796b0>
     a80:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     a84:	00171006 	andseq	r1, r7, r6
     a88:	00240200 	eoreq	r0, r4, r0, lsl #4
     a8c:	0b3e0b0b 	bleq	f836c0 <STACK_SIZE+0x7836c0>
     a90:	00000e03 	andeq	r0, r0, r3, lsl #28
     a94:	0b002403 	bleq	9aa8 <IRQ_STACK_SIZE+0x1aa8>
     a98:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a9c:	04000008 	streq	r0, [r0], #-8
     aa0:	0b0b000f 	bleq	2c0ae4 <IRQ_STACK_SIZE+0x2b8ae4>
     aa4:	0f050000 	svceq	0x00050000
     aa8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     aac:	06000013 			; <UNDEFINED> instruction: 0x06000013
     ab0:	13490026 	movtne	r0, #36902	; 0x9026
     ab4:	13070000 	movwne	r0, #28672	; 0x7000
     ab8:	3a0b0b01 	bcc	2c36c4 <IRQ_STACK_SIZE+0x2bb6c4>
     abc:	010b3b0b 	tsteq	fp, fp, lsl #22
     ac0:	08000013 	stmdaeq	r0, {r0, r1, r4}
     ac4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     ac8:	0b3b0b3a 	bleq	ec37b8 <STACK_SIZE+0x6c37b8>
     acc:	0b381349 	bleq	e057f8 <STACK_SIZE+0x6057f8>
     ad0:	16090000 	strne	r0, [r9], -r0
     ad4:	3a0e0300 	bcc	3816dc <IRQ_STACK_SIZE+0x3796dc>
     ad8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     adc:	0a000013 	beq	b30 <ABORT_STACK_SIZE+0x730>
     ae0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ae4:	0b3a0e03 	bleq	e842f8 <STACK_SIZE+0x6842f8>
     ae8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     aec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     af0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     af4:	00130119 	andseq	r0, r3, r9, lsl r1
     af8:	00050b00 	andeq	r0, r5, r0, lsl #22
     afc:	0b3a0e03 	bleq	e84310 <STACK_SIZE+0x684310>
     b00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b04:	00001702 	andeq	r1, r0, r2, lsl #14
     b08:	0300340c 	movweq	r3, #1036	; 0x40c
     b0c:	3b0b3a08 	blcc	2cf334 <IRQ_STACK_SIZE+0x2c7334>
     b10:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b14:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     b18:	01018289 	smlabbeq	r1, r9, r2, r8
     b1c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b20:	8a0e0000 	bhi	380b28 <IRQ_STACK_SIZE+0x378b28>
     b24:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     b28:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     b2c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     b30:	03193f01 	tsteq	r9, #1, 30
     b34:	3b0b3a0e 	blcc	2cf374 <IRQ_STACK_SIZE+0x2c7374>
     b38:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     b3c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b40:	97184006 	ldrls	r4, [r8, -r6]
     b44:	13011942 	movwne	r1, #6466	; 0x1942
     b48:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     b4c:	11000182 	smlabbne	r0, r2, r1, r0
     b50:	00133101 	andseq	r3, r3, r1, lsl #2
     b54:	82891100 	addhi	r1, r9, #0, 2
     b58:	01110101 	tsteq	r1, r1, lsl #2
     b5c:	13011331 	movwne	r1, #4913	; 0x1331
     b60:	01120000 	tsteq	r2, r0
     b64:	01134901 	tsteq	r3, r1, lsl #18
     b68:	13000013 	movwne	r0, #19
     b6c:	13490021 	movtne	r0, #36897	; 0x9021
     b70:	00000b2f 	andeq	r0, r0, pc, lsr #22
     b74:	03003414 	movweq	r3, #1044	; 0x414
     b78:	3b0b3a0e 	blcc	2cf3b8 <IRQ_STACK_SIZE+0x2c73b8>
     b7c:	3f13490b 	svccc	0x0013490b
     b80:	00193c19 	andseq	r3, r9, r9, lsl ip
     b84:	012e1500 	teqeq	lr, r0, lsl #10
     b88:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b8c:	0b3b0b3a 	bleq	ec387c <STACK_SIZE+0x6c387c>
     b90:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b94:	00001301 	andeq	r1, r0, r1, lsl #6
     b98:	49000516 	stmdbmi	r0, {r1, r2, r4, r8, sl}
     b9c:	17000013 	smladne	r0, r3, r0, r0
     ba0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     ba4:	0b3a0e03 	bleq	e843b8 <STACK_SIZE+0x6843b8>
     ba8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     bac:	0000193c 	andeq	r1, r0, ip, lsr r9
     bb0:	00001818 	andeq	r1, r0, r8, lsl r8
     bb4:	012e1900 	teqeq	lr, r0, lsl #18
     bb8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bbc:	0b3b0b3a 	bleq	ec38ac <STACK_SIZE+0x6c38ac>
     bc0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     bc4:	01000000 	mrseq	r0, (UNDEF: 0)
     bc8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     bcc:	0e030b13 	vmoveq.32	d3[0], r0
     bd0:	01110e1b 	tsteq	r1, fp, lsl lr
     bd4:	17100612 			; <UNDEFINED> instruction: 0x17100612
     bd8:	24020000 	strcs	r0, [r2], #-0
     bdc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     be0:	000e030b 	andeq	r0, lr, fp, lsl #6
     be4:	00240300 	eoreq	r0, r4, r0, lsl #6
     be8:	0b3e0b0b 	bleq	f8381c <STACK_SIZE+0x78381c>
     bec:	00000803 	andeq	r0, r0, r3, lsl #16
     bf0:	0b000f04 	bleq	4808 <SVC_STACK_SIZE+0x808>
     bf4:	0013490b 	andseq	r4, r3, fp, lsl #18
     bf8:	00160500 	andseq	r0, r6, r0, lsl #10
     bfc:	0b3a0e03 	bleq	e84410 <STACK_SIZE+0x684410>
     c00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c04:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     c08:	03193f01 	tsteq	r9, #1, 30
     c0c:	3b0b3a0e 	blcc	2cf44c <IRQ_STACK_SIZE+0x2c744c>
     c10:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     c14:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c18:	97184006 	ldrls	r4, [r8, -r6]
     c1c:	13011942 	movwne	r1, #6466	; 0x1942
     c20:	05070000 	streq	r0, [r7, #-0]
     c24:	3a080300 	bcc	20182c <IRQ_STACK_SIZE+0x1f982c>
     c28:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c2c:	00170213 	andseq	r0, r7, r3, lsl r2
     c30:	00340800 	eorseq	r0, r4, r0, lsl #16
     c34:	0b3a0e03 	bleq	e84448 <STACK_SIZE+0x684448>
     c38:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c3c:	00001702 	andeq	r1, r0, r2, lsl #14
     c40:	03003409 	movweq	r3, #1033	; 0x409
     c44:	3b0b3a0e 	blcc	2cf484 <IRQ_STACK_SIZE+0x2c7484>
     c48:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c4c:	0a000018 	beq	cb4 <ABORT_STACK_SIZE+0x8b4>
     c50:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     c54:	0b3a0e03 	bleq	e84468 <STACK_SIZE+0x684468>
     c58:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c5c:	01111349 	tsteq	r1, r9, asr #6
     c60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c64:	00194297 	mulseq	r9, r7, r2
     c68:	012e0b00 	teqeq	lr, r0, lsl #22
     c6c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c70:	0b3b0b3a 	bleq	ec3960 <STACK_SIZE+0x6c3960>
     c74:	01111927 	tsteq	r1, r7, lsr #18
     c78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c7c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c80:	0c000013 	stceq	0, cr0, [r0], {19}
     c84:	08030005 	stmdaeq	r3, {r0, r2}
     c88:	0b3b0b3a 	bleq	ec3978 <STACK_SIZE+0x6c3978>
     c8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     c90:	340d0000 	strcc	r0, [sp], #-0
     c94:	3a080300 	bcc	20189c <IRQ_STACK_SIZE+0x1f989c>
     c98:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c9c:	00180213 	andseq	r0, r8, r3, lsl r2
     ca0:	00350e00 	eorseq	r0, r5, r0, lsl #28
     ca4:	00001349 	andeq	r1, r0, r9, asr #6
     ca8:	0300340f 	movweq	r3, #1039	; 0x40f
     cac:	3b0b3a0e 	blcc	2cf4ec <IRQ_STACK_SIZE+0x2c74ec>
     cb0:	3f13490b 	svccc	0x0013490b
     cb4:	00193c19 	andseq	r3, r9, r9, lsl ip
     cb8:	11010000 	mrsne	r0, (UNDEF: 1)
     cbc:	130e2501 	movwne	r2, #58625	; 0xe501
     cc0:	1b0e030b 	blne	3818f4 <IRQ_STACK_SIZE+0x3798f4>
     cc4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     cc8:	00171006 	andseq	r1, r7, r6
     ccc:	00240200 	eoreq	r0, r4, r0, lsl #4
     cd0:	0b3e0b0b 	bleq	f83904 <STACK_SIZE+0x783904>
     cd4:	00000e03 	andeq	r0, r0, r3, lsl #28
     cd8:	0b002403 	bleq	9cec <IRQ_STACK_SIZE+0x1cec>
     cdc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ce0:	04000008 	streq	r0, [r0], #-8
     ce4:	0b0b000f 	bleq	2c0d28 <IRQ_STACK_SIZE+0x2b8d28>
     ce8:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     cec:	03193f00 	tsteq	r9, #0, 30
     cf0:	3b0b3a0e 	blcc	2cf530 <IRQ_STACK_SIZE+0x2c7530>
     cf4:	2019270b 	andscs	r2, r9, fp, lsl #14
     cf8:	0600000b 	streq	r0, [r0], -fp
     cfc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d00:	0b3a0e03 	bleq	e84514 <STACK_SIZE+0x684514>
     d04:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d08:	13010b20 	movwne	r0, #6944	; 0x1b20
     d0c:	34070000 	strcc	r0, [r7], #-0
     d10:	3a080300 	bcc	201918 <IRQ_STACK_SIZE+0x1f9918>
     d14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d18:	08000013 	stmdaeq	r0, {r0, r1, r4}
     d1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d20:	0b3a0e03 	bleq	e84534 <STACK_SIZE+0x684534>
     d24:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d28:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d2c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d30:	00130119 	andseq	r0, r3, r9, lsl r1
     d34:	001d0900 	andseq	r0, sp, r0, lsl #18
     d38:	01521331 	cmpeq	r2, r1, lsr r3
     d3c:	0b581755 	bleq	1606a98 <STACK_SIZE+0xe06a98>
     d40:	00000b59 	andeq	r0, r0, r9, asr fp
     d44:	3f012e0a 	svccc	0x00012e0a
     d48:	3a0e0319 	bcc	3819b4 <IRQ_STACK_SIZE+0x3799b4>
     d4c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d50:	20134919 	andscs	r4, r3, r9, lsl r9
     d54:	0013010b 	andseq	r0, r3, fp, lsl #2
     d58:	00050b00 	andeq	r0, r5, r0, lsl #22
     d5c:	0b3a0803 	bleq	e82d70 <STACK_SIZE+0x682d70>
     d60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d64:	1d0c0000 	stcne	0, cr0, [ip, #-0]
     d68:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     d6c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     d70:	010b590b 	tsteq	fp, fp, lsl #18
     d74:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     d78:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     d7c:	340e0000 	strcc	r0, [lr], #-0
     d80:	1c133100 	ldfnes	f3, [r3], {-0}
     d84:	0f00000b 	svceq	0x0000000b
     d88:	13310034 	teqne	r1, #52	; 0x34
     d8c:	1d100000 	ldcne	0, cr0, [r0, #-0]
     d90:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     d94:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     d98:	000b590b 	andeq	r5, fp, fp, lsl #18
     d9c:	00051100 	andeq	r1, r5, r0, lsl #2
     da0:	0b1c1331 	bleq	705a6c <IRQ_STACK_SIZE+0x6fda6c>
     da4:	1d120000 	ldcne	0, cr0, [r2, #-0]
     da8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     dac:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     db0:	0005590b 	andeq	r5, r5, fp, lsl #18
     db4:	002e1300 	eoreq	r1, lr, r0, lsl #6
     db8:	01111331 	tsteq	r1, r1, lsr r3
     dbc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     dc0:	00194297 	mulseq	r9, r7, r2
     dc4:	002e1400 	eoreq	r1, lr, r0, lsl #8
     dc8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dcc:	0b3b0b3a 	bleq	ec3abc <STACK_SIZE+0x6c3abc>
     dd0:	01111927 	tsteq	r1, r7, lsr #18
     dd4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     dd8:	00194297 	mulseq	r9, r7, r2
     ddc:	012e1500 	teqeq	lr, r0, lsl #10
     de0:	01111331 	tsteq	r1, r1, lsr r3
     de4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     de8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     dec:	16000013 			; <UNDEFINED> instruction: 0x16000013
     df0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     df4:	0b3a0e03 	bleq	e84608 <STACK_SIZE+0x684608>
     df8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     dfc:	01111349 	tsteq	r1, r9, asr #6
     e00:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e04:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e08:	17000013 	smladne	r0, r3, r0, r0
     e0c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     e10:	0b3b0b3a 	bleq	ec3b00 <STACK_SIZE+0x6c3b00>
     e14:	0b1c1349 	bleq	705b40 <IRQ_STACK_SIZE+0x6fdb40>
     e18:	05180000 	ldreq	r0, [r8, #-0]
     e1c:	02133100 	andseq	r3, r3, #0, 2
     e20:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     e24:	08030005 	stmdaeq	r3, {r0, r2}
     e28:	0b3b0b3a 	bleq	ec3b18 <STACK_SIZE+0x6c3b18>
     e2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     e30:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     e34:	11010182 	smlabbne	r1, r2, r1, r0
     e38:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     e3c:	13011331 	movwne	r1, #4913	; 0x1331
     e40:	8a1b0000 	bhi	6c0e48 <IRQ_STACK_SIZE+0x6b8e48>
     e44:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     e48:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     e4c:	891c0000 	ldmdbhi	ip, {}	; <UNPREDICTABLE>
     e50:	11010182 	smlabbne	r1, r2, r1, r0
     e54:	01133101 	tsteq	r3, r1, lsl #2
     e58:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     e5c:	01018289 	smlabbeq	r1, r9, r2, r8
     e60:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     e64:	00133119 	andseq	r3, r3, r9, lsl r1
     e68:	00341e00 	eorseq	r1, r4, r0, lsl #28
     e6c:	0b3a0e03 	bleq	e84680 <STACK_SIZE+0x684680>
     e70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e74:	00001702 	andeq	r1, r0, r2, lsl #14
     e78:	31011d1f 	tstcc	r1, pc, lsl sp
     e7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     e80:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     e84:	20000005 	andcs	r0, r0, r5
     e88:	0111010b 	tsteq	r1, fp, lsl #2
     e8c:	00000612 	andeq	r0, r0, r2, lsl r6
     e90:	3f012e21 	svccc	0x00012e21
     e94:	3a0e0319 	bcc	381b00 <IRQ_STACK_SIZE+0x379b00>
     e98:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     e9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ea0:	97184006 	ldrls	r4, [r8, -r6]
     ea4:	13011942 	movwne	r1, #6466	; 0x1942
     ea8:	05220000 	streq	r0, [r2, #-0]!
     eac:	3a080300 	bcc	201ab4 <IRQ_STACK_SIZE+0x1f9ab4>
     eb0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     eb4:	00170213 	andseq	r0, r7, r3, lsl r2
     eb8:	00342300 	eorseq	r2, r4, r0, lsl #6
     ebc:	0b3a0803 	bleq	e82ed0 <STACK_SIZE+0x682ed0>
     ec0:	1349053b 	movtne	r0, #38203	; 0x953b
     ec4:	34240000 	strtcc	r0, [r4], #-0
     ec8:	3a0e0300 	bcc	381ad0 <IRQ_STACK_SIZE+0x379ad0>
     ecc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ed0:	00170213 	andseq	r0, r7, r3, lsl r2
     ed4:	000f2500 	andeq	r2, pc, r0, lsl #10
     ed8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     edc:	34260000 	strtcc	r0, [r6], #-0
     ee0:	3a0e0300 	bcc	381ae8 <IRQ_STACK_SIZE+0x379ae8>
     ee4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ee8:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     eec:	27000018 	smladcs	r0, r8, r0, r0
     ef0:	13490035 	movtne	r0, #36917	; 0x9035
     ef4:	34280000 	strtcc	r0, [r8], #-0
     ef8:	3a0e0300 	bcc	381b00 <IRQ_STACK_SIZE+0x379b00>
     efc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f00:	3c193f13 	ldccc	15, cr3, [r9], {19}
     f04:	29000019 	stmdbcs	r0, {r0, r3, r4}
     f08:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f0c:	0b3a0e03 	bleq	e84720 <STACK_SIZE+0x684720>
     f10:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f14:	1301193c 	movwne	r1, #6460	; 0x193c
     f18:	052a0000 	streq	r0, [sl, #-0]!
     f1c:	00134900 	andseq	r4, r3, r0, lsl #18
     f20:	012e2b00 	teqeq	lr, r0, lsl #22
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	0b3b0b3a 	bleq	ec3c18 <STACK_SIZE+0x6c3c18>
     f2c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     f30:	01000000 	mrseq	r0, (UNDEF: 0)
     f34:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     f38:	0e030b13 	vmoveq.32	d3[0], r0
     f3c:	01110e1b 	tsteq	r1, fp, lsl lr
     f40:	17100612 			; <UNDEFINED> instruction: 0x17100612
     f44:	24020000 	strcs	r0, [r2], #-0
     f48:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     f4c:	000e030b 	andeq	r0, lr, fp, lsl #6
     f50:	00240300 	eoreq	r0, r4, r0, lsl #6
     f54:	0b3e0b0b 	bleq	f83b88 <STACK_SIZE+0x783b88>
     f58:	00000803 	andeq	r0, r0, r3, lsl #16
     f5c:	3f012e04 	svccc	0x00012e04
     f60:	3a0e0319 	bcc	381bcc <IRQ_STACK_SIZE+0x379bcc>
     f64:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f68:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f6c:	97184006 	ldrls	r4, [r8, -r6]
     f70:	13011942 	movwne	r1, #6466	; 0x1942
     f74:	05050000 	streq	r0, [r5, #-0]
     f78:	3a0e0300 	bcc	381b80 <IRQ_STACK_SIZE+0x379b80>
     f7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f80:	00170213 	andseq	r0, r7, r3, lsl r2
     f84:	00050600 	andeq	r0, r5, r0, lsl #12
     f88:	0b3a0803 	bleq	e82f9c <STACK_SIZE+0x682f9c>
     f8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f90:	00001702 	andeq	r1, r0, r2, lsl #14
     f94:	01828907 	orreq	r8, r2, r7, lsl #18
     f98:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     f9c:	13311942 	teqne	r1, #1081344	; 0x108000
     fa0:	00001301 	andeq	r1, r0, r1, lsl #6
     fa4:	01828a08 	orreq	r8, r2, r8, lsl #20
     fa8:	91180200 	tstls	r8, r0, lsl #4
     fac:	00001842 	andeq	r1, r0, r2, asr #16
     fb0:	01828909 	orreq	r8, r2, r9, lsl #18
     fb4:	31011101 	tstcc	r1, r1, lsl #2
     fb8:	00130113 	andseq	r0, r3, r3, lsl r1
     fbc:	82890a00 	addhi	r0, r9, #0, 20
     fc0:	01110101 	tsteq	r1, r1, lsl #2
     fc4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     fc8:	0b000013 	bleq	101c <ABORT_STACK_SIZE+0xc1c>
     fcc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fd0:	0b3a0e03 	bleq	e847e4 <STACK_SIZE+0x6847e4>
     fd4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd8:	1301193c 	movwne	r1, #6460	; 0x193c
     fdc:	050c0000 	streq	r0, [ip, #-0]
     fe0:	00134900 	andseq	r4, r3, r0, lsl #18
     fe4:	012e0d00 	teqeq	lr, r0, lsl #26
     fe8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     fec:	0b3b0b3a 	bleq	ec3cdc <STACK_SIZE+0x6c3cdc>
     ff0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     ff4:	01000000 	mrseq	r0, (UNDEF: 0)
     ff8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     ffc:	0e030b13 	vmoveq.32	d3[0], r0
    1000:	01110e1b 	tsteq	r1, fp, lsl lr
    1004:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1008:	24020000 	strcs	r0, [r2], #-0
    100c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1010:	000e030b 	andeq	r0, lr, fp, lsl #6
    1014:	00240300 	eoreq	r0, r4, r0, lsl #6
    1018:	0b3e0b0b 	bleq	f83c4c <STACK_SIZE+0x783c4c>
    101c:	00000803 	andeq	r0, r0, r3, lsl #16
    1020:	0b000f04 	bleq	4c38 <SVC_STACK_SIZE+0xc38>
    1024:	0500000b 	streq	r0, [r0, #-11]
    1028:	0b0b000f 	bleq	2c106c <IRQ_STACK_SIZE+0x2b906c>
    102c:	00001349 	andeq	r1, r0, r9, asr #6
    1030:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    1034:	07000013 	smladeq	r0, r3, r0, r0
    1038:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    103c:	0b3b0b3a 	bleq	ec3d2c <STACK_SIZE+0x6c3d2c>
    1040:	00001349 	andeq	r1, r0, r9, asr #6
    1044:	03011308 	movweq	r1, #4872	; 0x1308
    1048:	3a0b0b0e 	bcc	2c3c88 <IRQ_STACK_SIZE+0x2bbc88>
    104c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1050:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1054:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1058:	0b381349 	bleq	e05d84 <STACK_SIZE+0x605d84>
    105c:	00001934 	andeq	r1, r0, r4, lsr r9
    1060:	3f012e0a 	svccc	0x00012e0a
    1064:	3a0e0319 	bcc	381cd0 <IRQ_STACK_SIZE+0x379cd0>
    1068:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    106c:	010b2019 	tsteq	fp, r9, lsl r0
    1070:	0b000013 	bleq	10c4 <ABORT_STACK_SIZE+0xcc4>
    1074:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1078:	0b3b0b3a 	bleq	ec3d68 <STACK_SIZE+0x6c3d68>
    107c:	00001349 	andeq	r1, r0, r9, asr #6
    1080:	3f002e0c 	svccc	0x00002e0c
    1084:	3a0e0319 	bcc	381cf0 <IRQ_STACK_SIZE+0x379cf0>
    1088:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    108c:	20134919 	andscs	r4, r3, r9, lsl r9
    1090:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1094:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1098:	0b3a0e03 	bleq	e848ac <STACK_SIZE+0x6848ac>
    109c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    10a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    10a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    10a8:	00130119 	andseq	r0, r3, r9, lsl r1
    10ac:	00050e00 	andeq	r0, r5, r0, lsl #28
    10b0:	0b3a0e03 	bleq	e848c4 <STACK_SIZE+0x6848c4>
    10b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10b8:	00001702 	andeq	r1, r0, r2, lsl #14
    10bc:	0300340f 	movweq	r3, #1039	; 0x40f
    10c0:	3b0b3a0e 	blcc	2cf900 <IRQ_STACK_SIZE+0x2c7900>
    10c4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10c8:	10000017 	andne	r0, r0, r7, lsl r0
    10cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    10d0:	0b3b0b3a 	bleq	ec3dc0 <STACK_SIZE+0x6c3dc0>
    10d4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    10d8:	35110000 	ldrcc	r0, [r1, #-0]
    10dc:	00134900 	andseq	r4, r3, r0, lsl #18
    10e0:	012e1200 	teqeq	lr, r0, lsl #4
    10e4:	01111331 	tsteq	r1, r1, lsr r3
    10e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10ec:	01194297 			; <UNDEFINED> instruction: 0x01194297
    10f0:	13000013 	movwne	r0, #19
    10f4:	13310005 	teqne	r1, #5
    10f8:	00001802 	andeq	r1, r0, r2, lsl #16
    10fc:	03000514 	movweq	r0, #1300	; 0x514
    1100:	3b0b3a08 	blcc	2cf928 <IRQ_STACK_SIZE+0x2c7928>
    1104:	0013490b 	andseq	r4, r3, fp, lsl #18
    1108:	00051500 	andeq	r1, r5, r0, lsl #10
    110c:	17021331 	smladxne	r2, r1, r3, r1
    1110:	1d160000 	ldcne	0, cr0, [r6, #-0]
    1114:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1118:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    111c:	000b590b 	andeq	r5, fp, fp, lsl #18
    1120:	00051700 	andeq	r1, r5, r0, lsl #14
    1124:	0b3a0803 	bleq	e83138 <STACK_SIZE+0x683138>
    1128:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    112c:	00001802 	andeq	r1, r0, r2, lsl #16
    1130:	00001818 	andeq	r1, r0, r8, lsl r8
    1134:	00341900 	eorseq	r1, r4, r0, lsl #18
    1138:	0b3a0803 	bleq	e8314c <STACK_SIZE+0x68314c>
    113c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1140:	00001802 	andeq	r1, r0, r2, lsl #16
    1144:	31011d1a 	tstcc	r1, sl, lsl sp
    1148:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    114c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1150:	0013010b 	andseq	r0, r3, fp, lsl #2
    1154:	82891b00 	addhi	r1, r9, #0, 22
    1158:	01110101 	tsteq	r1, r1, lsl #2
    115c:	00001331 	andeq	r1, r0, r1, lsr r3
    1160:	01828a1c 	orreq	r8, r2, ip, lsl sl
    1164:	91180200 	tstls	r8, r0, lsl #4
    1168:	00001842 	andeq	r1, r0, r2, asr #16
    116c:	4901011d 	stmdbmi	r1, {r0, r2, r3, r4, r8}
    1170:	00130113 	andseq	r0, r3, r3, lsl r1
    1174:	00211e00 	eoreq	r1, r1, r0, lsl #28
    1178:	0b2f1349 	bleq	bc5ea4 <STACK_SIZE+0x3c5ea4>
    117c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1180:	11133100 	tstne	r3, r0, lsl #2
    1184:	40061201 	andmi	r1, r6, r1, lsl #4
    1188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    118c:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    1190:	03193f00 	tsteq	r9, #0, 30
    1194:	3b0b3a0e 	blcc	2cf9d4 <IRQ_STACK_SIZE+0x2c79d4>
    1198:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    119c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    11a0:	97184006 	ldrls	r4, [r8, -r6]
    11a4:	00001942 	andeq	r1, r0, r2, asr #18
    11a8:	03000521 	movweq	r0, #1313	; 0x521
    11ac:	3b0b3a08 	blcc	2cf9d4 <IRQ_STACK_SIZE+0x2c79d4>
    11b0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    11b4:	22000017 	andcs	r0, r0, #23
    11b8:	01018289 	smlabbeq	r1, r9, r2, r8
    11bc:	13310111 	teqne	r1, #1073741828	; 0x40000004
    11c0:	00001301 	andeq	r1, r0, r1, lsl #6
    11c4:	01828923 	orreq	r8, r2, r3, lsr #18
    11c8:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    11cc:	13311942 	teqne	r1, #1081344	; 0x108000
    11d0:	00001301 	andeq	r1, r0, r1, lsl #6
    11d4:	01828924 	orreq	r8, r2, r4, lsr #18
    11d8:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    11dc:	13311942 	teqne	r1, #1081344	; 0x108000
    11e0:	34250000 	strtcc	r0, [r5], #-0
    11e4:	3a0e0300 	bcc	381dec <IRQ_STACK_SIZE+0x379dec>
    11e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11ec:	26000013 			; <UNDEFINED> instruction: 0x26000013
    11f0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <STACK_SIZE+0x6c3ee4>
    11f8:	00001349 	andeq	r1, r0, r9, asr #6
    11fc:	31003427 	tstcc	r0, r7, lsr #8
    1200:	00170213 	andseq	r0, r7, r3, lsl r2
    1204:	00342800 	eorseq	r2, r4, r0, lsl #16
    1208:	00001331 	andeq	r1, r0, r1, lsr r3
    120c:	31001d29 	tstcc	r0, r9, lsr #26
    1210:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1214:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1218:	2a00000b 	bcs	124c <ABORT_STACK_SIZE+0xe4c>
    121c:	13310005 	teqne	r1, #5
    1220:	1d2b0000 	stcne	0, cr0, [fp, #-0]
    1224:	11133101 	tstne	r3, r1, lsl #2
    1228:	58061201 	stmdapl	r6, {r0, r9, ip}
    122c:	010b590b 	tsteq	fp, fp, lsl #18
    1230:	2c000013 	stccs	0, cr0, [r0], {19}
    1234:	13310005 	teqne	r1, #5
    1238:	00000b1c 	andeq	r0, r0, ip, lsl fp
    123c:	3f012e2d 	svccc	0x00012e2d
    1240:	3a0e0319 	bcc	381eac <IRQ_STACK_SIZE+0x379eac>
    1244:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1248:	11134919 	tstne	r3, r9, lsl r9
    124c:	40061201 	andmi	r1, r6, r1, lsl #4
    1250:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1254:	00001301 	andeq	r1, r0, r1, lsl #6
    1258:	0300342e 	movweq	r3, #1070	; 0x42e
    125c:	3b0b3a08 	blcc	2cfa84 <IRQ_STACK_SIZE+0x2c7a84>
    1260:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1264:	2f000017 	svccs	0x00000017
    1268:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    126c:	34300000 	ldrtcc	r0, [r0], #-0
    1270:	3a0e0300 	bcc	381e78 <IRQ_STACK_SIZE+0x379e78>
    1274:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1278:	3c193f13 	ldccc	15, cr3, [r9], {19}
    127c:	31000019 	tstcc	r0, r9, lsl r0
    1280:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1284:	0b3a0e03 	bleq	e84a98 <STACK_SIZE+0x684a98>
    1288:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    128c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1290:	00001301 	andeq	r1, r0, r1, lsl #6
    1294:	49000532 	stmdbmi	r0, {r1, r4, r5, r8, sl}
    1298:	33000013 	movwcc	r0, #19
    129c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    12a0:	0b3a0e03 	bleq	e84ab4 <STACK_SIZE+0x684ab4>
    12a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    12a8:	1301193c 	movwne	r1, #6460	; 0x193c
    12ac:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
    12b0:	03193f01 	tsteq	r9, #1, 30
    12b4:	3b0b3a0e 	blcc	2cfaf4 <IRQ_STACK_SIZE+0x2c7af4>
    12b8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    12bc:	00193c13 	andseq	r3, r9, r3, lsl ip
    12c0:	11010000 	mrsne	r0, (UNDEF: 1)
    12c4:	11061000 	mrsne	r1, (UNDEF: 6)
    12c8:	03011201 	movweq	r1, #4609	; 0x1201
    12cc:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    12d0:	00051308 	andeq	r1, r5, r8, lsl #6
    12d4:	11010000 	mrsne	r0, (UNDEF: 1)
    12d8:	11061000 	mrsne	r1, (UNDEF: 6)
    12dc:	03011201 	movweq	r1, #4609	; 0x1201
    12e0:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    12e4:	00051308 	andeq	r1, r5, r8, lsl #6
    12e8:	11010000 	mrsne	r0, (UNDEF: 1)
    12ec:	11061000 	mrsne	r1, (UNDEF: 6)
    12f0:	03011201 	movweq	r1, #4609	; 0x1201
    12f4:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    12f8:	00051308 	andeq	r1, r5, r8, lsl #6
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
       4:	00000304 	andeq	r0, r0, r4, lsl #6
       8:	04500001 	ldrbeq	r0, [r0], #-1
       c:	28000003 	stmdacs	r0, {r0, r1}
      10:	01000003 	tsteq	r0, r3
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	02f00000 	rscseq	r0, r0, #0
      20:	03080000 	movweq	r0, #32768	; 0x8000
      24:	00010000 	andeq	r0, r1, r0
      28:	00030851 	andeq	r0, r3, r1, asr r8
      2c:	00031300 	andeq	r1, r3, r0, lsl #6
      30:	52000100 	andpl	r0, r0, #0, 2
      34:	00000313 	andeq	r0, r0, r3, lsl r3
      38:	00000328 	andeq	r0, r0, r8, lsr #6
      3c:	01f30004 	mvnseq	r0, r4
      40:	00009f51 	andeq	r9, r0, r1, asr pc
      44:	00000000 	andeq	r0, r0, r0
      48:	03280000 	teqeq	r8, #0
      4c:	03380000 	teqeq	r8, #0
      50:	00010000 	andeq	r0, r1, r0
      54:	00033850 	andeq	r3, r3, r0, asr r8
      58:	00034f00 	andeq	r4, r3, r0, lsl #30
      5c:	53000100 	movwpl	r0, #256	; 0x100
      60:	0000034f 	andeq	r0, r0, pc, asr #6
      64:	0000039c 	muleq	r0, ip, r3
      68:	01f30004 	mvnseq	r0, r4
      6c:	00009f50 	andeq	r9, r0, r0, asr pc
      70:	00000000 	andeq	r0, r0, r0
      74:	03280000 	teqeq	r8, #0
      78:	03480000 	movteq	r0, #32768	; 0x8000
      7c:	00010000 	andeq	r0, r1, r0
      80:	00034851 	andeq	r4, r3, r1, asr r8
      84:	00034f00 	andeq	r4, r3, r0, lsl #30
      88:	52000100 	andpl	r0, r0, #0, 2
      8c:	0000034f 	andeq	r0, r0, pc, asr #6
      90:	0000039c 	muleq	r0, ip, r3
      94:	01f30004 	mvnseq	r0, r4
      98:	00009f51 	andeq	r9, r0, r1, asr pc
      9c:	00000000 	andeq	r0, r0, r0
      a0:	037c0000 	cmneq	ip, #0
      a4:	03840000 	orreq	r0, r4, #0
      a8:	000c0000 	andeq	r0, ip, r0
      ac:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
      b0:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
      b4:	9f220071 	svcls	0x00220071
      b8:	00000384 	andeq	r0, r0, r4, lsl #7
      bc:	00000390 	muleq	r0, r0, r3
      c0:	0073000e 	rsbseq	r0, r3, lr
      c4:	00731a3f 	rsbseq	r1, r3, pc, lsr sl
      c8:	1a31253a 	bne	c495b8 <STACK_SIZE+0x4495b8>
      cc:	9f222434 	svcls	0x00222434
	...
      d8:	0000037c 	andeq	r0, r0, ip, ror r3
      dc:	00000390 	muleq	r0, r0, r3
      e0:	00730007 	rsbseq	r0, r3, r7
      e4:	1a3f2534 	bne	fc95bc <STACK_SIZE+0x7c95bc>
      e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      ec:	00000000 	andeq	r0, r0, r0
      f0:	00037c00 	andeq	r7, r3, r0, lsl #24
      f4:	00039000 	andeq	r9, r3, r0
      f8:	73000700 	movwvc	r0, #1792	; 0x700
      fc:	31253a00 	teqcc	r5, r0, lsl #20
     100:	00009f1a 	andeq	r9, r0, sl, lsl pc
     104:	00000000 	andeq	r0, r0, r0
     108:	037c0000 	cmneq	ip, #0
     10c:	03900000 	orrseq	r0, r0, #0
     110:	00070000 	andeq	r0, r7, r0
     114:	253b0073 	ldrcs	r0, [fp, #-115]!	; 0xffffff8d
     118:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     11c:	00000000 	andeq	r0, r0, r0
     120:	6c000000 	stcvs	0, cr0, [r0], {-0}
     124:	70000003 	andvc	r0, r0, r3
     128:	01000003 	tsteq	r0, r3
     12c:	03705000 	cmneq	r0, #0
     130:	037c0000 	cmneq	ip, #0
     134:	00010000 	andeq	r0, r1, r0
     138:	00037c53 	andeq	r7, r3, r3, asr ip
     13c:	00039000 	andeq	r9, r3, r0
     140:	73000700 	movwvc	r0, #1792	; 0x700
     144:	31253c00 	teqcc	r5, r0, lsl #24
     148:	00009f1a 	andeq	r9, r0, sl, lsl pc
     14c:	00000000 	andeq	r0, r0, r0
     150:	039c0000 	orrseq	r0, ip, #0
     154:	03a80000 			; <UNDEFINED> instruction: 0x03a80000
     158:	00010000 	andeq	r0, r1, r0
     15c:	0003a850 	andeq	sl, r3, r0, asr r8
     160:	0003bf00 	andeq	fp, r3, r0, lsl #30
     164:	53000100 	movwpl	r0, #256	; 0x100
     168:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
     16c:	000003fc 	strdeq	r0, [r0], -ip
     170:	01f30004 	mvnseq	r0, r4
     174:	00009f50 	andeq	r9, r0, r0, asr pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	039c0000 	orrseq	r0, ip, #0
     180:	03b40000 			; <UNDEFINED> instruction: 0x03b40000
     184:	00010000 	andeq	r0, r1, r0
     188:	0003b451 	andeq	fp, r3, r1, asr r4
     18c:	0003bf00 	andeq	fp, r3, r0, lsl #30
     190:	52000100 	andpl	r0, r0, #0, 2
     194:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
     198:	000003fc 	strdeq	r0, [r0], -ip
     19c:	01f30004 	mvnseq	r0, r4
     1a0:	00009f51 	andeq	r9, r0, r1, asr pc
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	03e40000 	mvneq	r0, #0
     1ac:	03f00000 	mvnseq	r0, #0
     1b0:	000c0000 	andeq	r0, ip, r0
     1b4:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     1b8:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     1bc:	9f220073 	svcls	0x00220073
	...
     1c8:	000003e4 	andeq	r0, r0, r4, ror #7
     1cc:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1d0:	00720007 	rsbseq	r0, r2, r7
     1d4:	1a31253a 	bne	c496c4 <STACK_SIZE+0x4496c4>
     1d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	0003dc00 	andeq	sp, r3, r0, lsl #24
     1e4:	0003e000 	andeq	lr, r3, r0
     1e8:	50000100 	andpl	r0, r0, r0, lsl #2
     1ec:	000003e0 	andeq	r0, r0, r0, ror #7
     1f0:	000003e4 	andeq	r0, r0, r4, ror #7
     1f4:	e4520001 	ldrb	r0, [r2], #-1
     1f8:	f0000003 			; <UNDEFINED> instruction: 0xf0000003
     1fc:	07000003 	streq	r0, [r0, -r3]
     200:	3c007200 	sfmcc	f7, 4, [r0], {-0}
     204:	9f1a3125 	svcls	0x001a3125
	...
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	9f300002 	svcls	0x00300002
     21c:	0000001c 	andeq	r0, r0, ip, lsl r0
     220:	0000005c 	andeq	r0, r0, ip, asr r0
     224:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     228:	cc000000 	stcgt	0, cr0, [r0], {-0}
     22c:	03000000 	movweq	r0, #0
     230:	9f787300 	svcls	0x00787300
     234:	000000cc 	andeq	r0, r0, ip, asr #1
     238:	000000e0 	andeq	r0, r0, r0, ror #1
     23c:	e0530001 	subs	r0, r3, r1
     240:	ec000000 	stc	0, cr0, [r0], {-0}
     244:	03000000 	movweq	r0, #0
     248:	9f7f7300 	svcls	0x007f7300
     24c:	000000ec 	andeq	r0, r0, ip, ror #1
     250:	000000fc 	strdeq	r0, [r0], -ip
     254:	00530001 	subseq	r0, r3, r1
	...
     260:	1c000000 	stcne	0, cr0, [r0], {-0}
     264:	04000000 	streq	r0, [r0], #-0
     268:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
     26c:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     270:	0000bc00 	andeq	fp, r0, r0, lsl #24
     274:	72000300 	andvc	r0, r0, #0, 6
     278:	00bc9f64 	adcseq	r9, ip, r4, ror #30
     27c:	00cc0000 	sbceq	r0, ip, r0
     280:	00030000 	andeq	r0, r3, r0
     284:	d89f6471 	ldmle	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     288:	00000000 	andeq	r0, r0, r0
     28c:	01000001 	tsteq	r0, r1
     290:	00005100 	andeq	r5, r0, r0, lsl #2
     294:	00000000 	andeq	r0, r0, r0
     298:	01000000 	mrseq	r0, (UNDEF: 0)
     29c:	01080000 	mrseq	r0, (UNDEF: 8)
     2a0:	00010000 	andeq	r0, r1, r0
     2a4:	00010853 	andeq	r0, r1, r3, asr r8
     2a8:	00019000 	andeq	r9, r1, r0
     2ac:	73000300 	movwvc	r0, #768	; 0x300
     2b0:	01b49f78 			; <UNDEFINED> instruction: 0x01b49f78
     2b4:	01c80000 	biceq	r0, r8, r0
     2b8:	00010000 	andeq	r0, r1, r0
     2bc:	0001c853 	andeq	ip, r1, r3, asr r8
     2c0:	0001dc00 	andeq	sp, r1, r0, lsl #24
     2c4:	73000300 	movwvc	r0, #768	; 0x300
     2c8:	01dc9f7f 	bicseq	r9, ip, pc, ror pc
     2cc:	01e80000 	mvneq	r0, r0
     2d0:	00010000 	andeq	r0, r1, r0
     2d4:	00000053 	andeq	r0, r0, r3, asr r0
     2d8:	00000000 	andeq	r0, r0, r0
     2dc:	00010000 	andeq	r0, r1, r0
     2e0:	00019000 	andeq	r9, r1, r0
     2e4:	72000300 	andvc	r0, r0, #0, 6
     2e8:	01909f64 	orrseq	r9, r0, r4, ror #30
     2ec:	01980000 	orrseq	r0, r8, r0
     2f0:	00030000 	andeq	r0, r3, r0
     2f4:	989f6872 	ldmls	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
     2f8:	a0000001 	andge	r0, r0, r1
     2fc:	03000001 	movweq	r0, #1
     300:	9f6c7200 	svcls	0x006c7200
     304:	000001a0 	andeq	r0, r0, r0, lsr #3
     308:	000001a4 	andeq	r0, r0, r4, lsr #3
     30c:	70720003 	rsbsvc	r0, r2, r3
     310:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     314:	0001a800 	andeq	sl, r1, r0, lsl #16
     318:	71000300 	mrsvc	r0, LR_irq
     31c:	01c09f70 	biceq	r9, r0, r0, ror pc
     320:	01ec0000 	mvneq	r0, r0
     324:	00010000 	andeq	r0, r1, r0
     328:	00000051 	andeq	r0, r0, r1, asr r0
     32c:	00000000 	andeq	r0, r0, r0
     330:	0001ec00 	andeq	lr, r1, r0, lsl #24
     334:	00022800 	andeq	r2, r2, r0, lsl #16
     338:	53000100 	movwpl	r0, #256	; 0x100
     33c:	00000228 	andeq	r0, r0, r8, lsr #4
     340:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     344:	78730003 	ldmdavc	r3!, {r0, r1}^
     348:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     34c:	0002cc00 	andeq	ip, r2, r0, lsl #24
     350:	53000100 	movwpl	r0, #256	; 0x100
     354:	000002cc 	andeq	r0, r0, ip, asr #5
     358:	000002e0 	andeq	r0, r0, r0, ror #5
     35c:	7f730003 	svcvc	0x00730003
     360:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     364:	0002f800 	andeq	pc, r2, r0, lsl #16
     368:	53000100 	movwpl	r0, #256	; 0x100
	...
     374:	000001ec 	andeq	r0, r0, ip, ror #3
     378:	000002a8 	andeq	r0, r0, r8, lsr #5
     37c:	64720003 	ldrbtvs	r0, [r2], #-3
     380:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     384:	0002b400 	andeq	fp, r2, r0, lsl #8
     388:	71000300 	mrsvc	r0, LR_irq
     38c:	02c49f64 	sbceq	r9, r4, #100, 30	; 0x190
     390:	02f80000 	rscseq	r0, r8, #0
     394:	00010000 	andeq	r0, r1, r0
     398:	00000051 	andeq	r0, r0, r1, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	0002f800 	andeq	pc, r2, r0, lsl #16
     3a4:	00030000 	andeq	r0, r3, r0
     3a8:	51000100 	mrspl	r0, (UNDEF: 16)
     3ac:	00000300 	andeq	r0, r0, r0, lsl #6
     3b0:	00000310 	andeq	r0, r0, r0, lsl r3
     3b4:	7f710003 	svcvc	0x00710003
     3b8:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     3bc:	00032000 	andeq	r2, r3, r0
     3c0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     3cc:	000002f8 	strdeq	r0, [r0], -r8
     3d0:	0000032c 	andeq	r0, r0, ip, lsr #6
     3d4:	00520001 	subseq	r0, r2, r1
     3d8:	00000000 	andeq	r0, r0, r0
     3dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     3e0:	30000003 	andcc	r0, r0, r3
     3e4:	02000003 	andeq	r0, r0, #3
     3e8:	309f3000 	addscc	r3, pc, r0
     3ec:	44000003 	strmi	r0, [r0], #-3
     3f0:	02000008 	andeq	r0, r0, #8
     3f4:	009f3100 	addseq	r3, pc, r0, lsl #2
     3f8:	00000000 	andeq	r0, r0, r0
     3fc:	30000000 	andcc	r0, r0, r0
     400:	38000003 	stmdacc	r0, {r0, r1}
     404:	02000003 	andeq	r0, r0, #3
     408:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
     40c:	40000003 	andmi	r0, r0, r3
     410:	01000003 	tsteq	r0, r3
     414:	03405300 	movteq	r5, #768	; 0x300
     418:	03cc0000 	biceq	r0, ip, #0
     41c:	00030000 	andeq	r0, r3, r0
     420:	f09f7873 			; <UNDEFINED> instruction: 0xf09f7873
     424:	04000003 	streq	r0, [r0], #-3
     428:	01000004 	tsteq	r0, r4
     42c:	04045300 	streq	r5, [r4], #-768	; 0xfffffd00
     430:	04180000 	ldreq	r0, [r8], #-0
     434:	00030000 	andeq	r0, r3, r0
     438:	189f7f73 	ldmne	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
     43c:	24000004 	strcs	r0, [r0], #-4
     440:	01000004 	tsteq	r0, r4
     444:	00005300 	andeq	r5, r0, r0, lsl #6
     448:	00000000 	andeq	r0, r0, r0
     44c:	03300000 	teqeq	r0, #0
     450:	03380000 	teqeq	r8, #0
     454:	00060000 	andeq	r0, r6, r0
     458:	0011040c 	andseq	r0, r1, ip, lsl #8
     45c:	03389f44 	teqeq	r8, #68, 30	; 0x110
     460:	03cc0000 	biceq	r0, ip, #0
     464:	00030000 	andeq	r0, r3, r0
     468:	cc9f6472 	cfldrsgt	mvf6, [pc], {114}	; 0x72
     46c:	d4000003 	strle	r0, [r0], #-3
     470:	03000003 	movweq	r0, #3
     474:	9f687200 	svcls	0x00687200
     478:	000003d4 	ldrdeq	r0, [r0], -r4
     47c:	000003d8 	ldrdeq	r0, [r0], -r8
     480:	6c720003 	ldclvs	0, cr0, [r2], #-12
     484:	0003d89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     488:	0003e000 	andeq	lr, r3, r0
     48c:	72000300 	andvc	r0, r0, #0, 6
     490:	03e09f70 	mvneq	r9, #112, 30	; 0x1c0
     494:	03e40000 	mvneq	r0, #0
     498:	00030000 	andeq	r0, r3, r0
     49c:	e49f7472 	ldr	r7, [pc], #1138	; 4a4 <ABORT_STACK_SIZE+0xa4>
     4a0:	e8000003 	stmda	r0, {r0, r1}
     4a4:	03000003 	movweq	r0, #3
     4a8:	9f747100 	svcls	0x00747100
     4ac:	000003fc 	strdeq	r0, [r0], -ip
     4b0:	00000460 	andeq	r0, r0, r0, ror #8
     4b4:	00510001 	subseq	r0, r1, r1
     4b8:	00000000 	andeq	r0, r0, r0
     4bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     4c0:	1c000006 	stcne	0, cr0, [r0], {6}
     4c4:	02000006 	andeq	r0, r0, #6
     4c8:	1c9f3000 	ldcne	0, cr3, [pc], {0}
     4cc:	20000006 	andcs	r0, r0, r6
     4d0:	02000006 	andeq	r0, r0, #6
     4d4:	209f3100 	addscs	r3, pc, r0, lsl #2
     4d8:	24000006 	strcs	r0, [r0], #-6
     4dc:	02000006 	andeq	r0, r0, #6
     4e0:	249f3200 	ldrcs	r3, [pc], #512	; 4e8 <ABORT_STACK_SIZE+0xe8>
     4e4:	28000006 	stmdacs	r0, {r1, r2}
     4e8:	02000006 	andeq	r0, r0, #6
     4ec:	289f3300 	ldmcs	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     4f0:	44000006 	strmi	r0, [r0], #-6
     4f4:	02000008 	andeq	r0, r0, #8
     4f8:	009f3400 	addseq	r3, pc, r0, lsl #8
     4fc:	00000000 	andeq	r0, r0, r0
     500:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     504:	1c000006 	stcne	0, cr0, [r0], {6}
     508:	06000006 	streq	r0, [r0], -r6
     50c:	13540c00 	cmpne	r4, #0, 24
     510:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
     514:	20000006 	andcs	r0, r0, r6
     518:	06000006 	streq	r0, [r0], -r6
     51c:	13580c00 	cmpne	r8, #0, 24
     520:	209f4400 	addscs	r4, pc, r0, lsl #8
     524:	24000006 	strcs	r0, [r0], #-6
     528:	06000006 	streq	r0, [r0], -r6
     52c:	135c0c00 	cmpne	ip, #0, 24
     530:	249f4400 	ldrcs	r4, [pc], #1024	; 538 <ABORT_STACK_SIZE+0x138>
     534:	44000006 	strmi	r0, [r0], #-6
     538:	06000008 	streq	r0, [r0], -r8
     53c:	13600c00 	cmnne	r0, #0, 24
     540:	009f4400 	addseq	r4, pc, r0, lsl #8
     544:	00000000 	andeq	r0, r0, r0
     548:	20000000 	andcs	r0, r0, r0
     54c:	6c000004 	stcvs	0, cr0, [r0], {4}
     550:	02000004 	andeq	r0, r0, #4
     554:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
     558:	a4000004 	strge	r0, [r0], #-4
     55c:	02000004 	andeq	r0, r0, #4
     560:	a49f3100 	ldrge	r3, [pc], #256	; 568 <ABORT_STACK_SIZE+0x168>
     564:	e8000004 	stmda	r0, {r2}
     568:	02000004 	andeq	r0, r0, #4
     56c:	e89f3200 	ldm	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     570:	44000004 	strmi	r0, [r0], #-4
     574:	02000008 	andeq	r0, r0, #8
     578:	009f3400 	addseq	r3, pc, r0, lsl #8
     57c:	00000000 	andeq	r0, r0, r0
     580:	20000000 	andcs	r0, r0, r0
     584:	6c000004 	stcvs	0, cr0, [r0], {4}
     588:	06000004 	streq	r0, [r0], -r4
     58c:	12c40c00 	sbcne	r0, r4, #0, 24
     590:	6c9f4400 	cfldrsvs	mvf4, [pc], {0}
     594:	a4000004 	strge	r0, [r0], #-4
     598:	06000004 	streq	r0, [r0], -r4
     59c:	12c80c00 	sbcne	r0, r8, #0, 24
     5a0:	a49f4400 	ldrge	r4, [pc], #1024	; 5a8 <ABORT_STACK_SIZE+0x1a8>
     5a4:	e8000004 	stmda	r0, {r2}
     5a8:	06000004 	streq	r0, [r0], -r4
     5ac:	12cc0c00 	sbcne	r0, ip, #0, 24
     5b0:	e89f4400 	ldm	pc, {sl, lr}	; <UNPREDICTABLE>
     5b4:	44000004 	strmi	r0, [r0], #-4
     5b8:	06000008 	streq	r0, [r0], -r8
     5bc:	12d00c00 	sbcsne	r0, r0, #0, 24
     5c0:	009f4400 	addseq	r4, pc, r0, lsl #8
     5c4:	00000000 	andeq	r0, r0, r0
     5c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     5cc:	ec000004 	stc	0, cr0, [r0], {4}
     5d0:	02000004 	andeq	r0, r0, #4
     5d4:	ec9f3000 	ldc	0, cr3, [pc], {0}
     5d8:	44000004 	strmi	r0, [r0], #-4
     5dc:	02000008 	andeq	r0, r0, #8
     5e0:	009f3400 	addseq	r3, pc, r0, lsl #8
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     5ec:	ec000004 	stc	0, cr0, [r0], {4}
     5f0:	06000004 	streq	r0, [r0], -r4
     5f4:	12d40c00 	sbcsne	r0, r4, #0, 24
     5f8:	ec9f4400 	cfldrs	mvf4, [pc], {0}
     5fc:	44000004 	strmi	r0, [r0], #-4
     600:	06000008 	streq	r0, [r0], -r8
     604:	12e00c00 	rscne	r0, r0, #0, 24
     608:	009f4400 	addseq	r4, pc, r0, lsl #8
     60c:	00000000 	andeq	r0, r0, r0
     610:	ec000000 	stc	0, cr0, [r0], {-0}
     614:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     618:	02000004 	andeq	r0, r0, #4
     61c:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
     620:	fc000004 	stc2	0, cr0, [r0], {4}
     624:	02000004 	andeq	r0, r0, #4
     628:	fc9f3200 	ldc2	2, cr3, [pc], {0}
     62c:	44000004 	strmi	r0, [r0], #-4
     630:	02000008 	andeq	r0, r0, #8
     634:	009f3400 	addseq	r3, pc, r0, lsl #8
     638:	00000000 	andeq	r0, r0, r0
     63c:	ec000000 	stc	0, cr0, [r0], {-0}
     640:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     644:	06000004 	streq	r0, [r0], -r4
     648:	12e40c00 	rscne	r0, r4, #0, 24
     64c:	f49f4400 			; <UNDEFINED> instruction: 0xf49f4400
     650:	fc000004 	stc2	0, cr0, [r0], {4}
     654:	06000004 	streq	r0, [r0], -r4
     658:	12ec0c00 	rscne	r0, ip, #0, 24
     65c:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     660:	44000004 	strmi	r0, [r0], #-4
     664:	06000008 	streq	r0, [r0], -r8
     668:	12f00c00 	rscsne	r0, r0, #0, 24
     66c:	009f4400 	addseq	r4, pc, r0, lsl #8
     670:	00000000 	andeq	r0, r0, r0
     674:	fc000000 	stc2	0, cr0, [r0], {-0}
     678:	44000004 	strmi	r0, [r0], #-4
     67c:	02000005 	andeq	r0, r0, #5
     680:	449f3100 	ldrmi	r3, [pc], #256	; 688 <ABORT_STACK_SIZE+0x288>
     684:	4c000005 	stcmi	0, cr0, [r0], {5}
     688:	02000005 	andeq	r0, r0, #5
     68c:	4c9f3200 	lfmmi	f3, 4, [pc], {0}
     690:	54000005 	strpl	r0, [r0], #-5
     694:	02000005 	andeq	r0, r0, #5
     698:	549f3300 	ldrpl	r3, [pc], #768	; 6a0 <ABORT_STACK_SIZE+0x2a0>
     69c:	44000005 	strmi	r0, [r0], #-5
     6a0:	02000008 	andeq	r0, r0, #8
     6a4:	009f3400 	addseq	r3, pc, r0, lsl #8
     6a8:	00000000 	andeq	r0, r0, r0
     6ac:	fc000000 	stc2	0, cr0, [r0], {-0}
     6b0:	44000004 	strmi	r0, [r0], #-4
     6b4:	06000005 	streq	r0, [r0], -r5
     6b8:	12f80c00 	rscsne	r0, r8, #0, 24
     6bc:	449f4400 	ldrmi	r4, [pc], #1024	; 6c4 <ABORT_STACK_SIZE+0x2c4>
     6c0:	4c000005 	stcmi	0, cr0, [r0], {5}
     6c4:	06000005 	streq	r0, [r0], -r5
     6c8:	12fc0c00 	rscsne	r0, ip, #0, 24
     6cc:	4c9f4400 	cfldrsmi	mvf4, [pc], {0}
     6d0:	44000005 	strmi	r0, [r0], #-5
     6d4:	06000008 	streq	r0, [r0], -r8
     6d8:	13000c00 	movwne	r0, #3072	; 0xc00
     6dc:	009f4400 	addseq	r4, pc, r0, lsl #8
     6e0:	00000000 	andeq	r0, r0, r0
     6e4:	54000000 	strpl	r0, [r0], #-0
     6e8:	5c000005 	stcpl	0, cr0, [r0], {5}
     6ec:	02000005 	andeq	r0, r0, #5
     6f0:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
     6f4:	64000005 	strvs	r0, [r0], #-5
     6f8:	02000005 	andeq	r0, r0, #5
     6fc:	649f3100 	ldrvs	r3, [pc], #256	; 704 <ABORT_STACK_SIZE+0x304>
     700:	74000005 	strvc	r0, [r0], #-5
     704:	02000005 	andeq	r0, r0, #5
     708:	749f3300 	ldrvc	r3, [pc], #768	; 710 <ABORT_STACK_SIZE+0x310>
     70c:	44000005 	strmi	r0, [r0], #-5
     710:	02000008 	andeq	r0, r0, #8
     714:	009f3400 	addseq	r3, pc, r0, lsl #8
     718:	00000000 	andeq	r0, r0, r0
     71c:	54000000 	strpl	r0, [r0], #-0
     720:	5c000005 	stcpl	0, cr0, [r0], {5}
     724:	06000005 	streq	r0, [r0], -r5
     728:	13040c00 	movwne	r0, #19456	; 0x4c00
     72c:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
     730:	64000005 	strvs	r0, [r0], #-5
     734:	06000005 	streq	r0, [r0], -r5
     738:	13080c00 	movwne	r0, #35840	; 0x8c00
     73c:	649f4400 	ldrvs	r4, [pc], #1024	; 744 <ABORT_STACK_SIZE+0x344>
     740:	44000005 	strmi	r0, [r0], #-5
     744:	06000008 	streq	r0, [r0], -r8
     748:	13100c00 	tstne	r0, #0, 24
     74c:	009f4400 	addseq	r4, pc, r0, lsl #8
     750:	00000000 	andeq	r0, r0, r0
     754:	74000000 	strvc	r0, [r0], #-0
     758:	7c000005 	stcvc	0, cr0, [r0], {5}
     75c:	02000005 	andeq	r0, r0, #5
     760:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     764:	84000005 	strhi	r0, [r0], #-5
     768:	02000005 	andeq	r0, r0, #5
     76c:	849f3100 	ldrhi	r3, [pc], #256	; 774 <ABORT_STACK_SIZE+0x374>
     770:	8c000005 	stchi	0, cr0, [r0], {5}
     774:	02000005 	andeq	r0, r0, #5
     778:	8c9f3200 	lfmhi	f3, 4, [pc], {0}
     77c:	c4000005 	strgt	r0, [r0], #-5
     780:	02000005 	andeq	r0, r0, #5
     784:	c49f3300 	ldrgt	r3, [pc], #768	; 78c <ABORT_STACK_SIZE+0x38c>
     788:	44000005 	strmi	r0, [r0], #-5
     78c:	02000008 	andeq	r0, r0, #8
     790:	009f3400 	addseq	r3, pc, r0, lsl #8
     794:	00000000 	andeq	r0, r0, r0
     798:	74000000 	strvc	r0, [r0], #-0
     79c:	7c000005 	stcvc	0, cr0, [r0], {5}
     7a0:	06000005 	streq	r0, [r0], -r5
     7a4:	13140c00 	tstne	r4, #0, 24
     7a8:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
     7ac:	84000005 	strhi	r0, [r0], #-5
     7b0:	06000005 	streq	r0, [r0], -r5
     7b4:	13180c00 	tstne	r8, #0, 24
     7b8:	849f4400 	ldrhi	r4, [pc], #1024	; 7c0 <ABORT_STACK_SIZE+0x3c0>
     7bc:	8c000005 	stchi	0, cr0, [r0], {5}
     7c0:	06000005 	streq	r0, [r0], -r5
     7c4:	131c0c00 	tstne	ip, #0, 24
     7c8:	8c9f4400 	cfldrshi	mvf4, [pc], {0}
     7cc:	44000005 	strmi	r0, [r0], #-5
     7d0:	06000008 	streq	r0, [r0], -r8
     7d4:	13200c00 	teqne	r0, #0, 24
     7d8:	009f4400 	addseq	r4, pc, r0, lsl #8
     7dc:	00000000 	andeq	r0, r0, r0
     7e0:	c4000000 	strgt	r0, [r0], #-0
     7e4:	fc000005 	stc2	0, cr0, [r0], {5}
     7e8:	02000005 	andeq	r0, r0, #5
     7ec:	fc9f3100 	ldc2	1, cr3, [pc], {0}
     7f0:	04000005 	streq	r0, [r0], #-5
     7f4:	02000006 	andeq	r0, r0, #6
     7f8:	049f3200 	ldreq	r3, [pc], #512	; 800 <ABORT_STACK_SIZE+0x400>
     7fc:	08000006 	stmdaeq	r0, {r1, r2}
     800:	02000006 	andeq	r0, r0, #6
     804:	089f3300 	ldmeq	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     808:	44000006 	strmi	r0, [r0], #-6
     80c:	02000008 	andeq	r0, r0, #8
     810:	009f3400 	addseq	r3, pc, r0, lsl #8
     814:	00000000 	andeq	r0, r0, r0
     818:	c4000000 	strgt	r0, [r0], #-0
     81c:	fc000005 	stc2	0, cr0, [r0], {5}
     820:	06000005 	streq	r0, [r0], -r5
     824:	13380c00 	teqne	r8, #0, 24
     828:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     82c:	04000005 	streq	r0, [r0], #-5
     830:	06000006 	streq	r0, [r0], -r6
     834:	133c0c00 	teqne	ip, #0, 24
     838:	049f4400 	ldreq	r4, [pc], #1024	; 840 <ABORT_STACK_SIZE+0x440>
     83c:	44000006 	strmi	r0, [r0], #-6
     840:	06000008 	streq	r0, [r0], -r8
     844:	13400c00 	movtne	r0, #3072	; 0xc00
     848:	009f4400 	addseq	r4, pc, r0, lsl #8
     84c:	00000000 	andeq	r0, r0, r0
     850:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     854:	0c000006 	stceq	0, cr0, [r0], {6}
     858:	02000006 	andeq	r0, r0, #6
     85c:	0c9f3000 	ldceq	0, cr3, [pc], {0}
     860:	10000006 	andne	r0, r0, r6
     864:	02000006 	andeq	r0, r0, #6
     868:	109f3100 	addsne	r3, pc, r0, lsl #2
     86c:	14000006 	strne	r0, [r0], #-6
     870:	02000006 	andeq	r0, r0, #6
     874:	149f3200 	ldrne	r3, [pc], #512	; 87c <ABORT_STACK_SIZE+0x47c>
     878:	18000006 	stmdane	r0, {r1, r2}
     87c:	02000006 	andeq	r0, r0, #6
     880:	189f3300 	ldmne	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     884:	44000006 	strmi	r0, [r0], #-6
     888:	02000008 	andeq	r0, r0, #8
     88c:	009f3400 	addseq	r3, pc, r0, lsl #8
     890:	00000000 	andeq	r0, r0, r0
     894:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     898:	0c000006 	stceq	0, cr0, [r0], {6}
     89c:	06000006 	streq	r0, [r0], -r6
     8a0:	13440c00 	movtne	r0, #19456	; 0x4c00
     8a4:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
     8a8:	10000006 	andne	r0, r0, r6
     8ac:	06000006 	streq	r0, [r0], -r6
     8b0:	13480c00 	movtne	r0, #35840	; 0x8c00
     8b4:	109f4400 	addsne	r4, pc, r0, lsl #8
     8b8:	14000006 	strne	r0, [r0], #-6
     8bc:	06000006 	streq	r0, [r0], -r6
     8c0:	134c0c00 	movtne	r0, #52224	; 0xcc00
     8c4:	149f4400 	ldrne	r4, [pc], #1024	; 8cc <ABORT_STACK_SIZE+0x4cc>
     8c8:	44000006 	strmi	r0, [r0], #-6
     8cc:	06000008 	streq	r0, [r0], -r8
     8d0:	13500c00 	cmpne	r0, #0, 24
     8d4:	009f4400 	addseq	r4, pc, r0, lsl #8
     8d8:	00000000 	andeq	r0, r0, r0
     8dc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     8e0:	2c000006 	stccs	0, cr0, [r0], {6}
     8e4:	02000006 	andeq	r0, r0, #6
     8e8:	2c9f3000 	ldccs	0, cr3, [pc], {0}
     8ec:	34000006 	strcc	r0, [r0], #-6
     8f0:	01000006 	tsteq	r0, r6
     8f4:	06345600 	ldrteq	r5, [r4], -r0, lsl #12
     8f8:	06c00000 	strbeq	r0, [r0], r0
     8fc:	00030000 	andeq	r0, r3, r0
     900:	e49f7876 	ldr	r7, [pc], #2166	; 908 <ABORT_STACK_SIZE+0x508>
     904:	f8000006 			; <UNDEFINED> instruction: 0xf8000006
     908:	01000006 	tsteq	r0, r6
     90c:	06f85600 	ldrbteq	r5, [r8], r0, lsl #12
     910:	070c0000 	streq	r0, [ip, -r0]
     914:	00030000 	andeq	r0, r3, r0
     918:	0c9f7f76 	ldceq	15, cr7, [pc], {118}	; 0x76
     91c:	24000007 	strcs	r0, [r0], #-7
     920:	01000007 	tsteq	r0, r7
     924:	00005600 	andeq	r5, r0, r0, lsl #12
     928:	00000000 	andeq	r0, r0, r0
     92c:	06280000 	strteq	r0, [r8], -r0
     930:	062c0000 	strteq	r0, [ip], -r0
     934:	00060000 	andeq	r0, r6, r0
     938:	0013600c 	andseq	r6, r3, ip
     93c:	062c9f44 	strteq	r9, [ip], -r4, asr #30
     940:	06c00000 	strbeq	r0, [r0], r0
     944:	00030000 	andeq	r0, r3, r0
     948:	c09f6473 	addsgt	r6, pc, r3, ror r4	; <UNPREDICTABLE>
     94c:	c8000006 	stmdagt	r0, {r1, r2}
     950:	03000006 	movweq	r0, #6
     954:	9f687300 	svcls	0x00687300
     958:	000006c8 	andeq	r0, r0, r8, asr #13
     95c:	000006cc 	andeq	r0, r0, ip, asr #13
     960:	6c730003 	ldclvs	0, cr0, [r3], #-12
     964:	0006cc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     968:	0006d400 	andeq	sp, r6, r0, lsl #8
     96c:	73000300 	movwvc	r0, #768	; 0x300
     970:	06d49f70 			; <UNDEFINED> instruction: 0x06d49f70
     974:	06d80000 	ldrbeq	r0, [r8], r0
     978:	00030000 	andeq	r0, r3, r0
     97c:	d89f7473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
     980:	dc000006 	stcle	0, cr0, [r0], {6}
     984:	03000006 	movweq	r0, #6
     988:	9f747200 	svcls	0x00747200
     98c:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     990:	00000718 	andeq	r0, r0, r8, lsl r7
     994:	00520001 	subseq	r0, r2, r1
     998:	00000000 	andeq	r0, r0, r0
     99c:	24000000 	strcs	r0, [r0], #-0
     9a0:	64000007 	strvs	r0, [r0], #-7
     9a4:	01000007 	tsteq	r0, r7
     9a8:	07645300 	strbeq	r5, [r4, -r0, lsl #6]!
     9ac:	07f40000 	ldrbeq	r0, [r4, r0]!
     9b0:	00030000 	andeq	r0, r3, r0
     9b4:	f49f7873 			; <UNDEFINED> instruction: 0xf49f7873
     9b8:	0c000007 	stceq	0, cr0, [r0], {7}
     9bc:	01000008 	tsteq	r0, r8
     9c0:	080c5300 	stmdaeq	ip, {r8, r9, ip, lr}
     9c4:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
     9c8:	00030000 	andeq	r0, r3, r0
     9cc:	209f7f73 	addscs	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     9d0:	2f000008 	svccs	0x00000008
     9d4:	01000008 	tsteq	r0, r8
     9d8:	00005300 	andeq	r5, r0, r0, lsl #6
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	07240000 	streq	r0, [r4, -r0]!
     9e4:	07e40000 	strbeq	r0, [r4, r0]!
     9e8:	00030000 	andeq	r0, r3, r0
     9ec:	e49f6472 	ldr	r6, [pc], #1138	; 9f4 <ABORT_STACK_SIZE+0x5f4>
     9f0:	f4000007 	vst4.8	{d0-d3}, [r0], r7
     9f4:	03000007 	movweq	r0, #7
     9f8:	9f647100 	svcls	0x00647100
     9fc:	00000804 	andeq	r0, r0, r4, lsl #16
     a00:	0000082f 	andeq	r0, r0, pc, lsr #16
     a04:	00510001 	subseq	r0, r1, r1
     a08:	00000000 	andeq	r0, r0, r0
     a0c:	44000000 	strmi	r0, [r0], #-0
     a10:	73000008 	movwvc	r0, #8
     a14:	01000008 	tsteq	r0, r8
     a18:	08735000 	ldmdaeq	r3!, {ip, lr}^
     a1c:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     a20:	00010000 	andeq	r0, r1, r0
     a24:	00088c54 	andeq	r8, r8, r4, asr ip
     a28:	00088f00 	andeq	r8, r8, r0, lsl #30
     a2c:	50000100 	andpl	r0, r0, r0, lsl #2
     a30:	0000088f 	andeq	r0, r0, pc, lsl #17
     a34:	000008a4 	andeq	r0, r0, r4, lsr #17
     a38:	a4540001 	ldrbge	r0, [r4], #-1
     a3c:	ac000008 	stcge	0, cr0, [r0], {8}
     a40:	04000008 	streq	r0, [r0], #-8
     a44:	5001f300 	andpl	pc, r1, r0, lsl #6
     a48:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     a4c:	0008af00 	andeq	sl, r8, r0, lsl #30
     a50:	50000100 	andpl	r0, r0, r0, lsl #2
     a54:	000008af 	andeq	r0, r0, pc, lsr #17
     a58:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     a5c:	b4540001 	ldrblt	r0, [r4], #-1
     a60:	b7000008 	strlt	r0, [r0, -r8]
     a64:	01000008 	tsteq	r0, r8
     a68:	08b75000 	ldmeq	r7!, {ip, lr}
     a6c:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     a70:	00010000 	andeq	r0, r1, r0
     a74:	0008bc54 	andeq	fp, r8, r4, asr ip
     a78:	0008c000 	andeq	ip, r8, r0
     a7c:	50000100 	andpl	r0, r0, r0, lsl #2
     a80:	000008c0 	andeq	r0, r0, r0, asr #17
     a84:	000008c4 	andeq	r0, r0, r4, asr #17
     a88:	00540001 	subseq	r0, r4, r1
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	44000000 	strmi	r0, [r0], #-0
     a94:	73000008 	movwvc	r0, #8
     a98:	01000008 	tsteq	r0, r8
     a9c:	08735100 	ldmdaeq	r3!, {r8, ip, lr}^
     aa0:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     aa4:	00040000 	andeq	r0, r4, r0
     aa8:	9f5101f3 	svcls	0x005101f3
     aac:	0000088c 	andeq	r0, r0, ip, lsl #17
     ab0:	0000088f 	andeq	r0, r0, pc, lsl #17
     ab4:	8f510001 	svchi	0x00510001
     ab8:	ac000008 	stcge	0, cr0, [r0], {8}
     abc:	04000008 	streq	r0, [r0], #-8
     ac0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     ac4:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     ac8:	0008af00 	andeq	sl, r8, r0, lsl #30
     acc:	51000100 	mrspl	r0, (UNDEF: 16)
     ad0:	000008af 	andeq	r0, r0, pc, lsr #17
     ad4:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     ad8:	01f30004 	mvnseq	r0, r4
     adc:	08b49f51 	ldmeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     ae0:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
     ae4:	00010000 	andeq	r0, r1, r0
     ae8:	0008b751 	andeq	fp, r8, r1, asr r7
     aec:	0008bc00 	andeq	fp, r8, r0, lsl #24
     af0:	f3000400 	vshl.u8	d0, d0, d0
     af4:	bc9f5101 	ldflts	f5, [pc], {1}
     af8:	c4000008 	strgt	r0, [r0], #-8
     afc:	01000008 	tsteq	r0, r8
     b00:	00005100 	andeq	r5, r0, r0, lsl #2
     b04:	00000000 	andeq	r0, r0, r0
     b08:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     b0c:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
     b10:	00020000 	andeq	r0, r2, r0
     b14:	08749f30 	ldmdaeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     b18:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
     b1c:	00010000 	andeq	r0, r1, r0
     b20:	00088c50 	andeq	r8, r8, r0, asr ip
     b24:	00089000 	andeq	r9, r8, r0
     b28:	30000200 	andcc	r0, r0, r0, lsl #4
     b2c:	0008909f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     b30:	00089800 	andeq	r9, r8, r0, lsl #16
     b34:	50000100 	andpl	r0, r0, r0, lsl #2
     b38:	000008ac 	andeq	r0, r0, ip, lsr #17
     b3c:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     b40:	9f300002 	svcls	0x00300002
     b44:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     b48:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     b4c:	b4500001 	ldrblt	r0, [r0], #-1
     b50:	b8000008 	stmdalt	r0, {r3}
     b54:	02000008 	andeq	r0, r0, #8
     b58:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
     b5c:	bc000008 	stclt	0, cr0, [r0], {8}
     b60:	01000008 	tsteq	r0, r8
     b64:	08bc5000 	ldmeq	ip!, {ip, lr}
     b68:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     b6c:	00020000 	andeq	r0, r2, r0
     b70:	00009f30 	andeq	r9, r0, r0, lsr pc
     b74:	00000000 	andeq	r0, r0, r0
     b78:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     b7c:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     b80:	00010000 	andeq	r0, r1, r0
     b84:	0008f350 	andeq	pc, r8, r0, asr r3	; <UNPREDICTABLE>
     b88:	00090800 	andeq	r0, r9, r0, lsl #16
     b8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     b90:	00000908 	andeq	r0, r0, r8, lsl #18
     b94:	0000092c 	andeq	r0, r0, ip, lsr #18
     b98:	01f30004 	mvnseq	r0, r4
     b9c:	092c9f50 	stmdbeq	ip!, {r4, r6, r8, r9, sl, fp, ip, pc}
     ba0:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     ba4:	00010000 	andeq	r0, r1, r0
     ba8:	00092f50 	andeq	r2, r9, r0, asr pc
     bac:	00093400 	andeq	r3, r9, r0, lsl #8
     bb0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     bb4:	00000934 	andeq	r0, r0, r4, lsr r9
     bb8:	00000937 	andeq	r0, r0, r7, lsr r9
     bbc:	37500001 	ldrbcc	r0, [r0, -r1]
     bc0:	3c000009 	stccc	0, cr0, [r0], {9}
     bc4:	01000009 	tsteq	r0, r9
     bc8:	093c5400 	ldmdbeq	ip!, {sl, ip, lr}
     bcc:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     bd0:	00010000 	andeq	r0, r1, r0
     bd4:	00093f50 	andeq	r3, r9, r0, asr pc
     bd8:	00094400 	andeq	r4, r9, r0, lsl #8
     bdc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     be0:	00000944 	andeq	r0, r0, r4, asr #18
     be4:	00000948 	andeq	r0, r0, r8, asr #18
     be8:	48500001 	ldmdami	r0, {r0}^
     bec:	4c000009 	stcmi	0, cr0, [r0], {9}
     bf0:	01000009 	tsteq	r0, r9
     bf4:	00005400 	andeq	r5, r0, r0, lsl #8
     bf8:	00000000 	andeq	r0, r0, r0
     bfc:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     c00:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     c04:	00010000 	andeq	r0, r1, r0
     c08:	0008f351 	andeq	pc, r8, r1, asr r3	; <UNPREDICTABLE>
     c0c:	00092c00 	andeq	r2, r9, r0, lsl #24
     c10:	f3000400 	vshl.u8	d0, d0, d0
     c14:	2c9f5101 	ldfcss	f5, [pc], {1}
     c18:	2f000009 	svccs	0x00000009
     c1c:	01000009 	tsteq	r0, r9
     c20:	092f5100 	stmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     c24:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
     c28:	00040000 	andeq	r0, r4, r0
     c2c:	9f5101f3 	svcls	0x005101f3
     c30:	00000934 	andeq	r0, r0, r4, lsr r9
     c34:	00000937 	andeq	r0, r0, r7, lsr r9
     c38:	37510001 	ldrbcc	r0, [r1, -r1]
     c3c:	3c000009 	stccc	0, cr0, [r0], {9}
     c40:	04000009 	streq	r0, [r0], #-9
     c44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c48:	00093c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     c4c:	00093f00 	andeq	r3, r9, r0, lsl #30
     c50:	51000100 	mrspl	r0, (UNDEF: 16)
     c54:	0000093f 	andeq	r0, r0, pc, lsr r9
     c58:	00000944 	andeq	r0, r0, r4, asr #18
     c5c:	01f30004 	mvnseq	r0, r4
     c60:	09449f51 	stmdbeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     c64:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     c68:	00010000 	andeq	r0, r1, r0
     c6c:	00000051 	andeq	r0, r0, r1, asr r0
     c70:	00000000 	andeq	r0, r0, r0
     c74:	0008d400 	andeq	sp, r8, r0, lsl #8
     c78:	0008f300 	andeq	pc, r8, r0, lsl #6
     c7c:	51000100 	mrspl	r0, (UNDEF: 16)
     c80:	000008f3 	strdeq	r0, [r0], -r3
     c84:	0000092c 	andeq	r0, r0, ip, lsr #18
     c88:	01f30004 	mvnseq	r0, r4
     c8c:	092c9f51 	stmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     c90:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     c94:	00010000 	andeq	r0, r1, r0
     c98:	00092f51 	andeq	r2, r9, r1, asr pc
     c9c:	00093400 	andeq	r3, r9, r0, lsl #8
     ca0:	f3000400 	vshl.u8	d0, d0, d0
     ca4:	349f5101 	ldrcc	r5, [pc], #257	; cac <ABORT_STACK_SIZE+0x8ac>
     ca8:	37000009 	strcc	r0, [r0, -r9]
     cac:	01000009 	tsteq	r0, r9
     cb0:	09375100 	ldmdbeq	r7!, {r8, ip, lr}
     cb4:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     cb8:	00040000 	andeq	r0, r4, r0
     cbc:	9f5101f3 	svcls	0x005101f3
     cc0:	0000093c 	andeq	r0, r0, ip, lsr r9
     cc4:	0000093f 	andeq	r0, r0, pc, lsr r9
     cc8:	3f510001 	svccc	0x00510001
     ccc:	44000009 	strmi	r0, [r0], #-9
     cd0:	04000009 	streq	r0, [r0], #-9
     cd4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     cd8:	0009449f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     cdc:	00094c00 	andeq	r4, r9, r0, lsl #24
     ce0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     cec:	000008d4 	ldrdeq	r0, [r0], -r4
     cf0:	000008f3 	strdeq	r0, [r0], -r3
     cf4:	f3500001 	vhadd.u16	d16, d0, d1
     cf8:	08000008 	stmdaeq	r0, {r3}
     cfc:	01000009 	tsteq	r0, r9
     d00:	09085400 	stmdbeq	r8, {sl, ip, lr}
     d04:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     d08:	00040000 	andeq	r0, r4, r0
     d0c:	9f5001f3 	svcls	0x005001f3
     d10:	0000092c 	andeq	r0, r0, ip, lsr #18
     d14:	0000092f 	andeq	r0, r0, pc, lsr #18
     d18:	2f500001 	svccs	0x00500001
     d1c:	34000009 	strcc	r0, [r0], #-9
     d20:	01000009 	tsteq	r0, r9
     d24:	09345400 	ldmdbeq	r4!, {sl, ip, lr}
     d28:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     d2c:	00010000 	andeq	r0, r1, r0
     d30:	00093750 	andeq	r3, r9, r0, asr r7
     d34:	00093c00 	andeq	r3, r9, r0, lsl #24
     d38:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d3c:	0000093c 	andeq	r0, r0, ip, lsr r9
     d40:	0000093f 	andeq	r0, r0, pc, lsr r9
     d44:	3f500001 	svccc	0x00500001
     d48:	44000009 	strmi	r0, [r0], #-9
     d4c:	01000009 	tsteq	r0, r9
     d50:	09445400 	stmdbeq	r4, {sl, ip, lr}^
     d54:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
     d58:	00010000 	andeq	r0, r1, r0
     d5c:	00094850 	andeq	r4, r9, r0, asr r8
     d60:	00094c00 	andeq	r4, r9, r0, lsl #24
     d64:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     d70:	000008d4 	ldrdeq	r0, [r0], -r4
     d74:	000008f4 	strdeq	r0, [r0], -r4
     d78:	9f300002 	svcls	0x00300002
     d7c:	000008f4 	strdeq	r0, [r0], -r4
     d80:	000008fc 	strdeq	r0, [r0], -ip
     d84:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     d88:	30000009 	andcc	r0, r0, r9
     d8c:	02000009 	andeq	r0, r0, #9
     d90:	309f3000 	addscc	r3, pc, r0
     d94:	34000009 	strcc	r0, [r0], #-9
     d98:	01000009 	tsteq	r0, r9
     d9c:	09345000 	ldmdbeq	r4!, {ip, lr}
     da0:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
     da4:	00020000 	andeq	r0, r2, r0
     da8:	09389f30 	ldmdbeq	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
     dac:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     db0:	00010000 	andeq	r0, r1, r0
     db4:	00093c50 	andeq	r3, r9, r0, asr ip
     db8:	00094000 	andeq	r4, r9, r0
     dbc:	30000200 	andcc	r0, r0, r0, lsl #4
     dc0:	0009409f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     dc4:	00094400 	andeq	r4, r9, r0, lsl #8
     dc8:	50000100 	andpl	r0, r0, r0, lsl #2
     dcc:	00000944 	andeq	r0, r0, r4, asr #18
     dd0:	0000094c 	andeq	r0, r0, ip, asr #18
     dd4:	9f300002 	svcls	0x00300002
	...
     de0:	0000094c 	andeq	r0, r0, ip, asr #18
     de4:	0000097b 	andeq	r0, r0, fp, ror r9
     de8:	7b500001 	blvc	1400df4 <STACK_SIZE+0xc00df4>
     dec:	90000009 	andls	r0, r0, r9
     df0:	01000009 	tsteq	r0, r9
     df4:	09905400 	ldmibeq	r0, {sl, ip, lr}
     df8:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     dfc:	00040000 	andeq	r0, r4, r0
     e00:	9f5001f3 	svcls	0x005001f3
     e04:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     e08:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     e0c:	b7500001 	ldrblt	r0, [r0, -r1]
     e10:	bc000009 	stclt	0, cr0, [r0], {9}
     e14:	01000009 	tsteq	r0, r9
     e18:	09bc5400 	ldmibeq	ip!, {sl, ip, lr}
     e1c:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     e20:	00010000 	andeq	r0, r1, r0
     e24:	0009bf50 	andeq	fp, r9, r0, asr pc
     e28:	0009c400 	andeq	ip, r9, r0, lsl #8
     e2c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e30:	000009c4 	andeq	r0, r0, r4, asr #19
     e34:	000009c7 	andeq	r0, r0, r7, asr #19
     e38:	c7500001 	ldrbgt	r0, [r0, -r1]
     e3c:	cc000009 	stcgt	0, cr0, [r0], {9}
     e40:	01000009 	tsteq	r0, r9
     e44:	09cc5400 	stmibeq	ip, {sl, ip, lr}^
     e48:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
     e4c:	00010000 	andeq	r0, r1, r0
     e50:	0009d050 	andeq	sp, r9, r0, asr r0
     e54:	0009d400 	andeq	sp, r9, r0, lsl #8
     e58:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     e64:	0000094c 	andeq	r0, r0, ip, asr #18
     e68:	0000097b 	andeq	r0, r0, fp, ror r9
     e6c:	7b510001 	blvc	1440e78 <STACK_SIZE+0xc40e78>
     e70:	b4000009 	strlt	r0, [r0], #-9
     e74:	04000009 	streq	r0, [r0], #-9
     e78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e7c:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     e80:	0009b700 	andeq	fp, r9, r0, lsl #14
     e84:	51000100 	mrspl	r0, (UNDEF: 16)
     e88:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     e8c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     e90:	01f30004 	mvnseq	r0, r4
     e94:	09bc9f51 	ldmibeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     e98:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     e9c:	00010000 	andeq	r0, r1, r0
     ea0:	0009bf51 	andeq	fp, r9, r1, asr pc
     ea4:	0009c400 	andeq	ip, r9, r0, lsl #8
     ea8:	f3000400 	vshl.u8	d0, d0, d0
     eac:	c49f5101 	ldrgt	r5, [pc], #257	; eb4 <ABORT_STACK_SIZE+0xab4>
     eb0:	c7000009 	strgt	r0, [r0, -r9]
     eb4:	01000009 	tsteq	r0, r9
     eb8:	09c75100 	stmibeq	r7, {r8, ip, lr}^
     ebc:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
     ec0:	00040000 	andeq	r0, r4, r0
     ec4:	9f5101f3 	svcls	0x005101f3
     ec8:	000009cc 	andeq	r0, r0, ip, asr #19
     ecc:	000009d4 	ldrdeq	r0, [r0], -r4
     ed0:	00510001 	subseq	r0, r1, r1
     ed4:	00000000 	andeq	r0, r0, r0
     ed8:	5c000000 	stcpl	0, cr0, [r0], {-0}
     edc:	7b000009 	blvc	f08 <ABORT_STACK_SIZE+0xb08>
     ee0:	01000009 	tsteq	r0, r9
     ee4:	097b5100 	ldmdbeq	fp!, {r8, ip, lr}^
     ee8:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     eec:	00040000 	andeq	r0, r4, r0
     ef0:	9f5101f3 	svcls	0x005101f3
     ef4:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     ef8:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     efc:	b7510001 	ldrblt	r0, [r1, -r1]
     f00:	bc000009 	stclt	0, cr0, [r0], {9}
     f04:	04000009 	streq	r0, [r0], #-9
     f08:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     f0c:	0009bc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     f10:	0009bf00 	andeq	fp, r9, r0, lsl #30
     f14:	51000100 	mrspl	r0, (UNDEF: 16)
     f18:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     f1c:	000009c4 	andeq	r0, r0, r4, asr #19
     f20:	01f30004 	mvnseq	r0, r4
     f24:	09c49f51 	stmibeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     f28:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
     f2c:	00010000 	andeq	r0, r1, r0
     f30:	0009c751 	andeq	ip, r9, r1, asr r7
     f34:	0009cc00 	andeq	ip, r9, r0, lsl #24
     f38:	f3000400 	vshl.u8	d0, d0, d0
     f3c:	cc9f5101 	ldfgts	f5, [pc], {1}
     f40:	d4000009 	strle	r0, [r0], #-9
     f44:	01000009 	tsteq	r0, r9
     f48:	00005100 	andeq	r5, r0, r0, lsl #2
     f4c:	00000000 	andeq	r0, r0, r0
     f50:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
     f54:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
     f58:	00010000 	andeq	r0, r1, r0
     f5c:	00097b50 	andeq	r7, r9, r0, asr fp
     f60:	00099000 	andeq	r9, r9, r0
     f64:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f68:	00000990 	muleq	r0, r0, r9
     f6c:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     f70:	01f30004 	mvnseq	r0, r4
     f74:	09b49f50 	ldmibeq	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
     f78:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
     f7c:	00010000 	andeq	r0, r1, r0
     f80:	0009b750 	andeq	fp, r9, r0, asr r7
     f84:	0009bc00 	andeq	fp, r9, r0, lsl #24
     f88:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f8c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     f90:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     f94:	bf500001 	svclt	0x00500001
     f98:	c4000009 	strgt	r0, [r0], #-9
     f9c:	01000009 	tsteq	r0, r9
     fa0:	09c45400 	stmibeq	r4, {sl, ip, lr}^
     fa4:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
     fa8:	00010000 	andeq	r0, r1, r0
     fac:	0009c750 	andeq	ip, r9, r0, asr r7
     fb0:	0009cc00 	andeq	ip, r9, r0, lsl #24
     fb4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     fb8:	000009cc 	andeq	r0, r0, ip, asr #19
     fbc:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fc0:	d0500001 	subsle	r0, r0, r1
     fc4:	d4000009 	strle	r0, [r0], #-9
     fc8:	01000009 	tsteq	r0, r9
     fcc:	00005400 	andeq	r5, r0, r0, lsl #8
     fd0:	00000000 	andeq	r0, r0, r0
     fd4:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
     fd8:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
     fdc:	00020000 	andeq	r0, r2, r0
     fe0:	097c9f30 	ldmdbeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     fe4:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
     fe8:	00010000 	andeq	r0, r1, r0
     fec:	0009b450 	andeq	fp, r9, r0, asr r4
     ff0:	0009b800 	andeq	fp, r9, r0, lsl #16
     ff4:	30000200 	andcc	r0, r0, r0, lsl #4
     ff8:	0009b89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     ffc:	0009bc00 	andeq	fp, r9, r0, lsl #24
    1000:	50000100 	andpl	r0, r0, r0, lsl #2
    1004:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    1008:	000009c0 	andeq	r0, r0, r0, asr #19
    100c:	9f300002 	svcls	0x00300002
    1010:	000009c0 	andeq	r0, r0, r0, asr #19
    1014:	000009c4 	andeq	r0, r0, r4, asr #19
    1018:	c4500001 	ldrbgt	r0, [r0], #-1
    101c:	c8000009 	stmdagt	r0, {r0, r3}
    1020:	02000009 	andeq	r0, r0, #9
    1024:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    1028:	cc000009 	stcgt	0, cr0, [r0], {9}
    102c:	01000009 	tsteq	r0, r9
    1030:	09cc5000 	stmibeq	ip, {ip, lr}^
    1034:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1038:	00020000 	andeq	r0, r2, r0
    103c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1040:	00000000 	andeq	r0, r0, r0
    1044:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1048:	0a030000 	beq	c1050 <IRQ_STACK_SIZE+0xb9050>
    104c:	00010000 	andeq	r0, r1, r0
    1050:	000a0350 	andeq	r0, sl, r0, asr r3
    1054:	000a1800 	andeq	r1, sl, r0, lsl #16
    1058:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    105c:	00000a18 	andeq	r0, r0, r8, lsl sl
    1060:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1064:	01f30004 	mvnseq	r0, r4
    1068:	0a3c9f50 	beq	f28db0 <STACK_SIZE+0x728db0>
    106c:	0a3f0000 	beq	fc1074 <STACK_SIZE+0x7c1074>
    1070:	00010000 	andeq	r0, r1, r0
    1074:	000a3f50 	andeq	r3, sl, r0, asr pc
    1078:	000a4400 	andeq	r4, sl, r0, lsl #8
    107c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1080:	00000a44 	andeq	r0, r0, r4, asr #20
    1084:	00000a47 	andeq	r0, r0, r7, asr #20
    1088:	47500001 	ldrbmi	r0, [r0, -r1]
    108c:	4c00000a 	stcmi	0, cr0, [r0], {10}
    1090:	0100000a 	tsteq	r0, sl
    1094:	0a4c5400 	beq	131609c <STACK_SIZE+0xb1609c>
    1098:	0a4f0000 	beq	13c10a0 <STACK_SIZE+0xbc10a0>
    109c:	00010000 	andeq	r0, r1, r0
    10a0:	000a4f50 	andeq	r4, sl, r0, asr pc
    10a4:	000a5400 	andeq	r5, sl, r0, lsl #8
    10a8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    10ac:	00000a54 	andeq	r0, r0, r4, asr sl
    10b0:	00000a58 	andeq	r0, r0, r8, asr sl
    10b4:	58500001 	ldmdapl	r0, {r0}^
    10b8:	5c00000a 	stcpl	0, cr0, [r0], {10}
    10bc:	0100000a 	tsteq	r0, sl
    10c0:	00005400 	andeq	r5, r0, r0, lsl #8
    10c4:	00000000 	andeq	r0, r0, r0
    10c8:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    10cc:	0a030000 	beq	c10d4 <IRQ_STACK_SIZE+0xb90d4>
    10d0:	00010000 	andeq	r0, r1, r0
    10d4:	000a0351 	andeq	r0, sl, r1, asr r3
    10d8:	000a3c00 	andeq	r3, sl, r0, lsl #24
    10dc:	f3000400 	vshl.u8	d0, d0, d0
    10e0:	3c9f5101 	ldfccs	f5, [pc], {1}
    10e4:	3f00000a 	svccc	0x0000000a
    10e8:	0100000a 	tsteq	r0, sl
    10ec:	0a3f5100 	beq	fd54f4 <STACK_SIZE+0x7d54f4>
    10f0:	0a440000 	beq	11010f8 <STACK_SIZE+0x9010f8>
    10f4:	00040000 	andeq	r0, r4, r0
    10f8:	9f5101f3 	svcls	0x005101f3
    10fc:	00000a44 	andeq	r0, r0, r4, asr #20
    1100:	00000a47 	andeq	r0, r0, r7, asr #20
    1104:	47510001 	ldrbmi	r0, [r1, -r1]
    1108:	4c00000a 	stcmi	0, cr0, [r0], {10}
    110c:	0400000a 	streq	r0, [r0], #-10
    1110:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1114:	000a4c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    1118:	000a4f00 	andeq	r4, sl, r0, lsl #30
    111c:	51000100 	mrspl	r0, (UNDEF: 16)
    1120:	00000a4f 	andeq	r0, r0, pc, asr #20
    1124:	00000a54 	andeq	r0, r0, r4, asr sl
    1128:	01f30004 	mvnseq	r0, r4
    112c:	0a549f51 	beq	1528e78 <STACK_SIZE+0xd28e78>
    1130:	0a5c0000 	beq	1701138 <STACK_SIZE+0xf01138>
    1134:	00010000 	andeq	r0, r1, r0
    1138:	00000051 	andeq	r0, r0, r1, asr r0
    113c:	00000000 	andeq	r0, r0, r0
    1140:	0009e400 	andeq	lr, r9, r0, lsl #8
    1144:	000a0300 	andeq	r0, sl, r0, lsl #6
    1148:	51000100 	mrspl	r0, (UNDEF: 16)
    114c:	00000a03 	andeq	r0, r0, r3, lsl #20
    1150:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1154:	01f30004 	mvnseq	r0, r4
    1158:	0a3c9f51 	beq	f28ea4 <STACK_SIZE+0x728ea4>
    115c:	0a3f0000 	beq	fc1164 <STACK_SIZE+0x7c1164>
    1160:	00010000 	andeq	r0, r1, r0
    1164:	000a3f51 	andeq	r3, sl, r1, asr pc
    1168:	000a4400 	andeq	r4, sl, r0, lsl #8
    116c:	f3000400 	vshl.u8	d0, d0, d0
    1170:	449f5101 	ldrmi	r5, [pc], #257	; 1178 <ABORT_STACK_SIZE+0xd78>
    1174:	4700000a 	strmi	r0, [r0, -sl]
    1178:	0100000a 	tsteq	r0, sl
    117c:	0a475100 	beq	11d5584 <STACK_SIZE+0x9d5584>
    1180:	0a4c0000 	beq	1301188 <STACK_SIZE+0xb01188>
    1184:	00040000 	andeq	r0, r4, r0
    1188:	9f5101f3 	svcls	0x005101f3
    118c:	00000a4c 	andeq	r0, r0, ip, asr #20
    1190:	00000a4f 	andeq	r0, r0, pc, asr #20
    1194:	4f510001 	svcmi	0x00510001
    1198:	5400000a 	strpl	r0, [r0], #-10
    119c:	0400000a 	streq	r0, [r0], #-10
    11a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11a4:	000a549f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    11a8:	000a5c00 	andeq	r5, sl, r0, lsl #24
    11ac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    11b8:	000009e4 	andeq	r0, r0, r4, ror #19
    11bc:	00000a03 	andeq	r0, r0, r3, lsl #20
    11c0:	03500001 	cmpeq	r0, #1
    11c4:	1800000a 	stmdane	r0, {r1, r3}
    11c8:	0100000a 	tsteq	r0, sl
    11cc:	0a185400 	beq	6161d4 <IRQ_STACK_SIZE+0x60e1d4>
    11d0:	0a3c0000 	beq	f011d8 <STACK_SIZE+0x7011d8>
    11d4:	00040000 	andeq	r0, r4, r0
    11d8:	9f5001f3 	svcls	0x005001f3
    11dc:	00000a3c 	andeq	r0, r0, ip, lsr sl
    11e0:	00000a3f 	andeq	r0, r0, pc, lsr sl
    11e4:	3f500001 	svccc	0x00500001
    11e8:	4400000a 	strmi	r0, [r0], #-10
    11ec:	0100000a 	tsteq	r0, sl
    11f0:	0a445400 	beq	11161f8 <STACK_SIZE+0x9161f8>
    11f4:	0a470000 	beq	11c11fc <STACK_SIZE+0x9c11fc>
    11f8:	00010000 	andeq	r0, r1, r0
    11fc:	000a4750 	andeq	r4, sl, r0, asr r7
    1200:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1204:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1208:	00000a4c 	andeq	r0, r0, ip, asr #20
    120c:	00000a4f 	andeq	r0, r0, pc, asr #20
    1210:	4f500001 	svcmi	0x00500001
    1214:	5400000a 	strpl	r0, [r0], #-10
    1218:	0100000a 	tsteq	r0, sl
    121c:	0a545400 	beq	1516224 <STACK_SIZE+0xd16224>
    1220:	0a580000 	beq	1601228 <STACK_SIZE+0xe01228>
    1224:	00010000 	andeq	r0, r1, r0
    1228:	000a5850 	andeq	r5, sl, r0, asr r8
    122c:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1230:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    123c:	000009e4 	andeq	r0, r0, r4, ror #19
    1240:	00000a04 	andeq	r0, r0, r4, lsl #20
    1244:	9f300002 	svcls	0x00300002
    1248:	00000a04 	andeq	r0, r0, r4, lsl #20
    124c:	00000a0c 	andeq	r0, r0, ip, lsl #20
    1250:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1254:	4000000a 	andmi	r0, r0, sl
    1258:	0200000a 	andeq	r0, r0, #10
    125c:	409f3000 	addsmi	r3, pc, r0
    1260:	4400000a 	strmi	r0, [r0], #-10
    1264:	0100000a 	tsteq	r0, sl
    1268:	0a445000 	beq	1115270 <STACK_SIZE+0x915270>
    126c:	0a480000 	beq	1201274 <STACK_SIZE+0xa01274>
    1270:	00020000 	andeq	r0, r2, r0
    1274:	0a489f30 	beq	1228f3c <STACK_SIZE+0xa28f3c>
    1278:	0a4c0000 	beq	1301280 <STACK_SIZE+0xb01280>
    127c:	00010000 	andeq	r0, r1, r0
    1280:	000a4c50 	andeq	r4, sl, r0, asr ip
    1284:	000a5000 	andeq	r5, sl, r0
    1288:	30000200 	andcc	r0, r0, r0, lsl #4
    128c:	000a509f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    1290:	000a5400 	andeq	r5, sl, r0, lsl #8
    1294:	50000100 	andpl	r0, r0, r0, lsl #2
    1298:	00000a54 	andeq	r0, r0, r4, asr sl
    129c:	00000a5c 	andeq	r0, r0, ip, asr sl
    12a0:	9f300002 	svcls	0x00300002
	...
    12ac:	00000b14 	andeq	r0, r0, r4, lsl fp
    12b0:	00000b1c 	andeq	r0, r0, ip, lsl fp
    12b4:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    12b8:	3000000b 	andcc	r0, r0, fp
    12bc:	0400000b 	streq	r0, [r0], #-11
    12c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    12c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	000b3000 	andeq	r3, fp, r0
    12d0:	000b4000 	andeq	r4, fp, r0
    12d4:	50000100 	andpl	r0, r0, r0, lsl #2
    12d8:	00000b40 	andeq	r0, r0, r0, asr #22
    12dc:	00000b64 	andeq	r0, r0, r4, ror #22
    12e0:	01f30004 	mvnseq	r0, r4
    12e4:	00009f50 	andeq	r9, r0, r0, asr pc
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	0b940000 	bleq	fe5012f4 <IRQ_STACK_BASE+0xba5012f4>
    12f0:	0b9c0000 	bleq	fe7012f8 <IRQ_STACK_BASE+0xba7012f8>
    12f4:	00010000 	andeq	r0, r1, r0
    12f8:	000b9c50 	andeq	r9, fp, r0, asr ip
    12fc:	000bb000 	andeq	fp, fp, r0
    1300:	f3000400 	vshl.u8	d0, d0, d0
    1304:	009f5001 	addseq	r5, pc, r1
    1308:	00000000 	andeq	r0, r0, r0
    130c:	b0000000 	andlt	r0, r0, r0
    1310:	b400000b 	strlt	r0, [r0], #-11
    1314:	0100000b 	tsteq	r0, fp
    1318:	0bb45000 	bleq	fed15320 <IRQ_STACK_BASE+0xbad15320>
    131c:	0bd00000 	bleq	ff401324 <IRQ_STACK_BASE+0xbb401324>
    1320:	00040000 	andeq	r0, r4, r0
    1324:	9f5001f3 	svcls	0x005001f3
	...
    1330:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    1334:	00000bc0 	andeq	r0, r0, r0, asr #23
    1338:	c0510001 	subsgt	r0, r1, r1
    133c:	d000000b 	andle	r0, r0, fp
    1340:	0400000b 	streq	r0, [r0], #-11
    1344:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1348:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    134c:	00000000 	andeq	r0, r0, r0
    1350:	000bd000 	andeq	sp, fp, r0
    1354:	000be000 	andeq	lr, fp, r0
    1358:	50000100 	andpl	r0, r0, r0, lsl #2
    135c:	00000be0 	andeq	r0, r0, r0, ror #23
    1360:	00000c04 	andeq	r0, r0, r4, lsl #24
    1364:	01f30004 	mvnseq	r0, r4
    1368:	00009f50 	andeq	r9, r0, r0, asr pc
    136c:	00000000 	andeq	r0, r0, r0
    1370:	0c340000 	ldceq	0, cr0, [r4], #-0
    1374:	0c3c0000 	ldceq	0, cr0, [ip], #-0
    1378:	00010000 	andeq	r0, r1, r0
    137c:	000c3c50 	andeq	r3, ip, r0, asr ip
    1380:	000c5000 	andeq	r5, ip, r0
    1384:	f3000400 	vshl.u8	d0, d0, d0
    1388:	009f5001 	addseq	r5, pc, r1
    138c:	00000000 	andeq	r0, r0, r0
    1390:	50000000 	andpl	r0, r0, r0
    1394:	5400000c 	strpl	r0, [r0], #-12
    1398:	0100000c 	tsteq	r0, ip
    139c:	0c545000 	mraeq	r5, r4, acc0
    13a0:	0c700000 	ldcleq	0, cr0, [r0], #-0
    13a4:	00040000 	andeq	r0, r4, r0
    13a8:	9f5001f3 	svcls	0x005001f3
	...
    13b4:	00000c50 	andeq	r0, r0, r0, asr ip
    13b8:	00000c60 	andeq	r0, r0, r0, ror #24
    13bc:	60510001 	subsvs	r0, r1, r1
    13c0:	7000000c 	andvc	r0, r0, ip
    13c4:	0400000c 	streq	r0, [r0], #-12
    13c8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    13cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13d0:	00000000 	andeq	r0, r0, r0
    13d4:	000c7000 	andeq	r7, ip, r0
    13d8:	000c8000 	andeq	r8, ip, r0
    13dc:	50000100 	andpl	r0, r0, r0, lsl #2
    13e0:	00000c80 	andeq	r0, r0, r0, lsl #25
    13e4:	00000ca4 	andeq	r0, r0, r4, lsr #25
    13e8:	01f30004 	mvnseq	r0, r4
    13ec:	00009f50 	andeq	r9, r0, r0, asr pc
    13f0:	00000000 	andeq	r0, r0, r0
    13f4:	0ca40000 	stceq	0, cr0, [r4]
    13f8:	0ca80000 	stceq	0, cr0, [r8]
    13fc:	00010000 	andeq	r0, r1, r0
    1400:	000ca850 	andeq	sl, ip, r0, asr r8
    1404:	000cc000 	andeq	ip, ip, r0
    1408:	f3000400 	vshl.u8	d0, d0, d0
    140c:	c09f5001 	addsgt	r5, pc, r1
    1410:	e800000c 	stmda	r0, {r2, r3}
    1414:	0900000c 	stmdbeq	r0, {r2, r3}
    1418:	5001f300 	andpl	pc, r1, r0, lsl #6
    141c:	40808011 	addmi	r8, r0, r1, lsl r0
    1420:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0ca40000 	stceq	0, cr0, [r4]
    142c:	0cb00000 	ldceq	0, cr0, [r0]
    1430:	00010000 	andeq	r0, r1, r0
    1434:	000cb051 	andeq	fp, ip, r1, asr r0
    1438:	000ce800 	andeq	lr, ip, r0, lsl #16
    143c:	f3000400 	vshl.u8	d0, d0, d0
    1440:	009f5101 	addseq	r5, pc, r1, lsl #2
    1444:	00000000 	andeq	r0, r0, r0
    1448:	a4000000 	strge	r0, [r0], #-0
    144c:	ac00000c 	stcge	0, cr0, [r0], {12}
    1450:	0100000c 	tsteq	r0, ip
    1454:	0cac5200 	sfmeq	f5, 4, [ip]
    1458:	0cc00000 	stcleq	0, cr0, [r0], {0}
    145c:	00040000 	andeq	r0, r4, r0
    1460:	9f5201f3 	svcls	0x005201f3
    1464:	00000cc0 	andeq	r0, r0, r0, asr #25
    1468:	00000ce4 	andeq	r0, r0, r4, ror #25
    146c:	e4540001 	ldrb	r0, [r4], #-1
    1470:	e800000c 	stmda	r0, {r2, r3}
    1474:	0800000c 	stmdaeq	r0, {r2, r3}
    1478:	5201f300 	andpl	pc, r1, #0, 6
    147c:	24442544 	strbcs	r2, [r4], #-1348	; 0xfffffabc
    1480:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1484:	00000000 	andeq	r0, r0, r0
    1488:	000cc400 	andeq	ip, ip, r0, lsl #8
    148c:	000cc800 	andeq	ip, ip, r0, lsl #16
    1490:	30000200 	andcc	r0, r0, r0, lsl #4
    1494:	000cc89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    1498:	000cd000 	andeq	sp, ip, r0
    149c:	52000100 	andpl	r0, r0, #0, 2
    14a0:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14a4:	00000cdc 	ldrdeq	r0, [r0], -ip
    14a8:	7f720003 	svcvc	0x00720003
    14ac:	000cdc9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
    14b0:	000ce800 	andeq	lr, ip, r0, lsl #16
    14b4:	52000100 	andpl	r0, r0, #0, 2
	...
    14c0:	00000d00 	andeq	r0, r0, r0, lsl #26
    14c4:	00000d8c 	andeq	r0, r0, ip, lsl #27
    14c8:	00560001 	subseq	r0, r6, r1
	...
    14d4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    14d8:	0200000d 	andeq	r0, r0, #13
    14dc:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    14e0:	1000000d 	andne	r0, r0, sp
    14e4:	0100000d 	tsteq	r0, sp
    14e8:	0d105400 	cfldrseq	mvf5, [r0, #-0]
    14ec:	0d140000 	ldceq	0, cr0, [r4, #-0]
    14f0:	00030000 	andeq	r0, r3, r0
    14f4:	149f7f74 	ldrne	r7, [pc], #3956	; 14fc <ABORT_STACK_SIZE+0x10fc>
    14f8:	8c00000d 	stchi	0, cr0, [r0], {13}
    14fc:	0100000d 	tsteq	r0, sp
    1500:	00005400 	andeq	r5, r0, r0, lsl #8
    1504:	00000000 	andeq	r0, r0, r0
    1508:	0dac0000 	stceq	0, cr0, [ip]
    150c:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    1510:	00010000 	andeq	r0, r1, r0
    1514:	00000056 	andeq	r0, r0, r6, asr r0
    1518:	00000000 	andeq	r0, r0, r0
    151c:	000dac00 	andeq	sl, sp, r0, lsl #24
    1520:	000db400 	andeq	fp, sp, r0, lsl #8
    1524:	30000200 	andcc	r0, r0, r0, lsl #4
    1528:	000db49f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    152c:	000dbc00 	andeq	fp, sp, r0, lsl #24
    1530:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1534:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    1538:	00000dc0 	andeq	r0, r0, r0, asr #27
    153c:	7f740003 	svcvc	0x00740003
    1540:	000dc09f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    1544:	000e0400 	andeq	r0, lr, r0, lsl #8
    1548:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1554:	00000e28 	andeq	r0, r0, r8, lsr #28
    1558:	00000e34 	andeq	r0, r0, r4, lsr lr
    155c:	9f300002 	svcls	0x00300002
    1560:	00000e34 	andeq	r0, r0, r4, lsr lr
    1564:	00000e74 	andeq	r0, r0, r4, ror lr
    1568:	74530001 	ldrbvc	r0, [r3], #-1
    156c:	e400000e 	str	r0, [r0], #-14
    1570:	0300000e 	movweq	r0, #14
    1574:	9f787300 	svcls	0x00787300
    1578:	00000ee4 	andeq	r0, r0, r4, ror #29
    157c:	00000ef8 	strdeq	r0, [r0], -r8
    1580:	f8530001 			; <UNDEFINED> instruction: 0xf8530001
    1584:	0800000e 	stmdaeq	r0, {r1, r2, r3}
    1588:	0300000f 	movweq	r0, #15
    158c:	9f7f7300 	svcls	0x007f7300
    1590:	00000f08 	andeq	r0, r0, r8, lsl #30
    1594:	00000f14 	andeq	r0, r0, r4, lsl pc
    1598:	00530001 	subseq	r0, r3, r1
    159c:	00000000 	andeq	r0, r0, r0
    15a0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    15a4:	3400000e 	strcc	r0, [r0], #-14
    15a8:	0400000e 	streq	r0, [r0], #-14
    15ac:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
    15b0:	000e349f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    15b4:	000ed400 	andeq	sp, lr, r0, lsl #8
    15b8:	72000300 	andvc	r0, r0, #0, 6
    15bc:	0ed49f64 	cdpeq	15, 13, cr9, cr4, cr4, {3}
    15c0:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
    15c4:	00030000 	andeq	r0, r3, r0
    15c8:	f09f6471 			; <UNDEFINED> instruction: 0xf09f6471
    15cc:	1800000e 	stmdane	r0, {r1, r2, r3}
    15d0:	0100000f 	tsteq	r0, pc
    15d4:	00005100 	andeq	r5, r0, r0, lsl #2
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	0f180000 	svceq	0x00180000
    15e0:	0f200000 	svceq	0x00200000
    15e4:	00010000 	andeq	r0, r1, r0
    15e8:	000f2053 	andeq	r2, pc, r3, asr r0	; <UNPREDICTABLE>
    15ec:	000fa800 	andeq	sl, pc, r0, lsl #16
    15f0:	73000300 	movwvc	r0, #768	; 0x300
    15f4:	0fcc9f78 	svceq	0x00cc9f78
    15f8:	0fe00000 	svceq	0x00e00000
    15fc:	00010000 	andeq	r0, r1, r0
    1600:	000fe053 	andeq	lr, pc, r3, asr r0	; <UNPREDICTABLE>
    1604:	000ff400 	andeq	pc, pc, r0, lsl #8
    1608:	73000300 	movwvc	r0, #768	; 0x300
    160c:	0ff49f7f 	svceq	0x00f49f7f
    1610:	10000000 	andne	r0, r0, r0
    1614:	00010000 	andeq	r0, r1, r0
    1618:	00000053 	andeq	r0, r0, r3, asr r0
    161c:	00000000 	andeq	r0, r0, r0
    1620:	000f1800 	andeq	r1, pc, r0, lsl #16
    1624:	000fa800 	andeq	sl, pc, r0, lsl #16
    1628:	72000300 	andvc	r0, r0, #0, 6
    162c:	0fa89f64 	svceq	0x00a89f64
    1630:	0fb00000 	svceq	0x00b00000
    1634:	00030000 	andeq	r0, r3, r0
    1638:	b09f6872 	addslt	r6, pc, r2, ror r8	; <UNPREDICTABLE>
    163c:	b800000f 	stmdalt	r0, {r0, r1, r2, r3}
    1640:	0300000f 	movweq	r0, #15
    1644:	9f6c7200 	svcls	0x006c7200
    1648:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
    164c:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1650:	70720003 	rsbsvc	r0, r2, r3
    1654:	000fbc9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    1658:	000fc000 	andeq	ip, pc, r0
    165c:	71000300 	mrsvc	r0, LR_irq
    1660:	0fd89f70 	svceq	0x00d89f70
    1664:	10040000 	andne	r0, r4, r0
    1668:	00010000 	andeq	r0, r1, r0
    166c:	00000051 	andeq	r0, r0, r1, asr r0
    1670:	00000000 	andeq	r0, r0, r0
    1674:	00100400 	andseq	r0, r0, r0, lsl #8
    1678:	00104000 	andseq	r4, r0, r0
    167c:	53000100 	movwpl	r0, #256	; 0x100
    1680:	00001040 	andeq	r1, r0, r0, asr #32
    1684:	000010cc 	andeq	r1, r0, ip, asr #1
    1688:	78730003 	ldmdavc	r3!, {r0, r1}^
    168c:	0010d09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    1690:	0010e400 	andseq	lr, r0, r0, lsl #8
    1694:	53000100 	movwpl	r0, #256	; 0x100
    1698:	000010e4 	andeq	r1, r0, r4, ror #1
    169c:	000010f8 	strdeq	r1, [r0], -r8
    16a0:	7f730003 	svcvc	0x00730003
    16a4:	0010f89f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    16a8:	00111000 	andseq	r1, r1, r0
    16ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    16b8:	00001004 	andeq	r1, r0, r4
    16bc:	000010c0 	andeq	r1, r0, r0, asr #1
    16c0:	64720003 	ldrbtvs	r0, [r2], #-3
    16c4:	0010c09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    16c8:	0010cc00 	andseq	ip, r0, r0, lsl #24
    16cc:	71000300 	mrsvc	r0, LR_irq
    16d0:	10dc9f64 	sbcsne	r9, ip, r4, ror #30
    16d4:	11100000 	tstne	r0, r0
    16d8:	00010000 	andeq	r0, r1, r0
    16dc:	00000051 	andeq	r0, r0, r1, asr r0
    16e0:	00000000 	andeq	r0, r0, r0
    16e4:	00111000 	andseq	r1, r1, r0
    16e8:	00111800 	andseq	r1, r1, r0, lsl #16
    16ec:	51000100 	mrspl	r0, (UNDEF: 16)
    16f0:	00001118 	andeq	r1, r0, r8, lsl r1
    16f4:	00001128 	andeq	r1, r0, r8, lsr #2
    16f8:	7f710003 	svcvc	0x00710003
    16fc:	0011289f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    1700:	00113800 	andseq	r3, r1, r0, lsl #16
    1704:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1710:	00001110 	andeq	r1, r0, r0, lsl r1
    1714:	00001144 	andeq	r1, r0, r4, asr #2
    1718:	00520001 	subseq	r0, r2, r1
    171c:	00000000 	andeq	r0, r0, r0
    1720:	30000000 	andcc	r0, r0, r0
    1724:	48000011 	stmdami	r0, {r0, r4}
    1728:	02000011 	andeq	r0, r0, #17
    172c:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    1730:	6c000011 	stcvs	0, cr0, [r0], {17}
    1734:	02000016 	andeq	r0, r0, #22
    1738:	009f3100 	addseq	r3, pc, r0, lsl #2
    173c:	00000000 	andeq	r0, r0, r0
    1740:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1744:	50000011 	andpl	r0, r0, r1, lsl r0
    1748:	02000011 	andeq	r0, r0, #17
    174c:	509f3000 	addspl	r3, pc, r0
    1750:	58000011 	stmdapl	r0, {r0, r4}
    1754:	01000011 	tsteq	r0, r1, lsl r0
    1758:	11585300 	cmpne	r8, r0, lsl #6
    175c:	11e40000 	mvnne	r0, r0
    1760:	00030000 	andeq	r0, r3, r0
    1764:	089f7873 	ldmeq	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1768:	1c000012 	stcne	0, cr0, [r0], {18}
    176c:	01000012 	tsteq	r0, r2, lsl r0
    1770:	121c5300 	andsne	r5, ip, #0, 6
    1774:	12300000 	eorsne	r0, r0, #0
    1778:	00030000 	andeq	r0, r3, r0
    177c:	309f7f73 	addscc	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    1780:	3c000012 	stccc	0, cr0, [r0], {18}
    1784:	01000012 	tsteq	r0, r2, lsl r0
    1788:	00005300 	andeq	r5, r0, r0, lsl #6
    178c:	00000000 	andeq	r0, r0, r0
    1790:	11480000 	mrsne	r0, (UNDEF: 72)
    1794:	11500000 	cmpne	r0, r0
    1798:	00060000 	andeq	r0, r6, r0
    179c:	0011040c 	andseq	r0, r1, ip, lsl #8
    17a0:	11509f44 	cmpne	r0, r4, asr #30
    17a4:	11e40000 	mvnne	r0, r0
    17a8:	00030000 	andeq	r0, r3, r0
    17ac:	e49f6472 	ldr	r6, [pc], #1138	; 17b4 <ABORT_STACK_SIZE+0x13b4>
    17b0:	ec000011 	stc	0, cr0, [r0], {17}
    17b4:	03000011 	movweq	r0, #17
    17b8:	9f687200 	svcls	0x00687200
    17bc:	000011ec 	andeq	r1, r0, ip, ror #3
    17c0:	000011f0 	strdeq	r1, [r0], -r0
    17c4:	6c720003 	ldclvs	0, cr0, [r2], #-12
    17c8:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    17cc:	0011f800 	andseq	pc, r1, r0, lsl #16
    17d0:	72000300 	andvc	r0, r0, #0, 6
    17d4:	11f89f70 	mvnsne	r9, r0, ror pc
    17d8:	11fc0000 	mvnsne	r0, r0
    17dc:	00030000 	andeq	r0, r3, r0
    17e0:	fc9f7472 	ldc2	4, cr7, [pc], {114}	; 0x72
    17e4:	00000011 	andeq	r0, r0, r1, lsl r0
    17e8:	03000012 	movweq	r0, #18
    17ec:	9f747100 	svcls	0x00747100
    17f0:	00001214 	andeq	r1, r0, r4, lsl r2
    17f4:	00001278 	andeq	r1, r0, r8, ror r2
    17f8:	00510001 	subseq	r0, r1, r1
    17fc:	00000000 	andeq	r0, r0, r0
    1800:	30000000 	andcc	r0, r0, r0
    1804:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    1808:	02000014 	andeq	r0, r0, #20
    180c:	349f3000 	ldrcc	r3, [pc], #0	; 1814 <ABORT_STACK_SIZE+0x1414>
    1810:	38000014 	stmdacc	r0, {r2, r4}
    1814:	02000014 	andeq	r0, r0, #20
    1818:	389f3100 	ldmcc	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    181c:	3c000014 	stccc	0, cr0, [r0], {20}
    1820:	02000014 	andeq	r0, r0, #20
    1824:	3c9f3200 	lfmcc	f3, 4, [pc], {0}
    1828:	40000014 	andmi	r0, r0, r4, lsl r0
    182c:	02000014 	andeq	r0, r0, #20
    1830:	409f3300 	addsmi	r3, pc, r0, lsl #6
    1834:	6c000014 	stcvs	0, cr0, [r0], {20}
    1838:	02000016 	andeq	r0, r0, #22
    183c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1840:	00000000 	andeq	r0, r0, r0
    1844:	30000000 	andcc	r0, r0, r0
    1848:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    184c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1850:	13540c00 	cmpne	r4, #0, 24
    1854:	349f4400 	ldrcc	r4, [pc], #1024	; 185c <ABORT_STACK_SIZE+0x145c>
    1858:	38000014 	stmdacc	r0, {r2, r4}
    185c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1860:	13580c00 	cmpne	r8, #0, 24
    1864:	389f4400 	ldmcc	pc, {sl, lr}	; <UNPREDICTABLE>
    1868:	3c000014 	stccc	0, cr0, [r0], {20}
    186c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1870:	135c0c00 	cmpne	ip, #0, 24
    1874:	3c9f4400 	cfldrscc	mvf4, [pc], {0}
    1878:	6c000014 	stcvs	0, cr0, [r0], {20}
    187c:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1880:	13600c00 	cmnne	r0, #0, 24
    1884:	009f4400 	addseq	r4, pc, r0, lsl #8
    1888:	00000000 	andeq	r0, r0, r0
    188c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1890:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    1894:	02000012 	andeq	r0, r0, #18
    1898:	849f3000 	ldrhi	r3, [pc], #0	; 18a0 <ABORT_STACK_SIZE+0x14a0>
    189c:	e4000012 	str	r0, [r0], #-18	; 0xffffffee
    18a0:	02000012 	andeq	r0, r0, #18
    18a4:	e49f3100 	ldr	r3, [pc], #256	; 18ac <ABORT_STACK_SIZE+0x14ac>
    18a8:	ec000012 	stc	0, cr0, [r0], {18}
    18ac:	02000012 	andeq	r0, r0, #18
    18b0:	ec9f3200 	lfm	f3, 4, [pc], {0}
    18b4:	f4000012 	vst4.8	{d0-d3}, [r0 :64], r2
    18b8:	02000012 	andeq	r0, r0, #18
    18bc:	f49f3300 			; <UNDEFINED> instruction: 0xf49f3300
    18c0:	6c000012 	stcvs	0, cr0, [r0], {18}
    18c4:	02000016 	andeq	r0, r0, #22
    18c8:	009f3400 	addseq	r3, pc, r0, lsl #8
    18cc:	00000000 	andeq	r0, r0, r0
    18d0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    18d4:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    18d8:	06000012 			; <UNDEFINED> instruction: 0x06000012
    18dc:	12c40c00 	sbcne	r0, r4, #0, 24
    18e0:	849f4400 	ldrhi	r4, [pc], #1024	; 18e8 <ABORT_STACK_SIZE+0x14e8>
    18e4:	e4000012 	str	r0, [r0], #-18	; 0xffffffee
    18e8:	06000012 			; <UNDEFINED> instruction: 0x06000012
    18ec:	12c80c00 	sbcne	r0, r8, #0, 24
    18f0:	e49f4400 	ldr	r4, [pc], #1024	; 18f8 <ABORT_STACK_SIZE+0x14f8>
    18f4:	ec000012 	stc	0, cr0, [r0], {18}
    18f8:	06000012 			; <UNDEFINED> instruction: 0x06000012
    18fc:	12cc0c00 	sbcne	r0, ip, #0, 24
    1900:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    1904:	6c000012 	stcvs	0, cr0, [r0], {18}
    1908:	06000016 			; <UNDEFINED> instruction: 0x06000016
    190c:	12d00c00 	sbcsne	r0, r0, #0, 24
    1910:	009f4400 	addseq	r4, pc, r0, lsl #8
    1914:	00000000 	andeq	r0, r0, r0
    1918:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    191c:	fc000012 	stc2	0, cr0, [r0], {18}
    1920:	02000012 	andeq	r0, r0, #18
    1924:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    1928:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    192c:	02000013 	andeq	r0, r0, #19
    1930:	049f3300 	ldreq	r3, [pc], #768	; 1938 <ABORT_STACK_SIZE+0x1538>
    1934:	6c000013 	stcvs	0, cr0, [r0], {19}
    1938:	02000016 	andeq	r0, r0, #22
    193c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1940:	00000000 	andeq	r0, r0, r0
    1944:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1948:	fc000012 	stc2	0, cr0, [r0], {18}
    194c:	06000012 			; <UNDEFINED> instruction: 0x06000012
    1950:	12d40c00 	sbcsne	r0, r4, #0, 24
    1954:	fc9f4400 	ldc2	4, cr4, [pc], {0}
    1958:	6c000012 	stcvs	0, cr0, [r0], {18}
    195c:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1960:	12e00c00 	rscne	r0, r0, #0, 24
    1964:	009f4400 	addseq	r4, pc, r0, lsl #8
    1968:	00000000 	andeq	r0, r0, r0
    196c:	04000000 	streq	r0, [r0], #-0
    1970:	0c000013 	stceq	0, cr0, [r0], {19}
    1974:	02000013 	andeq	r0, r0, #19
    1978:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    197c:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1980:	02000013 	andeq	r0, r0, #19
    1984:	149f3100 	ldrne	r3, [pc], #256	; 198c <ABORT_STACK_SIZE+0x158c>
    1988:	1c000013 	stcne	0, cr0, [r0], {19}
    198c:	02000013 	andeq	r0, r0, #19
    1990:	1c9f3200 	lfmne	f3, 4, [pc], {0}
    1994:	6c000013 	stcvs	0, cr0, [r0], {19}
    1998:	02000016 	andeq	r0, r0, #22
    199c:	009f3400 	addseq	r3, pc, r0, lsl #8
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	04000000 	streq	r0, [r0], #-0
    19a8:	0c000013 	stceq	0, cr0, [r0], {19}
    19ac:	06000013 			; <UNDEFINED> instruction: 0x06000013
    19b0:	12e40c00 	rscne	r0, r4, #0, 24
    19b4:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
    19b8:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    19bc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    19c0:	12e80c00 	rscne	r0, r8, #0, 24
    19c4:	149f4400 	ldrne	r4, [pc], #1024	; 19cc <ABORT_STACK_SIZE+0x15cc>
    19c8:	1c000013 	stcne	0, cr0, [r0], {19}
    19cc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    19d0:	12ec0c00 	rscne	r0, ip, #0, 24
    19d4:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
    19d8:	6c000013 	stcvs	0, cr0, [r0], {19}
    19dc:	06000016 			; <UNDEFINED> instruction: 0x06000016
    19e0:	12f00c00 	rscsne	r0, r0, #0, 24
    19e4:	009f4400 	addseq	r4, pc, r0, lsl #8
    19e8:	00000000 	andeq	r0, r0, r0
    19ec:	1c000000 	stcne	0, cr0, [r0], {-0}
    19f0:	5c000013 	stcpl	0, cr0, [r0], {19}
    19f4:	02000013 	andeq	r0, r0, #19
    19f8:	5c9f3100 	ldfpls	f3, [pc], {0}
    19fc:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1a00:	02000013 	andeq	r0, r0, #19
    1a04:	649f3200 	ldrvs	r3, [pc], #512	; 1a0c <ABORT_STACK_SIZE+0x160c>
    1a08:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a0c:	02000013 	andeq	r0, r0, #19
    1a10:	6c9f3300 	ldcvs	3, cr3, [pc], {0}
    1a14:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a18:	02000016 	andeq	r0, r0, #22
    1a1c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	1c000000 	stcne	0, cr0, [r0], {-0}
    1a28:	5c000013 	stcpl	0, cr0, [r0], {19}
    1a2c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a30:	12f80c00 	rscsne	r0, r8, #0, 24
    1a34:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
    1a38:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1a3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a40:	12fc0c00 	rscsne	r0, ip, #0, 24
    1a44:	649f4400 	ldrvs	r4, [pc], #1024	; 1a4c <ABORT_STACK_SIZE+0x164c>
    1a48:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a4c:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1a50:	13000c00 	movwne	r0, #3072	; 0xc00
    1a54:	009f4400 	addseq	r4, pc, r0, lsl #8
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1a60:	74000013 	strvc	r0, [r0], #-19	; 0xffffffed
    1a64:	02000013 	andeq	r0, r0, #19
    1a68:	749f3000 	ldrvc	r3, [pc], #0	; 1a70 <ABORT_STACK_SIZE+0x1670>
    1a6c:	7c000013 	stcvc	0, cr0, [r0], {19}
    1a70:	02000013 	andeq	r0, r0, #19
    1a74:	7c9f3200 	lfmvc	f3, 4, [pc], {0}
    1a78:	8c000013 	stchi	0, cr0, [r0], {19}
    1a7c:	02000013 	andeq	r0, r0, #19
    1a80:	8c9f3300 	ldchi	3, cr3, [pc], {0}
    1a84:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a88:	02000016 	andeq	r0, r0, #22
    1a8c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1a98:	74000013 	strvc	r0, [r0], #-19	; 0xffffffed
    1a9c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1aa0:	13040c00 	movwne	r0, #19456	; 0x4c00
    1aa4:	749f4400 	ldrvc	r4, [pc], #1024	; 1aac <ABORT_STACK_SIZE+0x16ac>
    1aa8:	7c000013 	stcvc	0, cr0, [r0], {19}
    1aac:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ab0:	130c0c00 	movwne	r0, #52224	; 0xcc00
    1ab4:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
    1ab8:	6c000013 	stcvs	0, cr0, [r0], {19}
    1abc:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1ac0:	13100c00 	tstne	r0, #0, 24
    1ac4:	009f4400 	addseq	r4, pc, r0, lsl #8
    1ac8:	00000000 	andeq	r0, r0, r0
    1acc:	8c000000 	stchi	0, cr0, [r0], {-0}
    1ad0:	94000013 	strls	r0, [r0], #-19	; 0xffffffed
    1ad4:	02000013 	andeq	r0, r0, #19
    1ad8:	949f3000 	ldrls	r3, [pc], #0	; 1ae0 <ABORT_STACK_SIZE+0x16e0>
    1adc:	9c000013 	stcls	0, cr0, [r0], {19}
    1ae0:	02000013 	andeq	r0, r0, #19
    1ae4:	9c9f3100 	ldflss	f3, [pc], {0}
    1ae8:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1aec:	02000013 	andeq	r0, r0, #19
    1af0:	a49f3200 	ldrge	r3, [pc], #512	; 1af8 <ABORT_STACK_SIZE+0x16f8>
    1af4:	c4000013 	strgt	r0, [r0], #-19	; 0xffffffed
    1af8:	02000013 	andeq	r0, r0, #19
    1afc:	c49f3300 	ldrgt	r3, [pc], #768	; 1b04 <ABORT_STACK_SIZE+0x1704>
    1b00:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b04:	02000016 	andeq	r0, r0, #22
    1b08:	009f3400 	addseq	r3, pc, r0, lsl #8
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	8c000000 	stchi	0, cr0, [r0], {-0}
    1b14:	94000013 	strls	r0, [r0], #-19	; 0xffffffed
    1b18:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b1c:	13140c00 	tstne	r4, #0, 24
    1b20:	949f4400 	ldrls	r4, [pc], #1024	; 1b28 <ABORT_STACK_SIZE+0x1728>
    1b24:	9c000013 	stcls	0, cr0, [r0], {19}
    1b28:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b2c:	13180c00 	tstne	r8, #0, 24
    1b30:	9c9f4400 	cfldrsls	mvf4, [pc], {0}
    1b34:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1b38:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b3c:	131c0c00 	tstne	ip, #0, 24
    1b40:	a49f4400 	ldrge	r4, [pc], #1024	; 1b48 <ABORT_STACK_SIZE+0x1748>
    1b44:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b48:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b4c:	13200c00 	teqne	r0, #0, 24
    1b50:	009f4400 	addseq	r4, pc, r0, lsl #8
    1b54:	00000000 	andeq	r0, r0, r0
    1b58:	c4000000 	strgt	r0, [r0], #-0
    1b5c:	cc000013 	stcgt	0, cr0, [r0], {19}
    1b60:	02000013 	andeq	r0, r0, #19
    1b64:	cc9f3100 	ldfgts	f3, [pc], {0}
    1b68:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1b6c:	02000013 	andeq	r0, r0, #19
    1b70:	d49f3200 	ldrle	r3, [pc], #512	; 1b78 <ABORT_STACK_SIZE+0x1778>
    1b74:	dc000013 	stcle	0, cr0, [r0], {19}
    1b78:	02000013 	andeq	r0, r0, #19
    1b7c:	dc9f3300 	ldcle	3, cr3, [pc], {0}
    1b80:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b84:	02000016 	andeq	r0, r0, #22
    1b88:	009f3400 	addseq	r3, pc, r0, lsl #8
    1b8c:	00000000 	andeq	r0, r0, r0
    1b90:	c4000000 	strgt	r0, [r0], #-0
    1b94:	cc000013 	stcgt	0, cr0, [r0], {19}
    1b98:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b9c:	13280c00 	teqne	r8, #0, 24
    1ba0:	cc9f4400 	cfldrsgt	mvf4, [pc], {0}
    1ba4:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1ba8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1bac:	132c0c00 	teqne	ip, #0, 24
    1bb0:	d49f4400 	ldrle	r4, [pc], #1024	; 1bb8 <ABORT_STACK_SIZE+0x17b8>
    1bb4:	6c000013 	stcvs	0, cr0, [r0], {19}
    1bb8:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1bbc:	13300c00 	teqne	r0, #0, 24
    1bc0:	009f4400 	addseq	r4, pc, r0, lsl #8
    1bc4:	00000000 	andeq	r0, r0, r0
    1bc8:	dc000000 	stcle	0, cr0, [r0], {-0}
    1bcc:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1bd0:	02000013 	andeq	r0, r0, #19
    1bd4:	e49f3000 	ldr	r3, [pc], #0	; 1bdc <ABORT_STACK_SIZE+0x17dc>
    1bd8:	ec000013 	stc	0, cr0, [r0], {19}
    1bdc:	02000013 	andeq	r0, r0, #19
    1be0:	ec9f3100 	ldfs	f3, [pc], {0}
    1be4:	18000013 	stmdane	r0, {r0, r1, r4}
    1be8:	02000014 	andeq	r0, r0, #20
    1bec:	189f3200 	ldmne	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    1bf0:	1c000014 	stcne	0, cr0, [r0], {20}
    1bf4:	02000014 	andeq	r0, r0, #20
    1bf8:	1c9f3300 	ldcne	3, cr3, [pc], {0}
    1bfc:	6c000014 	stcvs	0, cr0, [r0], {20}
    1c00:	02000016 	andeq	r0, r0, #22
    1c04:	009f3400 	addseq	r3, pc, r0, lsl #8
    1c08:	00000000 	andeq	r0, r0, r0
    1c0c:	dc000000 	stcle	0, cr0, [r0], {-0}
    1c10:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1c14:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c18:	13340c00 	teqne	r4, #0, 24
    1c1c:	e49f4400 	ldr	r4, [pc], #1024	; 1c24 <ABORT_STACK_SIZE+0x1824>
    1c20:	ec000013 	stc	0, cr0, [r0], {19}
    1c24:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c28:	13380c00 	teqne	r8, #0, 24
    1c2c:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    1c30:	18000013 	stmdane	r0, {r0, r1, r4}
    1c34:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1c38:	133c0c00 	teqne	ip, #0, 24
    1c3c:	189f4400 	ldmne	pc, {sl, lr}	; <UNPREDICTABLE>
    1c40:	6c000014 	stcvs	0, cr0, [r0], {20}
    1c44:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c48:	13400c00 	movtne	r0, #3072	; 0xc00
    1c4c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	1c000000 	stcne	0, cr0, [r0], {-0}
    1c58:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1c5c:	02000014 	andeq	r0, r0, #20
    1c60:	249f3000 	ldrcs	r3, [pc], #0	; 1c68 <ABORT_STACK_SIZE+0x1868>
    1c64:	28000014 	stmdacs	r0, {r2, r4}
    1c68:	02000014 	andeq	r0, r0, #20
    1c6c:	289f3100 	ldmcs	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    1c70:	2c000014 	stccs	0, cr0, [r0], {20}
    1c74:	02000014 	andeq	r0, r0, #20
    1c78:	2c9f3200 	lfmcs	f3, 4, [pc], {0}
    1c7c:	30000014 	andcc	r0, r0, r4, lsl r0
    1c80:	02000014 	andeq	r0, r0, #20
    1c84:	309f3300 	addscc	r3, pc, r0, lsl #6
    1c88:	6c000014 	stcvs	0, cr0, [r0], {20}
    1c8c:	02000016 	andeq	r0, r0, #22
    1c90:	009f3400 	addseq	r3, pc, r0, lsl #8
    1c94:	00000000 	andeq	r0, r0, r0
    1c98:	1c000000 	stcne	0, cr0, [r0], {-0}
    1c9c:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1ca0:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1ca4:	13440c00 	movtne	r0, #19456	; 0x4c00
    1ca8:	249f4400 	ldrcs	r4, [pc], #1024	; 1cb0 <ABORT_STACK_SIZE+0x18b0>
    1cac:	28000014 	stmdacs	r0, {r2, r4}
    1cb0:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1cb4:	13480c00 	movtne	r0, #35840	; 0x8c00
    1cb8:	289f4400 	ldmcs	pc, {sl, lr}	; <UNPREDICTABLE>
    1cbc:	2c000014 	stccs	0, cr0, [r0], {20}
    1cc0:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1cc4:	134c0c00 	movtne	r0, #52224	; 0xcc00
    1cc8:	2c9f4400 	cfldrscs	mvf4, [pc], {0}
    1ccc:	6c000014 	stcvs	0, cr0, [r0], {20}
    1cd0:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1cd4:	13500c00 	cmpne	r0, #0, 24
    1cd8:	009f4400 	addseq	r4, pc, r0, lsl #8
    1cdc:	00000000 	andeq	r0, r0, r0
    1ce0:	40000000 	andmi	r0, r0, r0
    1ce4:	44000014 	strmi	r0, [r0], #-20	; 0xffffffec
    1ce8:	02000014 	andeq	r0, r0, #20
    1cec:	449f3000 	ldrmi	r3, [pc], #0	; 1cf4 <ABORT_STACK_SIZE+0x18f4>
    1cf0:	4c000014 	stcmi	0, cr0, [r0], {20}
    1cf4:	01000014 	tsteq	r0, r4, lsl r0
    1cf8:	144c5600 	strbne	r5, [ip], #-1536	; 0xfffffa00
    1cfc:	14d80000 	ldrbne	r0, [r8], #0
    1d00:	00030000 	andeq	r0, r3, r0
    1d04:	fc9f7876 	ldc2	8, cr7, [pc], {118}	; 0x76
    1d08:	10000014 	andne	r0, r0, r4, lsl r0
    1d0c:	01000015 	tsteq	r0, r5, lsl r0
    1d10:	15105600 	ldrne	r5, [r0, #-1536]	; 0xfffffa00
    1d14:	15240000 	strne	r0, [r4, #-0]!
    1d18:	00030000 	andeq	r0, r3, r0
    1d1c:	249f7f76 	ldrcs	r7, [pc], #3958	; 1d24 <ABORT_STACK_SIZE+0x1924>
    1d20:	3c000015 	stccc	0, cr0, [r0], {21}
    1d24:	01000015 	tsteq	r0, r5, lsl r0
    1d28:	00005600 	andeq	r5, r0, r0, lsl #12
    1d2c:	00000000 	andeq	r0, r0, r0
    1d30:	14400000 	strbne	r0, [r0], #-0
    1d34:	14440000 	strbne	r0, [r4], #-0
    1d38:	00060000 	andeq	r0, r6, r0
    1d3c:	0013600c 	andseq	r6, r3, ip
    1d40:	14449f44 	strbne	r9, [r4], #-3908	; 0xfffff0bc
    1d44:	14d80000 	ldrbne	r0, [r8], #0
    1d48:	00030000 	andeq	r0, r3, r0
    1d4c:	d89f6473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1d50:	e0000014 	and	r0, r0, r4, lsl r0
    1d54:	03000014 	movweq	r0, #20
    1d58:	9f687300 	svcls	0x00687300
    1d5c:	000014e0 	andeq	r1, r0, r0, ror #9
    1d60:	000014e4 	andeq	r1, r0, r4, ror #9
    1d64:	6c730003 	ldclvs	0, cr0, [r3], #-12
    1d68:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1d6c:	0014ec00 	andseq	lr, r4, r0, lsl #24
    1d70:	73000300 	movwvc	r0, #768	; 0x300
    1d74:	14ec9f70 	strbtne	r9, [ip], #3952	; 0xf70
    1d78:	14f00000 	ldrbtne	r0, [r0], #0
    1d7c:	00030000 	andeq	r0, r3, r0
    1d80:	f09f7473 			; <UNDEFINED> instruction: 0xf09f7473
    1d84:	f4000014 	vst4.8	{d0-d3}, [r0 :64], r4
    1d88:	03000014 	movweq	r0, #20
    1d8c:	9f747200 	svcls	0x00747200
    1d90:	00001508 	andeq	r1, r0, r8, lsl #10
    1d94:	00001530 	andeq	r1, r0, r0, lsr r5
    1d98:	00520001 	subseq	r0, r2, r1
    1d9c:	00000000 	andeq	r0, r0, r0
    1da0:	3c000000 	stccc	0, cr0, [r0], {-0}
    1da4:	7c000015 	stcvc	0, cr0, [r0], {21}
    1da8:	01000015 	tsteq	r0, r5, lsl r0
    1dac:	157c5300 	ldrbne	r5, [ip, #-768]!	; 0xfffffd00
    1db0:	160c0000 	strne	r0, [ip], -r0
    1db4:	00030000 	andeq	r0, r3, r0
    1db8:	0c9f7873 	ldceq	8, cr7, [pc], {115}	; 0x73
    1dbc:	24000016 	strcs	r0, [r0], #-22	; 0xffffffea
    1dc0:	01000016 	tsteq	r0, r6, lsl r0
    1dc4:	16245300 	strtne	r5, [r4], -r0, lsl #6
    1dc8:	16380000 	ldrtne	r0, [r8], -r0
    1dcc:	00030000 	andeq	r0, r3, r0
    1dd0:	389f7f73 	ldmcc	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1dd4:	47000016 	smladmi	r0, r6, r0, r0
    1dd8:	01000016 	tsteq	r0, r6, lsl r0
    1ddc:	00005300 	andeq	r5, r0, r0, lsl #6
    1de0:	00000000 	andeq	r0, r0, r0
    1de4:	153c0000 	ldrne	r0, [ip, #-0]!
    1de8:	15fc0000 	ldrbne	r0, [ip, #0]!
    1dec:	00030000 	andeq	r0, r3, r0
    1df0:	fc9f6472 	ldc2	4, cr6, [pc], {114}	; 0x72
    1df4:	0c000015 	stceq	0, cr0, [r0], {21}
    1df8:	03000016 	movweq	r0, #22
    1dfc:	9f647100 	svcls	0x00647100
    1e00:	0000161c 	andeq	r1, r0, ip, lsl r6
    1e04:	00001647 	andeq	r1, r0, r7, asr #12
    1e08:	00510001 	subseq	r0, r1, r1
    1e0c:	00000000 	andeq	r0, r0, r0
    1e10:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1e14:	48000016 	stmdami	r0, {r1, r2, r4}
    1e18:	01000017 	tsteq	r0, r7, lsl r0
    1e1c:	00005600 	andeq	r5, r0, r0, lsl #12
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	16880000 	strne	r0, [r8], r0
    1e28:	16900000 	ldrne	r0, [r0], r0
    1e2c:	00020000 	andeq	r0, r2, r0
    1e30:	16909f30 			; <UNDEFINED> instruction: 0x16909f30
    1e34:	16980000 	ldrne	r0, [r8], r0
    1e38:	00010000 	andeq	r0, r1, r0
    1e3c:	00169854 	andseq	r9, r6, r4, asr r8
    1e40:	00169c00 	andseq	r9, r6, r0, lsl #24
    1e44:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1e48:	169c9f7f 			; <UNDEFINED> instruction: 0x169c9f7f
    1e4c:	17480000 	strbne	r0, [r8, -r0]
    1e50:	00010000 	andeq	r0, r1, r0
    1e54:	00000054 	andeq	r0, r0, r4, asr r0
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00176400 	andseq	r6, r7, r0, lsl #8
    1e60:	00184000 	andseq	r4, r8, r0
    1e64:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1e70:	00001764 	andeq	r1, r0, r4, ror #14
    1e74:	0000176c 	andeq	r1, r0, ip, ror #14
    1e78:	9f300002 	svcls	0x00300002
    1e7c:	0000176c 	andeq	r1, r0, ip, ror #14
    1e80:	00001774 	andeq	r1, r0, r4, ror r7
    1e84:	74540001 	ldrbvc	r0, [r4], #-1
    1e88:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    1e8c:	03000017 	movweq	r0, #23
    1e90:	9f7f7400 	svcls	0x007f7400
    1e94:	00001778 	andeq	r1, r0, r8, ror r7
    1e98:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    1e9c:	00540001 	subseq	r0, r4, r1
	...
    1ea8:	10000000 	andne	r0, r0, r0
    1eac:	01000000 	mrseq	r0, (UNDEF: 0)
    1eb0:	00105000 	andseq	r5, r0, r0
    1eb4:	00180000 	andseq	r0, r8, r0
    1eb8:	00040000 	andeq	r0, r4, r0
    1ebc:	9f5001f3 	svcls	0x005001f3
	...
    1ec8:	0000002c 	andeq	r0, r0, ip, lsr #32
    1ecc:	00000038 	andeq	r0, r0, r8, lsr r0
    1ed0:	38500001 	ldmdacc	r0, {r0}^
    1ed4:	44000000 	strmi	r0, [r0], #-0
    1ed8:	04000000 	streq	r0, [r0], #-0
    1edc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ee0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00004400 	andeq	r4, r0, r0, lsl #8
    1eec:	00005c00 	andeq	r5, r0, r0, lsl #24
    1ef0:	51000100 	mrspl	r0, (UNDEF: 16)
    1ef4:	0000005c 	andeq	r0, r0, ip, asr r0
    1ef8:	00000074 	andeq	r0, r0, r4, ror r0
    1efc:	01f30004 	mvnseq	r0, r4
    1f00:	00749f51 	rsbseq	r9, r4, r1, asr pc
    1f04:	00840000 	addeq	r0, r4, r0
    1f08:	00010000 	andeq	r0, r1, r0
    1f0c:	00008451 	andeq	r8, r0, r1, asr r4
    1f10:	00009000 	andeq	r9, r0, r0
    1f14:	f3000400 	vshl.u8	d0, d0, d0
    1f18:	009f5101 	addseq	r5, pc, r1, lsl #2
    1f1c:	00000000 	andeq	r0, r0, r0
    1f20:	90000000 	andls	r0, r0, r0
    1f24:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1f28:	01000000 	mrseq	r0, (UNDEF: 0)
    1f2c:	00a85100 	adceq	r5, r8, r0, lsl #2
    1f30:	00c00000 	sbceq	r0, r0, r0
    1f34:	00040000 	andeq	r0, r4, r0
    1f38:	9f5101f3 	svcls	0x005101f3
    1f3c:	000000c0 	andeq	r0, r0, r0, asr #1
    1f40:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f44:	d0510001 	subsle	r0, r1, r1
    1f48:	dc000000 	stcle	0, cr0, [r0], {-0}
    1f4c:	04000000 	streq	r0, [r0], #-0
    1f50:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1f54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	0000dc00 	andeq	sp, r0, r0, lsl #24
    1f60:	0000f400 	andeq	pc, r0, r0, lsl #8
    1f64:	50000100 	andpl	r0, r0, r0, lsl #2
    1f68:	000000f4 	strdeq	r0, [r0], -r4
    1f6c:	0000011c 	andeq	r0, r0, ip, lsl r1
    1f70:	01f30004 	mvnseq	r0, r4
    1f74:	011c9f50 	tsteq	ip, r0, asr pc
    1f78:	01440000 	mrseq	r0, (UNDEF: 68)
    1f7c:	00010000 	andeq	r0, r1, r0
    1f80:	00014450 	andeq	r4, r1, r0, asr r4
    1f84:	00016000 	andeq	r6, r1, r0
    1f88:	f3000400 	vshl.u8	d0, d0, d0
    1f8c:	009f5001 	addseq	r5, pc, r1
    1f90:	00000000 	andeq	r0, r0, r0
    1f94:	dc000000 	stcle	0, cr0, [r0], {-0}
    1f98:	fc000000 	stc2	0, cr0, [r0], {-0}
    1f9c:	01000000 	mrseq	r0, (UNDEF: 0)
    1fa0:	00fc5100 	rscseq	r5, ip, r0, lsl #2
    1fa4:	011c0000 	tsteq	ip, r0
    1fa8:	00040000 	andeq	r0, r4, r0
    1fac:	9f5101f3 	svcls	0x005101f3
    1fb0:	0000011c 	andeq	r0, r0, ip, lsl r1
    1fb4:	0000013c 	andeq	r0, r0, ip, lsr r1
    1fb8:	3c510001 	mrrccc	0, 0, r0, r1, cr1
    1fbc:	60000001 	andvs	r0, r0, r1
    1fc0:	04000001 	streq	r0, [r0], #-1
    1fc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1fc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fcc:	00000000 	andeq	r0, r0, r0
    1fd0:	0000dc00 	andeq	sp, r0, r0, lsl #24
    1fd4:	00011000 	andeq	r1, r1, r0
    1fd8:	52000100 	andpl	r0, r0, #0, 2
    1fdc:	00000110 	andeq	r0, r0, r0, lsl r1
    1fe0:	0000011c 	andeq	r0, r0, ip, lsl r1
    1fe4:	01f30004 	mvnseq	r0, r4
    1fe8:	011c9f52 	tsteq	ip, r2, asr pc
    1fec:	01540000 	cmpeq	r4, r0
    1ff0:	00010000 	andeq	r0, r1, r0
    1ff4:	00015452 	andeq	r5, r1, r2, asr r4
    1ff8:	00016000 	andeq	r6, r1, r0
    1ffc:	f3000400 	vshl.u8	d0, d0, d0
    2000:	009f5201 	addseq	r5, pc, r1, lsl #4
    2004:	00000000 	andeq	r0, r0, r0
    2008:	60000000 	andvs	r0, r0, r0
    200c:	78000001 	stmdavc	r0, {r0}
    2010:	01000001 	tsteq	r0, r1
    2014:	01785000 	cmneq	r8, r0
    2018:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    201c:	00040000 	andeq	r0, r4, r0
    2020:	9f5001f3 	svcls	0x005001f3
    2024:	000001a4 	andeq	r0, r0, r4, lsr #3
    2028:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    202c:	d0500001 	subsle	r0, r0, r1
    2030:	ec000001 	stc	0, cr0, [r0], {1}
    2034:	04000001 	streq	r0, [r0], #-1
    2038:	5001f300 	andpl	pc, r1, r0, lsl #6
    203c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2040:	00000000 	andeq	r0, r0, r0
    2044:	00016000 	andeq	r6, r1, r0
    2048:	00018000 	andeq	r8, r1, r0
    204c:	51000100 	mrspl	r0, (UNDEF: 16)
    2050:	00000180 	andeq	r0, r0, r0, lsl #3
    2054:	000001a4 	andeq	r0, r0, r4, lsr #3
    2058:	01f30004 	mvnseq	r0, r4
    205c:	01a49f51 			; <UNDEFINED> instruction: 0x01a49f51
    2060:	01c40000 	biceq	r0, r4, r0
    2064:	00010000 	andeq	r0, r1, r0
    2068:	0001c451 	andeq	ip, r1, r1, asr r4
    206c:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2070:	f3000400 	vshl.u8	d0, d0, d0
    2074:	009f5101 	addseq	r5, pc, r1, lsl #2
    2078:	00000000 	andeq	r0, r0, r0
    207c:	60000000 	andvs	r0, r0, r0
    2080:	8c000001 	stchi	0, cr0, [r0], {1}
    2084:	01000001 	tsteq	r0, r1
    2088:	018c5200 	orreq	r5, ip, r0, lsl #4
    208c:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    2090:	00040000 	andeq	r0, r4, r0
    2094:	9f5201f3 	svcls	0x005201f3
    2098:	000001a4 	andeq	r0, r0, r4, lsr #3
    209c:	000001c8 	andeq	r0, r0, r8, asr #3
    20a0:	c8520001 	ldmdagt	r2, {r0}^
    20a4:	ec000001 	stc	0, cr0, [r0], {1}
    20a8:	04000001 	streq	r0, [r0], #-1
    20ac:	5201f300 	andpl	pc, r1, #0, 6
    20b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20b4:	00000000 	andeq	r0, r0, r0
    20b8:	0001ec00 	andeq	lr, r1, r0, lsl #24
    20bc:	00020400 	andeq	r0, r2, r0, lsl #8
    20c0:	50000100 	andpl	r0, r0, r0, lsl #2
    20c4:	00000204 	andeq	r0, r0, r4, lsl #4
    20c8:	00000218 	andeq	r0, r0, r8, lsl r2
    20cc:	01f30004 	mvnseq	r0, r4
    20d0:	02189f50 	andseq	r9, r8, #80, 30	; 0x140
    20d4:	02340000 	eorseq	r0, r4, #0
    20d8:	00010000 	andeq	r0, r1, r0
    20dc:	00000050 	andeq	r0, r0, r0, asr r0
    20e0:	00000000 	andeq	r0, r0, r0
    20e4:	0001ec00 	andeq	lr, r1, r0, lsl #24
    20e8:	00020c00 	andeq	r0, r2, r0, lsl #24
    20ec:	51000100 	mrspl	r0, (UNDEF: 16)
    20f0:	0000020c 	andeq	r0, r0, ip, lsl #4
    20f4:	00000218 	andeq	r0, r0, r8, lsl r2
    20f8:	01f30004 	mvnseq	r0, r4
    20fc:	02189f51 	andseq	r9, r8, #324	; 0x144
    2100:	02280000 	eoreq	r0, r8, #0
    2104:	00010000 	andeq	r0, r1, r0
    2108:	00022851 	andeq	r2, r2, r1, asr r8
    210c:	00023400 	andeq	r3, r2, r0, lsl #8
    2110:	f3000400 	vshl.u8	d0, d0, d0
    2114:	009f5101 	addseq	r5, pc, r1, lsl #2
    2118:	00000000 	andeq	r0, r0, r0
    211c:	34000000 	strcc	r0, [r0], #-0
    2120:	40000002 	andmi	r0, r0, r2
    2124:	01000002 	tsteq	r0, r2
    2128:	02405000 	subeq	r5, r0, #0
    212c:	02500000 	subseq	r0, r0, #0
    2130:	00040000 	andeq	r0, r4, r0
    2134:	9f5001f3 	svcls	0x005001f3
	...
    2140:	00000250 	andeq	r0, r0, r0, asr r2
    2144:	0000025c 	andeq	r0, r0, ip, asr r2
    2148:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    214c:	68000002 	stmdavs	r0, {r1}
    2150:	04000002 	streq	r0, [r0], #-2
    2154:	5001f300 	andpl	pc, r1, r0, lsl #6
    2158:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    215c:	00000000 	andeq	r0, r0, r0
    2160:	00026800 	andeq	r6, r2, r0, lsl #16
    2164:	00027800 	andeq	r7, r2, r0, lsl #16
    2168:	50000100 	andpl	r0, r0, r0, lsl #2
    216c:	00000278 	andeq	r0, r0, r8, ror r2
    2170:	00000280 	andeq	r0, r0, r0, lsl #5
    2174:	01f30004 	mvnseq	r0, r4
    2178:	00009f50 	andeq	r9, r0, r0, asr pc
    217c:	00000000 	andeq	r0, r0, r0
    2180:	02680000 	rsbeq	r0, r8, #0
    2184:	026c0000 	rsbeq	r0, ip, #0
    2188:	00010000 	andeq	r0, r1, r0
    218c:	00026c52 	andeq	r6, r2, r2, asr ip
    2190:	00028000 	andeq	r8, r2, r0
    2194:	f3000400 	vshl.u8	d0, d0, d0
    2198:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    21a4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    21a8:	01000000 	mrseq	r0, (UNDEF: 0)
    21ac:	00285000 	eoreq	r5, r8, r0
    21b0:	07c40000 	strbeq	r0, [r4, r0]
    21b4:	00040000 	andeq	r0, r4, r0
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c8:	00000008 	andeq	r0, r0, r8
    21cc:	08510001 	ldmdaeq	r1, {r0}^
    21d0:	c4000000 	strgt	r0, [r0], #-0
    21d4:	04000007 	streq	r0, [r0], #-7
    21d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    21dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    21e8:	00003000 	andeq	r3, r0, r0
    21ec:	52000100 	andpl	r0, r0, #0, 2
    21f0:	00000030 	andeq	r0, r0, r0, lsr r0
    21f4:	000007c4 	andeq	r0, r0, r4, asr #15
    21f8:	01f30004 	mvnseq	r0, r4
    21fc:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2208:	00140000 	andseq	r0, r4, r0
    220c:	00010000 	andeq	r0, r1, r0
    2210:	00001453 	andeq	r1, r0, r3, asr r4
    2214:	0007c400 	andeq	ip, r7, r0, lsl #8
    2218:	f3000400 	vshl.u8	d0, d0, d0
    221c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2228:	04000000 	streq	r0, [r0], #-0
    222c:	02000000 	andeq	r0, r0, #0
    2230:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    2234:	3f000000 	svccc	0x00000000
    2238:	02000000 	andeq	r0, r0, #0
    223c:	3f007c00 	svccc	0x00007c00
    2240:	c4000000 	strgt	r0, [r0], #-0
    2244:	02000007 	andeq	r0, r0, #7
    2248:	00009100 	andeq	r9, r0, r0, lsl #2
    224c:	00000000 	andeq	r0, r0, r0
    2250:	40000000 	andmi	r0, r0, r0
    2254:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2258:	02000000 	andeq	r0, r0, #0
    225c:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    2260:	fc000000 	stc2	0, cr0, [r0], {-0}
    2264:	03000004 	movweq	r0, #4
    2268:	7d8c9100 	stfvcd	f1, [ip]
    226c:	000004fc 	strdeq	r0, [r0], -ip
    2270:	00000504 	andeq	r0, r0, r4, lsl #10
    2274:	045c0001 	ldrbeq	r0, [ip], #-1
    2278:	fc000005 	stc2	0, cr0, [r0], {5}
    227c:	03000006 	movweq	r0, #6
    2280:	7d8c9100 	stfvcd	f1, [ip]
    2284:	000006fc 	strdeq	r0, [r0], -ip
    2288:	00000700 	andeq	r0, r0, r0, lsl #14
    228c:	00540001 	subseq	r0, r4, r1
    2290:	c4000007 	strgt	r0, [r0], #-7
    2294:	03000007 	movweq	r0, #7
    2298:	7d8c9100 	stfvcd	f1, [ip]
	...
    22a4:	00000040 	andeq	r0, r0, r0, asr #32
    22a8:	0000005c 	andeq	r0, r0, ip, asr r0
    22ac:	5c540001 	mrrcpl	0, 0, r0, r4, cr1
    22b0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    22b4:	03000000 	movweq	r0, #0
    22b8:	7d9c9100 	ldfvcd	f1, [ip]
    22bc:	00000088 	andeq	r0, r0, r8, lsl #1
    22c0:	000000a0 	andeq	r0, r0, r0, lsr #1
    22c4:	a0510001 	subsge	r0, r1, r1
    22c8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    22cc:	01000000 	mrseq	r0, (UNDEF: 0)
    22d0:	00b85800 	adcseq	r5, r8, r0, lsl #16
    22d4:	00c40000 	sbceq	r0, r4, r0
    22d8:	00010000 	andeq	r0, r1, r0
    22dc:	0000c451 	andeq	ip, r0, r1, asr r4
    22e0:	0004fc00 	andeq	pc, r4, r0, lsl #24
    22e4:	91000300 	mrsls	r0, LR_irq
    22e8:	04fc7ce0 	ldrbteq	r7, [ip], #3296	; 0xce0
    22ec:	050c0000 	streq	r0, [ip, #-0]
    22f0:	00010000 	andeq	r0, r1, r0
    22f4:	00050c51 	andeq	r0, r5, r1, asr ip
    22f8:	00053400 	andeq	r3, r5, r0, lsl #8
    22fc:	58000100 	stmdapl	r0, {r8}
    2300:	00000534 	andeq	r0, r0, r4, lsr r5
    2304:	00000700 	andeq	r0, r0, r0, lsl #14
    2308:	94910003 	ldrls	r0, [r1], #3
    230c:	0007007d 	andeq	r0, r7, sp, ror r0
    2310:	0007c400 	andeq	ip, r7, r0, lsl #8
    2314:	91000300 	mrsls	r0, LR_irq
    2318:	00007ce0 	andeq	r7, r0, r0, ror #25
    231c:	00000000 	andeq	r0, r0, r0
    2320:	00a00000 	adceq	r0, r0, r0
    2324:	00a40000 	adceq	r0, r4, r0
    2328:	00010000 	andeq	r0, r1, r0
    232c:	0000a455 	andeq	sl, r0, r5, asr r4
    2330:	0000b800 	andeq	fp, r0, r0, lsl #16
    2334:	75000500 	strvc	r0, [r0, #-1280]	; 0xfffffb00
    2338:	9f243800 	svcls	0x00243800
    233c:	000000b8 	strheq	r0, [r0], -r8
    2340:	000000cc 	andeq	r0, r0, ip, asr #1
    2344:	00750008 	rsbseq	r0, r5, r8
    2348:	00722438 	rsbseq	r2, r2, r8, lsr r4
    234c:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    2350:	00d80000 	sbcseq	r0, r8, r0
    2354:	00010000 	andeq	r0, r1, r0
    2358:	00050c52 	andeq	r0, r5, r2, asr ip
    235c:	00052c00 	andeq	r2, r5, r0, lsl #24
    2360:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    236c:	000000b8 	strheq	r0, [r0], -r8
    2370:	00000504 	andeq	r0, r0, r4, lsl #10
    2374:	9f300002 	svcls	0x00300002
    2378:	00000700 	andeq	r0, r0, r0, lsl #14
    237c:	000007c4 	andeq	r0, r0, r4, asr #15
    2380:	9f300002 	svcls	0x00300002
	...
    238c:	000000b8 	strheq	r0, [r0], -r8
    2390:	00000504 	andeq	r0, r0, r4, lsl #10
    2394:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    2398:	07009fff 			; <UNDEFINED> instruction: 0x07009fff
    239c:	07c40000 	strbeq	r0, [r4, r0]
    23a0:	00040000 	andeq	r0, r4, r0
    23a4:	9fffff0a 	svcls	0x00ffff0a
	...
    23b0:	000000b8 	strheq	r0, [r0], -r8
    23b4:	00000504 	andeq	r0, r0, r4, lsl #10
    23b8:	9f330002 	svcls	0x00330002
    23bc:	00000700 	andeq	r0, r0, r0, lsl #14
    23c0:	000007c4 	andeq	r0, r0, r4, asr #15
    23c4:	9f330002 	svcls	0x00330002
	...
    23d0:	000000b8 	strheq	r0, [r0], -r8
    23d4:	000000cc 	andeq	r0, r0, ip, asr #1
    23d8:	00750008 	rsbseq	r0, r5, r8
    23dc:	00722438 	rsbseq	r2, r2, r8, lsr r4
    23e0:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    23e4:	00d80000 	sbcseq	r0, r8, r0
    23e8:	00010000 	andeq	r0, r1, r0
    23ec:	0000f852 	andeq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    23f0:	00010800 	andeq	r0, r1, r0, lsl #16
    23f4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2400:	000000b8 	strheq	r0, [r0], -r8
    2404:	000004fc 	strdeq	r0, [r0], -ip
    2408:	8c910003 	ldchi	0, cr0, [r1], {3}
    240c:	0007007d 	andeq	r0, r7, sp, ror r0
    2410:	0007c400 	andeq	ip, r7, r0, lsl #8
    2414:	91000300 	mrsls	r0, LR_irq
    2418:	00007d8c 	andeq	r7, r0, ip, lsl #27
    241c:	00000000 	andeq	r0, r0, r0
    2420:	00e80000 	rsceq	r0, r8, r0
    2424:	00ec0000 	rsceq	r0, ip, r0
    2428:	00100000 	andseq	r0, r0, r0
    242c:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    2430:	00e3f003 	rsceq	pc, r3, r3
    2434:	01942240 	orrseq	r2, r4, r0, asr #4
    2438:	9f1aff08 	svcls	0x001aff08
    243c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2440:	00000178 	andeq	r0, r0, r8, ror r1
    2444:	00530001 	subseq	r0, r3, r1
    2448:	70000007 	andvc	r0, r0, r7
    244c:	01000007 	tsteq	r0, r7
    2450:	00005300 	andeq	r5, r0, r0, lsl #6
    2454:	00000000 	andeq	r0, r0, r0
    2458:	00e80000 	rsceq	r0, r8, r0
    245c:	00ec0000 	rsceq	r0, ip, r0
    2460:	00100000 	andseq	r0, r0, r0
    2464:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    2468:	00e3f103 	rsceq	pc, r3, r3, lsl #2
    246c:	01942240 	orrseq	r2, r4, r0, asr #4
    2470:	9f1aff08 	svcls	0x001aff08
    2474:	0000011c 	andeq	r0, r0, ip, lsl r1
    2478:	00000148 	andeq	r0, r0, r8, asr #2
    247c:	00520001 	subseq	r0, r2, r1
    2480:	1c000007 	stcne	0, cr0, [r0], {7}
    2484:	01000007 	tsteq	r0, r7
    2488:	00005200 	andeq	r5, r0, r0, lsl #4
    248c:	00000000 	andeq	r0, r0, r0
    2490:	011c0000 	tsteq	ip, r0
    2494:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2498:	00060000 	andeq	r0, r6, r0
    249c:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    24a0:	07009f1a 	smladeq	r0, sl, pc, r9	; <UNPREDICTABLE>
    24a4:	07280000 	streq	r0, [r8, -r0]!
    24a8:	00060000 	andeq	r0, r6, r0
    24ac:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    24b0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    24b4:	00000000 	andeq	r0, r0, r0
    24b8:	01280000 	teqeq	r8, r0
    24bc:	01400000 	mrseq	r0, (UNDEF: 64)
    24c0:	00170000 	andseq	r0, r7, r0
    24c4:	58030072 	stmdapl	r3, {r1, r4, r5, r6}
    24c8:	22400156 	subcs	r0, r0, #-2147483627	; 0x80000015
    24cc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    24d0:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    24d4:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    24d8:	409f2224 	addsmi	r2, pc, r4, lsr #4
    24dc:	48000001 	stmdami	r0, {r0}
    24e0:	08000001 	stmdaeq	r0, {r0}
    24e4:	35007200 	strcc	r7, [r0, #-512]	; 0xfffffe00
    24e8:	22007024 	andcs	r7, r0, #36	; 0x24
    24ec:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    24f0:	00071400 	andeq	r1, r7, r0, lsl #8
    24f4:	72001700 	andvc	r1, r0, #0, 14
    24f8:	56700300 	ldrbtpl	r0, [r0], -r0, lsl #6
    24fc:	94224001 	strtls	r4, [r2], #-1
    2500:	1aff0801 	bne	fffc450c <IRQ_STACK_BASE+0xbbfc450c>
    2504:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    2508:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    250c:	07149f22 	ldreq	r9, [r4, -r2, lsr #30]
    2510:	071c0000 	ldreq	r0, [ip, -r0]
    2514:	00080000 	andeq	r0, r8, r0
    2518:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    251c:	9f220074 	svcls	0x00220074
	...
    2528:	00000128 	andeq	r0, r0, r8, lsr #2
    252c:	00000140 	andeq	r0, r0, r0, asr #2
    2530:	9f300002 	svcls	0x00300002
    2534:	00000700 	andeq	r0, r0, r0, lsl #14
    2538:	00000714 	andeq	r0, r0, r4, lsl r7
    253c:	9f300002 	svcls	0x00300002
	...
    2548:	00000204 	andeq	r0, r0, r4, lsl #4
    254c:	00000248 	andeq	r0, r0, r8, asr #4
    2550:	9f300002 	svcls	0x00300002
    2554:	00000248 	andeq	r0, r0, r8, asr #4
    2558:	00000260 	andeq	r0, r0, r0, ror #4
    255c:	9091000b 	addsls	r0, r1, fp
    2560:	9101947d 	tstls	r1, sp, ror r4
    2564:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    2568:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    256c:	00050400 	andeq	r0, r5, r0, lsl #8
    2570:	91000b00 	tstls	r0, r0, lsl #22
    2574:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    2578:	231c7c91 	tstcs	ip, #37120	; 0x9100
    257c:	00009f55 	andeq	r9, r0, r5, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2588:	02040000 	andeq	r0, r4, #0
    258c:	00020000 	andeq	r0, r2, r0
    2590:	00009f30 	andeq	r9, r0, r0, lsr pc
    2594:	00000000 	andeq	r0, r0, r0
    2598:	02780000 	rsbseq	r0, r8, #0
    259c:	02b00000 	adcseq	r0, r0, #0
    25a0:	00020000 	andeq	r0, r2, r0
    25a4:	02b09f30 	adcseq	r9, r0, #48, 30	; 0xc0
    25a8:	02cc0000 	sbceq	r0, ip, #0
    25ac:	00020000 	andeq	r0, r2, r0
    25b0:	02cc9f31 	sbceq	r9, ip, #49, 30	; 0xc4
    25b4:	02ec0000 	rsceq	r0, ip, #0
    25b8:	00020000 	andeq	r0, r2, r0
    25bc:	02ec9f32 	rsceq	r9, ip, #50, 30	; 0xc8
    25c0:	030c0000 	movweq	r0, #49152	; 0xc000
    25c4:	00020000 	andeq	r0, r2, r0
    25c8:	030c9f30 	movweq	r9, #53040	; 0xcf30
    25cc:	03280000 	teqeq	r8, #0
    25d0:	00020000 	andeq	r0, r2, r0
    25d4:	03289f31 	teqeq	r8, #49, 30	; 0xc4
    25d8:	03480000 	movteq	r0, #32768	; 0x8000
    25dc:	00020000 	andeq	r0, r2, r0
    25e0:	03489f32 	movteq	r9, #36658	; 0x8f32
    25e4:	03700000 	cmneq	r0, #0
    25e8:	00020000 	andeq	r0, r2, r0
    25ec:	03709f30 	cmneq	r0, #48, 30	; 0xc0
    25f0:	03900000 	orrseq	r0, r0, #0
    25f4:	00020000 	andeq	r0, r2, r0
    25f8:	03909f31 	orrseq	r9, r0, #49, 30	; 0xc4
    25fc:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    2600:	00020000 	andeq	r0, r2, r0
    2604:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    2608:	03d40000 	bicseq	r0, r4, #0
    260c:	00020000 	andeq	r0, r2, r0
    2610:	03d49f30 	bicseq	r9, r4, #48, 30	; 0xc0
    2614:	03f00000 	mvnseq	r0, #0
    2618:	00020000 	andeq	r0, r2, r0
    261c:	03f09f31 	mvnseq	r9, #49, 30	; 0xc4
    2620:	040c0000 	streq	r0, [ip], #-0
    2624:	00020000 	andeq	r0, r2, r0
    2628:	040c9f32 	streq	r9, [ip], #-3890	; 0xfffff0ce
    262c:	04280000 	strteq	r0, [r8], #-0
    2630:	00020000 	andeq	r0, r2, r0
    2634:	04289f30 	strteq	r9, [r8], #-3888	; 0xfffff0d0
    2638:	04440000 	strbeq	r0, [r4], #-0
    263c:	00020000 	andeq	r0, r2, r0
    2640:	04449f31 	strbeq	r9, [r4], #-3889	; 0xfffff0cf
    2644:	04600000 	strbteq	r0, [r0], #-0
    2648:	00020000 	andeq	r0, r2, r0
    264c:	04609f32 	strbteq	r9, [r0], #-3890	; 0xfffff0ce
    2650:	04800000 	streq	r0, [r0], #0
    2654:	00020000 	andeq	r0, r2, r0
    2658:	04809f30 	streq	r9, [r0], #3888	; 0xf30
    265c:	04a00000 	strteq	r0, [r0], #0
    2660:	00020000 	andeq	r0, r2, r0
    2664:	04a09f31 	strteq	r9, [r0], #3889	; 0xf31
    2668:	04c00000 	strbeq	r0, [r0], #0
    266c:	00020000 	andeq	r0, r2, r0
    2670:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    2674:	05040000 	streq	r0, [r4, #-0]
    2678:	00020000 	andeq	r0, r2, r0
    267c:	00009f33 	andeq	r9, r0, r3, lsr pc
    2680:	00000000 	andeq	r0, r0, r0
    2684:	02780000 	rsbseq	r0, r8, #0
    2688:	02ec0000 	rsceq	r0, ip, #0
    268c:	00020000 	andeq	r0, r2, r0
    2690:	02ec9f30 	rsceq	r9, ip, #48, 30	; 0xc0
    2694:	03480000 	movteq	r0, #32768	; 0x8000
    2698:	00020000 	andeq	r0, r2, r0
    269c:	03489f31 	movteq	r9, #36657	; 0x8f31
    26a0:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    26a4:	00020000 	andeq	r0, r2, r0
    26a8:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    26ac:	040c0000 	streq	r0, [ip], #-0
    26b0:	00020000 	andeq	r0, r2, r0
    26b4:	040c9f30 	streq	r9, [ip], #-3888	; 0xfffff0d0
    26b8:	04600000 	strbteq	r0, [r0], #-0
    26bc:	00020000 	andeq	r0, r2, r0
    26c0:	04609f31 	strbteq	r9, [r0], #-3889	; 0xfffff0cf
    26c4:	04c00000 	strbeq	r0, [r0], #0
    26c8:	00020000 	andeq	r0, r2, r0
    26cc:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    26d0:	05040000 	streq	r0, [r4, #-0]
    26d4:	00020000 	andeq	r0, r2, r0
    26d8:	00009f33 	andeq	r9, r0, r3, lsr pc
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	02780000 	rsbseq	r0, r8, #0
    26e4:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    26e8:	00010000 	andeq	r0, r1, r0
    26ec:	0003bc52 	andeq	fp, r3, r2, asr ip
    26f0:	00050400 	andeq	r0, r5, r0, lsl #8
    26f4:	91001200 	mrsls	r1, R8_usr
    26f8:	94067d90 	strls	r7, [r6], #-3472	; 0xfffff270
    26fc:	1aff0801 	bne	fffc4708 <IRQ_STACK_BASE+0xbbfc4708>
    2700:	067d8891 			; <UNDEFINED> instruction: 0x067d8891
    2704:	1f2e301a 	svcne	0x002e301a
    2708:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    270c:	00000000 	andeq	r0, r0, r0
    2710:	00027800 	andeq	r7, r2, r0, lsl #16
    2714:	0002ec00 	andeq	lr, r2, r0, lsl #24
    2718:	59000100 	stmdbpl	r0, {r8}
    271c:	000002ec 	andeq	r0, r0, ip, ror #5
    2720:	00000348 	andeq	r0, r0, r8, asr #6
    2724:	01790003 	cmneq	r9, r3
    2728:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    272c:	0004cc00 	andeq	ip, r4, r0, lsl #24
    2730:	79000300 	stmdbvc	r0, {r8, r9}
    2734:	04cc9f02 	strbeq	r9, [ip], #3842	; 0xf02
    2738:	05040000 	streq	r0, [r4, #-0]
    273c:	00030000 	andeq	r0, r3, r0
    2740:	009f7f79 	addseq	r7, pc, r9, ror pc	; <UNPREDICTABLE>
    2744:	00000000 	andeq	r0, r0, r0
    2748:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    274c:	b0000002 	andlt	r0, r0, r2
    2750:	03000002 	movweq	r0, #2
    2754:	9f687600 	svcls	0x00687600
    2758:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    275c:	000002cc 	andeq	r0, r0, ip, asr #5
    2760:	69760003 	ldmdbvs	r6!, {r0, r1}^
    2764:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2768:	0002ec00 	andeq	lr, r2, r0, lsl #24
    276c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2770:	02ec9f6a 	rsceq	r9, ip, #424	; 0x1a8
    2774:	030c0000 	movweq	r0, #49152	; 0xc000
    2778:	00030000 	andeq	r0, r3, r0
    277c:	0c9f6876 	ldceq	8, cr6, [pc], {118}	; 0x76
    2780:	28000003 	stmdacs	r0, {r0, r1}
    2784:	03000003 	movweq	r0, #3
    2788:	9f697600 	svcls	0x00697600
    278c:	00000328 	andeq	r0, r0, r8, lsr #6
    2790:	00000348 	andeq	r0, r0, r8, asr #6
    2794:	6a760003 	bvs	1d827a8 <STACK_SIZE+0x15827a8>
    2798:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    279c:	00037000 	andeq	r7, r3, r0
    27a0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    27a4:	03709f68 	cmneq	r0, #104, 30	; 0x1a0
    27a8:	03900000 	orrseq	r0, r0, #0
    27ac:	00030000 	andeq	r0, r3, r0
    27b0:	909f6976 	addsls	r6, pc, r6, ror r9	; <UNPREDICTABLE>
    27b4:	78000003 	stmdavc	r0, {r0, r1}
    27b8:	03000004 	movweq	r0, #4
    27bc:	9f6a7600 	svcls	0x006a7600
    27c0:	00000478 	andeq	r0, r0, r8, ror r4
    27c4:	00000504 	andeq	r0, r0, r4, lsl #10
    27c8:	67760003 	ldrbvs	r0, [r6, -r3]!
    27cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27d0:	00000000 	andeq	r0, r0, r0
    27d4:	0003b800 	andeq	fp, r3, r0, lsl #16
    27d8:	00050400 	andeq	r0, r5, r0, lsl #8
    27dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    27e8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    27ec:	0000040c 	andeq	r0, r0, ip, lsl #8
    27f0:	0c590001 	mrrceq	0, 0, r0, r9, cr1
    27f4:	60000004 	andvs	r0, r0, r4
    27f8:	03000004 	movweq	r0, #4
    27fc:	9f017900 	svcls	0x00017900
    2800:	00000460 	andeq	r0, r0, r0, ror #8
    2804:	000004cc 	andeq	r0, r0, ip, asr #9
    2808:	02790003 	rsbseq	r0, r9, #3
    280c:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    2810:	00050400 	andeq	r0, r5, r0, lsl #8
    2814:	79000300 	stmdbvc	r0, {r8, r9}
    2818:	00009f7f 	andeq	r9, r0, pc, ror pc
    281c:	00000000 	andeq	r0, r0, r0
    2820:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    2824:	03d40000 	bicseq	r0, r4, #0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	0003d456 	andeq	sp, r3, r6, asr r4
    2830:	0003f000 	andeq	pc, r3, r0
    2834:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2838:	03f09f01 	mvnseq	r9, #1, 30
    283c:	040c0000 	streq	r0, [ip], #-0
    2840:	00030000 	andeq	r0, r3, r0
    2844:	0c9f0276 	lfmeq	f0, 4, [pc], {118}	; 0x76
    2848:	28000004 	stmdacs	r0, {r2}
    284c:	01000004 	tsteq	r0, r4
    2850:	04285600 	strteq	r5, [r8], #-1536	; 0xfffffa00
    2854:	04440000 	strbeq	r0, [r4], #-0
    2858:	00030000 	andeq	r0, r3, r0
    285c:	449f0176 	ldrmi	r0, [pc], #374	; 2864 <ABORT_STACK_SIZE+0x2464>
    2860:	60000004 	andvs	r0, r0, r4
    2864:	03000004 	movweq	r0, #4
    2868:	9f027600 	svcls	0x00027600
    286c:	00000460 	andeq	r0, r0, r0, ror #8
    2870:	00000478 	andeq	r0, r0, r8, ror r4
    2874:	78560001 	ldmdavc	r6, {r0}^
    2878:	80000004 	andhi	r0, r0, r4
    287c:	03000004 	movweq	r0, #4
    2880:	9f7d7600 	svcls	0x007d7600
	...
    288c:	0000050c 	andeq	r0, r0, ip, lsl #10
    2890:	00000700 	andeq	r0, r0, r0, lsl #14
    2894:	9f300002 	svcls	0x00300002
	...
    28a0:	0000050c 	andeq	r0, r0, ip, lsl #10
    28a4:	00000700 	andeq	r0, r0, r0, lsl #14
    28a8:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    28ac:	00009fff 	strdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    28b0:	00000000 	andeq	r0, r0, r0
    28b4:	050c0000 	streq	r0, [ip, #-0]
    28b8:	07000000 	streq	r0, [r0, -r0]
    28bc:	00020000 	andeq	r0, r2, r0
    28c0:	00009f33 	andeq	r9, r0, r3, lsr pc
    28c4:	00000000 	andeq	r0, r0, r0
    28c8:	050c0000 	streq	r0, [ip, #-0]
    28cc:	052c0000 	streq	r0, [ip, #-0]!
    28d0:	00010000 	andeq	r0, r1, r0
    28d4:	00000055 	andeq	r0, r0, r5, asr r0
    28d8:	00000000 	andeq	r0, r0, r0
    28dc:	00050c00 	andeq	r0, r5, r0, lsl #24
    28e0:	0006fc00 	andeq	pc, r6, r0, lsl #24
    28e4:	91000300 	mrsls	r0, LR_irq
    28e8:	06fc7d8c 	ldrbteq	r7, [ip], ip, lsl #27
    28ec:	07000000 	streq	r0, [r0, -r0]
    28f0:	00070000 	andeq	r0, r7, r0
    28f4:	067ce891 			; <UNDEFINED> instruction: 0x067ce891
    28f8:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    28fc:	00000000 	andeq	r0, r0, r0
    2900:	3c000000 	stccc	0, cr0, [r0], {-0}
    2904:	00000005 	andeq	r0, r0, r5
    2908:	02000007 	andeq	r0, r0, #7
    290c:	009f3000 	addseq	r3, pc, r0
    2910:	00000000 	andeq	r0, r0, r0
    2914:	84000000 	strhi	r0, [r0], #-0
    2918:	ac000005 	stcge	0, cr0, [r0], {5}
    291c:	0b000005 	bleq	2938 <ABORT_STACK_SIZE+0x2538>
    2920:	7d909100 	ldfvcd	f1, [r0]
    2924:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    2928:	9f4b231c 	svcls	0x004b231c
    292c:	000006d8 	ldrdeq	r0, [r0], -r8
    2930:	00000700 	andeq	r0, r0, r0, lsl #14
    2934:	9091000b 	addsls	r0, r1, fp
    2938:	9101947d 	tstls	r1, sp, ror r4
    293c:	4b231c7c 	blmi	8c9b34 <STACK_SIZE+0xc9b34>
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	00058400 	andeq	r8, r5, r0, lsl #8
    294c:	0005b000 	andeq	fp, r5, r0
    2950:	30000200 	andcc	r0, r0, r0, lsl #4
    2954:	0005b09f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
    2958:	0005b800 	andeq	fp, r5, r0, lsl #16
    295c:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2960:	1c7c9100 	ldfnep	f1, [ip], #-0
    2964:	b89f5523 	ldmlt	pc, {r0, r1, r5, r8, sl, ip, lr}	; <UNPREDICTABLE>
    2968:	d4000005 	strle	r0, [r0], #-5
    296c:	08000006 	stmdaeq	r0, {r1, r2}
    2970:	91007600 	tstls	r0, r0, lsl #12
    2974:	54231c7c 	strtpl	r1, [r3], #-3196	; 0xfffff384
    2978:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    297c:	00070000 	andeq	r0, r7, r0
    2980:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2984:	1c7c9100 	ldfnep	f1, [ip], #-0
    2988:	009f5523 	addseq	r5, pc, r3, lsr #10
    298c:	00000000 	andeq	r0, r0, r0
    2990:	dc000000 	stcle	0, cr0, [r0], {-0}
    2994:	20000005 	andcs	r0, r0, r5
    2998:	02000006 	andeq	r0, r0, #6
    299c:	209f3000 	addscs	r3, pc, r0
    29a0:	74000006 	strvc	r0, [r0], #-6
    29a4:	02000006 	andeq	r0, r0, #6
    29a8:	749f3100 	ldrvc	r3, [pc], #256	; 29b0 <ABORT_STACK_SIZE+0x25b0>
    29ac:	d4000006 	strle	r0, [r0], #-6
    29b0:	02000006 	andeq	r0, r0, #6
    29b4:	d49f3200 	ldrle	r3, [pc], #512	; 29bc <ABORT_STACK_SIZE+0x25bc>
    29b8:	00000006 	andeq	r0, r0, r6
    29bc:	02000007 	andeq	r0, r0, #7
    29c0:	009f3300 	addseq	r3, pc, r0, lsl #6
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	dc000000 	stcle	0, cr0, [r0], {-0}
    29cc:	e8000005 	stmda	r0, {r0, r2}
    29d0:	02000005 	andeq	r0, r0, #5
    29d4:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    29d8:	04000005 	streq	r0, [r0], #-5
    29dc:	02000006 	andeq	r0, r0, #6
    29e0:	049f3100 	ldreq	r3, [pc], #256	; 29e8 <ABORT_STACK_SIZE+0x25e8>
    29e4:	20000006 	andcs	r0, r0, r6
    29e8:	02000006 	andeq	r0, r0, #6
    29ec:	209f3200 	addscs	r3, pc, r0, lsl #4
    29f0:	3c000006 	stccc	0, cr0, [r0], {6}
    29f4:	02000006 	andeq	r0, r0, #6
    29f8:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    29fc:	58000006 	stmdapl	r0, {r1, r2}
    2a00:	02000006 	andeq	r0, r0, #6
    2a04:	589f3100 	ldmpl	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    2a08:	74000006 	strvc	r0, [r0], #-6
    2a0c:	02000006 	andeq	r0, r0, #6
    2a10:	749f3200 	ldrvc	r3, [pc], #512	; 2a18 <ABORT_STACK_SIZE+0x2618>
    2a14:	94000006 	strls	r0, [r0], #-6
    2a18:	02000006 	andeq	r0, r0, #6
    2a1c:	949f3000 	ldrls	r3, [pc], #0	; 2a24 <ABORT_STACK_SIZE+0x2624>
    2a20:	b4000006 	strlt	r0, [r0], #-6
    2a24:	02000006 	andeq	r0, r0, #6
    2a28:	b49f3100 	ldrlt	r3, [pc], #256	; 2a30 <ABORT_STACK_SIZE+0x2630>
    2a2c:	d4000006 	strle	r0, [r0], #-6
    2a30:	02000006 	andeq	r0, r0, #6
    2a34:	d49f3200 	ldrle	r3, [pc], #512	; 2a3c <ABORT_STACK_SIZE+0x263c>
    2a38:	00000006 	andeq	r0, r0, r6
    2a3c:	02000007 	andeq	r0, r0, #7
    2a40:	009f3300 	addseq	r3, pc, r0, lsl #6
    2a44:	00000000 	andeq	r0, r0, r0
    2a48:	dc000000 	stcle	0, cr0, [r0], {-0}
    2a4c:	00000005 	andeq	r0, r0, r5
    2a50:	01000007 	tsteq	r0, r7
    2a54:	00005300 	andeq	r5, r0, r0, lsl #6
    2a58:	00000000 	andeq	r0, r0, r0
    2a5c:	05dc0000 	ldrbeq	r0, [ip]
    2a60:	06200000 	strteq	r0, [r0], -r0
    2a64:	00030000 	andeq	r0, r3, r0
    2a68:	209f7f7c 	addscs	r7, pc, ip, ror pc	; <UNPREDICTABLE>
    2a6c:	74000006 	strvc	r0, [r0], #-6
    2a70:	01000006 	tsteq	r0, r6
    2a74:	06745c00 	ldrbteq	r5, [r4], -r0, lsl #24
    2a78:	06e00000 	strbteq	r0, [r0], r0
    2a7c:	00030000 	andeq	r0, r3, r0
    2a80:	e09f017c 	adds	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    2a84:	e4000006 	str	r0, [r0], #-6
    2a88:	03000006 	movweq	r0, #6
    2a8c:	9f027500 	svcls	0x00027500
    2a90:	000006e4 	andeq	r0, r0, r4, ror #13
    2a94:	00000700 	andeq	r0, r0, r0, lsl #14
    2a98:	7e7c0003 	cdpvc	0, 7, cr0, cr12, cr3, {0}
    2a9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2aa0:	00000000 	andeq	r0, r0, r0
    2aa4:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2aa8:	0005e800 	andeq	lr, r5, r0, lsl #16
    2aac:	50000100 	andpl	r0, r0, r0, lsl #2
    2ab0:	000005e8 	andeq	r0, r0, r8, ror #11
    2ab4:	00000604 	andeq	r0, r0, r4, lsl #12
    2ab8:	01700003 	cmneq	r0, r3
    2abc:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2ac0:	00062000 	andeq	r2, r6, r0
    2ac4:	70000300 	andvc	r0, r0, r0, lsl #6
    2ac8:	06209f02 	strteq	r9, [r0], -r2, lsl #30
    2acc:	063c0000 	ldrteq	r0, [ip], -r0
    2ad0:	00010000 	andeq	r0, r1, r0
    2ad4:	00063c50 	andeq	r3, r6, r0, asr ip
    2ad8:	00065800 	andeq	r5, r6, r0, lsl #16
    2adc:	70000300 	andvc	r0, r0, r0, lsl #6
    2ae0:	06589f01 	ldrbeq	r9, [r8], -r1, lsl #30
    2ae4:	06740000 	ldrbteq	r0, [r4], -r0
    2ae8:	00030000 	andeq	r0, r3, r0
    2aec:	749f0270 	ldrvc	r0, [pc], #624	; 2af4 <ABORT_STACK_SIZE+0x26f4>
    2af0:	8c000006 	stchi	0, cr0, [r0], {6}
    2af4:	01000006 	tsteq	r0, r6
    2af8:	068c5000 	streq	r5, [ip], r0
    2afc:	06940000 	ldreq	r0, [r4], r0
    2b00:	00030000 	andeq	r0, r3, r0
    2b04:	009f7d70 	addseq	r7, pc, r0, ror sp	; <UNPREDICTABLE>
    2b08:	00000000 	andeq	r0, r0, r0
    2b0c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    2b10:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    2b14:	0100000a 	tsteq	r0, sl
    2b18:	0af85000 	beq	ffe16b20 <IRQ_STACK_BASE+0xbbe16b20>
    2b1c:	0b380000 	bleq	e02b24 <STACK_SIZE+0x602b24>
    2b20:	00060000 	andeq	r0, r6, r0
    2b24:	bfffc07a 	svclt	0x00ffc07a
    2b28:	0b389f5c 	bleq	e2a8a0 <STACK_SIZE+0x62a8a0>
    2b2c:	0b3c0000 	bleq	f02b34 <STACK_SIZE+0x702b34>
    2b30:	00040000 	andeq	r0, r4, r0
    2b34:	9f5001f3 	svcls	0x005001f3
    2b38:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2b3c:	00000b58 	andeq	r0, r0, r8, asr fp
    2b40:	58500001 	ldmdapl	r0, {r0}^
    2b44:	7400000b 	strvc	r0, [r0], #-11
    2b48:	0600000b 	streq	r0, [r0], -fp
    2b4c:	ffc07a00 			; <UNDEFINED> instruction: 0xffc07a00
    2b50:	009f5cbf 			; <UNDEFINED> instruction: 0x009f5cbf
    2b54:	00000000 	andeq	r0, r0, r0
    2b58:	60000000 	andvs	r0, r0, r0
    2b5c:	0800000a 	stmdaeq	r0, {r1, r3}
    2b60:	0100000b 	tsteq	r0, fp
    2b64:	0b3c5900 	bleq	f18f6c <STACK_SIZE+0x718f6c>
    2b68:	0b6c0000 	bleq	1b02b70 <STACK_SIZE+0x1302b70>
    2b6c:	00010000 	andeq	r0, r1, r0
    2b70:	00000059 	andeq	r0, r0, r9, asr r0
    2b74:	00000000 	andeq	r0, r0, r0
    2b78:	000a6000 	andeq	r6, sl, r0
    2b7c:	000a6400 	andeq	r6, sl, r0, lsl #8
    2b80:	91000200 	mrsls	r0, R8_usr
    2b84:	00000054 	andeq	r0, r0, r4, asr r0
    2b88:	00000000 	andeq	r0, r0, r0
    2b8c:	000a6800 	andeq	r6, sl, r0, lsl #16
    2b90:	000ae000 	andeq	lr, sl, r0
    2b94:	5c000100 	stfpls	f0, [r0], {-0}
    2b98:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2b9c:	00000b58 	andeq	r0, r0, r8, asr fp
    2ba0:	005c0001 	subseq	r0, ip, r1
    2ba4:	00000000 	andeq	r0, r0, r0
    2ba8:	74000000 	strvc	r0, [r0], #-0
    2bac:	9400000b 	strls	r0, [r0], #-11
    2bb0:	0100000b 	tsteq	r0, fp
    2bb4:	0b945100 	bleq	fe516fbc <IRQ_STACK_BASE+0xba516fbc>
    2bb8:	0ba40000 	bleq	fe902bc0 <IRQ_STACK_BASE+0xba902bc0>
    2bbc:	00040000 	andeq	r0, r4, r0
    2bc0:	9f5101f3 	svcls	0x005101f3
	...
    2bcc:	00000ba4 	andeq	r0, r0, r4, lsr #23
    2bd0:	00000bc8 	andeq	r0, r0, r8, asr #23
    2bd4:	c8500001 	ldmdagt	r0, {r0}^
    2bd8:	cc00000b 	stcgt	0, cr0, [r0], {11}
    2bdc:	0400000b 	streq	r0, [r0], #-11
    2be0:	5001f300 	andpl	pc, r1, r0, lsl #6
    2be4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2be8:	00000000 	andeq	r0, r0, r0
    2bec:	000ba400 	andeq	sl, fp, r0, lsl #8
    2bf0:	000bc000 	andeq	ip, fp, r0
    2bf4:	51000100 	mrspl	r0, (UNDEF: 16)
    2bf8:	00000bc0 	andeq	r0, r0, r0, asr #23
    2bfc:	00000bcc 	andeq	r0, r0, ip, asr #23
    2c00:	01f30004 	mvnseq	r0, r4
    2c04:	00009f51 	andeq	r9, r0, r1, asr pc
    2c08:	00000000 	andeq	r0, r0, r0
    2c0c:	0bcc0000 	bleq	ff302c14 <IRQ_STACK_BASE+0xbb302c14>
    2c10:	0be80000 	bleq	ffa02c18 <IRQ_STACK_BASE+0xbba02c18>
    2c14:	00010000 	andeq	r0, r1, r0
    2c18:	000be850 	andeq	lr, fp, r0, asr r8
    2c1c:	000bf000 	andeq	pc, fp, r0
    2c20:	f3000400 	vshl.u8	d0, d0, d0
    2c24:	009f5001 	addseq	r5, pc, r1
    2c28:	00000000 	andeq	r0, r0, r0
    2c2c:	20000000 	andcs	r0, r0, r0
    2c30:	3000000c 	andcc	r0, r0, ip
    2c34:	0200000c 	andeq	r0, r0, #12
    2c38:	309f3000 	addscc	r3, pc, r0
    2c3c:	6000000c 	andvs	r0, r0, ip
    2c40:	0100000c 	tsteq	r0, ip
    2c44:	00005300 	andeq	r5, r0, r0, lsl #6
    2c48:	00000000 	andeq	r0, r0, r0
    2c4c:	0bf00000 	bleq	ffc02c54 <IRQ_STACK_BASE+0xbbc02c54>
    2c50:	0c200000 	stceq	0, cr0, [r0], #-0
    2c54:	00020000 	andeq	r0, r2, r0
    2c58:	0c209f30 	stceq	15, cr9, [r0], #-192	; 0xffffff40
    2c5c:	0c700000 	ldcleq	0, cr0, [r0], #-0
    2c60:	00010000 	andeq	r0, r1, r0
    2c64:	00000056 	andeq	r0, r0, r6, asr r0
    2c68:	00000000 	andeq	r0, r0, r0
    2c6c:	000c3000 	andeq	r3, ip, r0
    2c70:	000c6000 	andeq	r6, ip, r0
    2c74:	30000200 	andcc	r0, r0, r0, lsl #4
    2c78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c7c:	00000000 	andeq	r0, r0, r0
    2c80:	000c3000 	andeq	r3, ip, r0
    2c84:	000c3c00 	andeq	r3, ip, r0, lsl #24
    2c88:	53000100 	movwpl	r0, #256	; 0x100
    2c8c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2c90:	00000c60 	andeq	r0, r0, r0, ror #24
    2c94:	7f730003 	svcvc	0x00730003
    2c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c9c:	00000000 	andeq	r0, r0, r0
    2ca0:	000c7800 	andeq	r7, ip, r0, lsl #16
    2ca4:	000ca800 	andeq	sl, ip, r0, lsl #16
    2ca8:	50000100 	andpl	r0, r0, r0, lsl #2
    2cac:	00000ca8 	andeq	r0, r0, r8, lsr #25
    2cb0:	00000d00 	andeq	r0, r0, r0, lsl #26
    2cb4:	01f30004 	mvnseq	r0, r4
    2cb8:	00009f50 	andeq	r9, r0, r0, asr pc
    2cbc:	00000000 	andeq	r0, r0, r0
    2cc0:	0ca80000 	stceq	0, cr0, [r8]
    2cc4:	0cb80000 	ldceq	0, cr0, [r8]
    2cc8:	00020000 	andeq	r0, r2, r0
    2ccc:	0cb89f30 	ldceq	15, cr9, [r8], #192	; 0xc0
    2cd0:	0ce80000 	stcleq	0, cr0, [r8]
    2cd4:	00010000 	andeq	r0, r1, r0
    2cd8:	00000053 	andeq	r0, r0, r3, asr r0
    2cdc:	00000000 	andeq	r0, r0, r0
    2ce0:	000c7800 	andeq	r7, ip, r0, lsl #16
    2ce4:	000ca800 	andeq	sl, ip, r0, lsl #16
    2ce8:	30000200 	andcc	r0, r0, r0, lsl #4
    2cec:	000ca89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    2cf0:	000cf800 	andeq	pc, ip, r0, lsl #16
    2cf4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2d00:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2d04:	00000cc4 	andeq	r0, r0, r4, asr #25
    2d08:	c4530001 	ldrbgt	r0, [r3], #-1
    2d0c:	e800000c 	stmda	r0, {r2, r3}
    2d10:	0300000c 	movweq	r0, #12
    2d14:	9f7f7300 	svcls	0x007f7300
	...
    2d20:	00000d14 	andeq	r0, r0, r4, lsl sp
    2d24:	00000d44 	andeq	r0, r0, r4, asr #26
    2d28:	44510001 	ldrbmi	r0, [r1], #-1
    2d2c:	b800000d 	stmdalt	r0, {r0, r2, r3}
    2d30:	0200000d 	andeq	r0, r0, #13
    2d34:	00549100 	subseq	r9, r4, r0, lsl #2
    2d38:	00000000 	andeq	r0, r0, r0
    2d3c:	14000000 	strne	r0, [r0], #-0
    2d40:	4400000d 	strmi	r0, [r0], #-13
    2d44:	0100000d 	tsteq	r0, sp
    2d48:	0d445200 	sfmeq	f5, 2, [r4, #-0]
    2d4c:	0db80000 	ldceq	0, cr0, [r8]
    2d50:	00040000 	andeq	r0, r4, r0
    2d54:	9f5201f3 	svcls	0x005201f3
	...
    2d60:	00000d2c 	andeq	r0, r0, ip, lsr #26
    2d64:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    2d68:	00570001 	subseq	r0, r7, r1
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	2c000000 	stccs	0, cr0, [r0], {-0}
    2d74:	b400000d 	strlt	r0, [r0], #-13
    2d78:	0100000d 	tsteq	r0, sp
    2d7c:	00005a00 	andeq	r5, r0, r0, lsl #20
    2d80:	00000000 	andeq	r0, r0, r0
    2d84:	0d440000 	stcleq	0, cr0, [r4, #-0]
    2d88:	0d600000 	stcleq	0, cr0, [r0, #-0]
    2d8c:	00020000 	andeq	r0, r2, r0
    2d90:	0d609f30 	stcleq	15, cr9, [r0, #-192]!	; 0xffffff40
    2d94:	0d980000 	ldceq	0, cr0, [r8]
    2d98:	00010000 	andeq	r0, r1, r0
    2d9c:	00000053 	andeq	r0, r0, r3, asr r0
    2da0:	00000000 	andeq	r0, r0, r0
    2da4:	000d2c00 	andeq	r2, sp, r0, lsl #24
    2da8:	000d4400 	andeq	r4, sp, r0, lsl #8
    2dac:	30000200 	andcc	r0, r0, r0, lsl #4
    2db0:	000d449f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    2db4:	000dac00 	andeq	sl, sp, r0, lsl #24
    2db8:	59000100 	stmdbpl	r0, {r8}
	...
    2dc4:	00000d6c 	andeq	r0, r0, ip, ror #26
    2dc8:	00000d78 	andeq	r0, r0, r8, ror sp
    2dcc:	04710002 	ldrbteq	r0, [r1], #-2
    2dd0:	00000d78 	andeq	r0, r0, r8, ror sp
    2dd4:	00000d90 	muleq	r0, r0, sp
    2dd8:	02710002 	rsbseq	r0, r1, #2
    2ddc:	00000d90 	muleq	r0, r0, sp
    2de0:	00000d98 	muleq	r0, r8, sp
    2de4:	00540001 	subseq	r0, r4, r1
    2de8:	00000000 	andeq	r0, r0, r0
    2dec:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2df0:	8400000d 	strhi	r0, [r0], #-13
    2df4:	0100000d 	tsteq	r0, sp
    2df8:	0d845500 	cfstr32eq	mvfx5, [r4]
    2dfc:	0d980000 	ldceq	0, cr0, [r8]
    2e00:	00080000 	andeq	r0, r8, r0
    2e04:	00730070 	rsbseq	r0, r3, r0, ror r0
    2e08:	9f1c3122 	svcls	0x001c3122
	...
    2e14:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    2e18:	00000de4 	andeq	r0, r0, r4, ror #27
    2e1c:	e4510001 	ldrb	r0, [r1], #-1
    2e20:	4400000d 	strmi	r0, [r0], #-13
    2e24:	0400000e 	streq	r0, [r0], #-14
    2e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2e30:	00000000 	andeq	r0, r0, r0
    2e34:	000db800 	andeq	fp, sp, r0, lsl #16
    2e38:	000de400 	andeq	lr, sp, r0, lsl #8
    2e3c:	52000100 	andpl	r0, r0, #0, 2
    2e40:	00000de4 	andeq	r0, r0, r4, ror #27
    2e44:	00000e44 	andeq	r0, r0, r4, asr #28
    2e48:	01f30004 	mvnseq	r0, r4
    2e4c:	00009f52 	andeq	r9, r0, r2, asr pc
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	0db80000 	ldceq	0, cr0, [r8]
    2e58:	0de40000 	stcleq	0, cr0, [r4]
    2e5c:	00010000 	andeq	r0, r1, r0
    2e60:	000de453 	andeq	lr, sp, r3, asr r4
    2e64:	000e4400 	andeq	r4, lr, r0, lsl #8
    2e68:	f3000400 	vshl.u8	d0, d0, d0
    2e6c:	009f5301 	addseq	r5, pc, r1, lsl #6
    2e70:	00000000 	andeq	r0, r0, r0
    2e74:	e4000000 	str	r0, [r0], #-0
    2e78:	f800000d 			; <UNDEFINED> instruction: 0xf800000d
    2e7c:	0200000d 	andeq	r0, r0, #13
    2e80:	009f3000 	addseq	r3, pc, r0
    2e84:	00000000 	andeq	r0, r0, r0
    2e88:	c4000000 	strgt	r0, [r0], #-0
    2e8c:	e400000d 	str	r0, [r0], #-13
    2e90:	0200000d 	andeq	r0, r0, #13
    2e94:	e49f3000 	ldr	r3, [pc], #0	; 2e9c <ABORT_STACK_SIZE+0x2a9c>
    2e98:	2800000d 	stmdacs	r0, {r0, r2, r3}
    2e9c:	0700000e 	streq	r0, [r0, -lr]
    2ea0:	f3007100 	vrhadd.u8	d7, d0, d0
    2ea4:	9f1c5101 	svcls	0x001c5101
    2ea8:	00000e28 	andeq	r0, r0, r8, lsr #28
    2eac:	00000e2c 	andeq	r0, r0, ip, lsr #28
    2eb0:	00710009 	rsbseq	r0, r1, r9
    2eb4:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    2eb8:	2c9f0123 	ldfcss	f0, [pc], {35}	; 0x23
    2ebc:	3800000e 	stmdacc	r0, {r1, r2, r3}
    2ec0:	0700000e 	streq	r0, [r0, -lr]
    2ec4:	f3007100 	vrhadd.u8	d7, d0, d0
    2ec8:	9f1c5101 	svcls	0x001c5101
	...
    2ed4:	00000e00 	andeq	r0, r0, r0, lsl #28
    2ed8:	00000e20 	andeq	r0, r0, r0, lsr #28
    2edc:	00740002 	rsbseq	r0, r4, r2
    2ee0:	00000e20 	andeq	r0, r0, r0, lsr #28
    2ee4:	00000e28 	andeq	r0, r0, r8, lsr #28
    2ee8:	00560001 	subseq	r0, r6, r1
	...
    2ef4:	2800000e 	stmdacs	r0, {r1, r2, r3}
    2ef8:	0100000e 	tsteq	r0, lr
    2efc:	00005100 	andeq	r5, r0, r0, lsl #2
    2f00:	00000000 	andeq	r0, r0, r0
    2f04:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2f08:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2f0c:	00010000 	andeq	r0, r1, r0
    2f10:	000e1452 	andeq	r1, lr, r2, asr r4
    2f14:	000e2800 	andeq	r2, lr, r0, lsl #16
    2f18:	72000300 	andvc	r0, r0, #0, 6
    2f1c:	00009f7f 	andeq	r9, r0, pc, ror pc
    2f20:	00000000 	andeq	r0, r0, r0
    2f24:	0ea00000 	cdpeq	0, 10, cr0, cr0, cr0, {0}
    2f28:	0eb40000 	cdpeq	0, 11, cr0, cr4, cr0, {0}
    2f2c:	00060000 	andeq	r0, r6, r0
    2f30:	51049350 	tstpl	r4, r0, asr r3
    2f34:	0eb40493 	mrceq	4, 5, r0, cr4, cr3, {4}
    2f38:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    2f3c:	00050000 	andeq	r0, r5, r0
    2f40:	93029090 	movwls	r9, #8336	; 0x2090
    2f44:	00000008 	andeq	r0, r0, r8
    2f48:	00000000 	andeq	r0, r0, r0
    2f4c:	000ee000 	andeq	lr, lr, r0
    2f50:	000ef800 	andeq	pc, lr, r0, lsl #16
    2f54:	50000100 	andpl	r0, r0, r0, lsl #2
    2f58:	00000ef8 	strdeq	r0, [r0], -r8
    2f5c:	00001024 	andeq	r1, r0, r4, lsr #32
    2f60:	00580001 	subseq	r0, r8, r1
    2f64:	00000000 	andeq	r0, r0, r0
    2f68:	e0000000 	and	r0, r0, r0
    2f6c:	2800000e 	stmdacs	r0, {r1, r2, r3}
    2f70:	0100000f 	tsteq	r0, pc
    2f74:	0f285100 	svceq	0x00285100
    2f78:	10240000 	eorne	r0, r4, r0
    2f7c:	00020000 	andeq	r0, r2, r0
    2f80:	0000487b 	andeq	r4, r0, fp, ror r8
    2f84:	00000000 	andeq	r0, r0, r0
    2f88:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    2f8c:	0f740000 	svceq	0x00740000
    2f90:	00010000 	andeq	r0, r1, r0
    2f94:	000f7452 	andeq	r7, pc, r2, asr r4	; <UNPREDICTABLE>
    2f98:	000f7f00 	andeq	r7, pc, r0, lsl #30
    2f9c:	51000100 	mrspl	r0, (UNDEF: 16)
    2fa0:	00000f7f 	andeq	r0, r0, pc, ror pc
    2fa4:	00001024 	andeq	r1, r0, r4, lsr #32
    2fa8:	01f30004 	mvnseq	r0, r4
    2fac:	00009f52 	andeq	r9, r0, r2, asr pc
    2fb0:	00000000 	andeq	r0, r0, r0
    2fb4:	0f900000 	svceq	0x00900000
    2fb8:	0fac0000 	svceq	0x00ac0000
    2fbc:	00020000 	andeq	r0, r2, r0
    2fc0:	0fac9f30 	svceq	0x00ac9f30
    2fc4:	0fbc0000 	svceq	0x00bc0000
    2fc8:	00010000 	andeq	r0, r1, r0
    2fcc:	000fbc52 	andeq	fp, pc, r2, asr ip	; <UNPREDICTABLE>
    2fd0:	000ff800 	andeq	pc, pc, r0, lsl #16
    2fd4:	72000300 	andvc	r0, r0, #0, 6
    2fd8:	0ff89f7f 	svceq	0x00f89f7f
    2fdc:	100c0000 	andne	r0, ip, r0
    2fe0:	00010000 	andeq	r0, r1, r0
    2fe4:	00000052 	andeq	r0, r0, r2, asr r0
    2fe8:	00000000 	andeq	r0, r0, r0
    2fec:	000f8000 	andeq	r8, pc, r0
    2ff0:	000f8400 	andeq	r8, pc, r0, lsl #8
    2ff4:	7a000300 	bvc	3bfc <ABORT_STACK_SIZE+0x37fc>
    2ff8:	0f849f7f 	svceq	0x00849f7f
    2ffc:	10140000 	andsne	r0, r4, r0
    3000:	00010000 	andeq	r0, r1, r0
    3004:	0010145a 	andseq	r1, r0, sl, asr r4
    3008:	00101800 	andseq	r1, r0, r0, lsl #16
    300c:	7a000300 	bvc	3c14 <ABORT_STACK_SIZE+0x3814>
    3010:	00009f01 	andeq	r9, r0, r1, lsl #30
    3014:	00000000 	andeq	r0, r0, r0
    3018:	0fac0000 	svceq	0x00ac0000
    301c:	0fcc0000 	svceq	0x00cc0000
    3020:	00240000 	eoreq	r0, r4, r0
    3024:	01940173 	orrseq	r0, r4, r3, ror r1
    3028:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    302c:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    3030:	01940073 	orrseq	r0, r4, r3, ror r0
    3034:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    3038:	0273221a 	rsbseq	r2, r3, #-1610612735	; 0xa0000001
    303c:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    3040:	1aff081a 	bne	fffc50b0 <IRQ_STACK_BASE+0xbbfc50b0>
    3044:	9f222438 	svcls	0x00222438
    3048:	00000fcc 	andeq	r0, r0, ip, asr #31
    304c:	00000ffc 	strdeq	r0, [r0], -ip
    3050:	7e730024 	cdpvc	0, 7, cr0, cr3, cr4, {1}
    3054:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    3058:	1aff081a 	bne	fffc50c8 <IRQ_STACK_BASE+0xbbfc50c8>
    305c:	7d732433 	cfldrdvc	mvd2, [r3, #-204]!	; 0xffffff34
    3060:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    3064:	221aff08 	andscs	pc, sl, #8, 30
    3068:	01947f73 	orrseq	r7, r4, r3, ror pc
    306c:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    3070:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3074:	00009f22 	andeq	r9, r0, r2, lsr #30
    3078:	00000000 	andeq	r0, r0, r0
    307c:	0efc0000 	cdpeq	0, 15, cr0, cr12, cr0, {0}
    3080:	0f600000 	svceq	0x00600000
    3084:	00030000 	andeq	r0, r3, r0
    3088:	609f0a72 	addsvs	r0, pc, r2, ror sl	; <UNPREDICTABLE>
    308c:	7400000f 	strvc	r0, [r0], #-15
    3090:	0300000f 	movweq	r0, #15
    3094:	9f167200 	svcls	0x00167200
    3098:	00000f74 	andeq	r0, r0, r4, ror pc
    309c:	00000f7f 	andeq	r0, r0, pc, ror pc
    30a0:	16710003 	ldrbtne	r0, [r1], -r3
    30a4:	000f7f9f 	muleq	pc, pc, pc	; <UNPREDICTABLE>
    30a8:	00102400 	andseq	r2, r0, r0, lsl #8
    30ac:	f3000600 	vmax.u8	d0, d0, d0
    30b0:	16235201 	strtne	r5, [r3], -r1, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	000f6000 	andeq	r6, pc, r0
    30c0:	000fac00 	andeq	sl, pc, r0, lsl #24
    30c4:	59000100 	stmdbpl	r0, {r8}
    30c8:	00000fac 	andeq	r0, r0, ip, lsr #31
    30cc:	00000fcc 	andeq	r0, r0, ip, asr #31
    30d0:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
    30d4:	f800000f 			; <UNDEFINED> instruction: 0xf800000f
    30d8:	0300000f 	movweq	r0, #15
    30dc:	9f7d7300 	svcls	0x007d7300
    30e0:	00000ff8 	strdeq	r0, [r0], -r8
    30e4:	0000100c 	andeq	r1, r0, ip
    30e8:	18530001 	ldmdane	r3, {r0}^
    30ec:	24000010 	strcs	r0, [r0], #-16
    30f0:	01000010 	tsteq	r0, r0, lsl r0
    30f4:	00005900 	andeq	r5, r0, r0, lsl #18
    30f8:	00000000 	andeq	r0, r0, r0
    30fc:	0f600000 	svceq	0x00600000
    3100:	0f840000 	svceq	0x00840000
    3104:	00010000 	andeq	r0, r1, r0
    3108:	000f845a 	andeq	r8, pc, sl, asr r4	; <UNPREDICTABLE>
    310c:	000f9000 	andeq	r9, pc, r0
    3110:	7a000300 	bvc	3d18 <ABORT_STACK_SIZE+0x3918>
    3114:	00009f01 	andeq	r9, r0, r1, lsl #30
    3118:	00000000 	andeq	r0, r0, r0
    311c:	0f7c0000 	svceq	0x007c0000
    3120:	0f7f0000 	svceq	0x007f0000
    3124:	00010000 	andeq	r0, r1, r0
    3128:	000f7f5c 	andeq	r7, pc, ip, asr pc	; <UNPREDICTABLE>
    312c:	00102400 	andseq	r2, r0, r0, lsl #8
    3130:	7b000200 	blvc	3938 <ABORT_STACK_SIZE+0x3538>
    3134:	00000050 	andeq	r0, r0, r0, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	000ff800 	andeq	pc, pc, r0, lsl #16
    3140:	00100c00 	andseq	r0, r0, r0, lsl #24
    3144:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3150:	00001024 	andeq	r1, r0, r4, lsr #32
    3154:	00001058 	andeq	r1, r0, r8, asr r0
    3158:	58500001 	ldmdapl	r0, {r0}^
    315c:	ec000010 	stc	0, cr0, [r0], {16}
    3160:	03000013 	movweq	r0, #19
    3164:	7fac9100 	svcvc	0x00ac9100
	...
    3170:	00001024 	andeq	r1, r0, r4, lsr #32
    3174:	0000104c 	andeq	r1, r0, ip, asr #32
    3178:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    317c:	84000010 	strhi	r0, [r0], #-16
    3180:	01000011 	tsteq	r0, r1, lsl r0
    3184:	11845900 	orrne	r5, r4, r0, lsl #18
    3188:	131c0000 	tstne	ip, #0
    318c:	00040000 	andeq	r0, r4, r0
    3190:	9f5101f3 	svcls	0x005101f3
    3194:	0000131c 	andeq	r1, r0, ip, lsl r3
    3198:	000013ec 	andeq	r1, r0, ip, ror #7
    319c:	00590001 	subseq	r0, r9, r1
    31a0:	00000000 	andeq	r0, r0, r0
    31a4:	24000000 	strcs	r0, [r0], #-0
    31a8:	70000010 	andvc	r0, r0, r0, lsl r0
    31ac:	01000010 	tsteq	r0, r0, lsl r0
    31b0:	10705200 	rsbsne	r5, r0, r0, lsl #4
    31b4:	13ec0000 	mvnne	r0, #0
    31b8:	00030000 	andeq	r0, r3, r0
    31bc:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    31c0:	00000000 	andeq	r0, r0, r0
    31c4:	24000000 	strcs	r0, [r0], #-0
    31c8:	8c000010 	stchi	0, cr0, [r0], {16}
    31cc:	01000010 	tsteq	r0, r0, lsl r0
    31d0:	108c5300 	addne	r5, ip, r0, lsl #6
    31d4:	13ec0000 	mvnne	r0, #0
    31d8:	00030000 	andeq	r0, r3, r0
    31dc:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    31e0:	00000000 	andeq	r0, r0, r0
    31e4:	24000000 	strcs	r0, [r0], #-0
    31e8:	90000010 	andls	r0, r0, r0, lsl r0
    31ec:	02000010 	andeq	r0, r0, #16
    31f0:	90009100 	andls	r9, r0, r0, lsl #2
    31f4:	a0000010 	andge	r0, r0, r0, lsl r0
    31f8:	01000010 	tsteq	r0, r0, lsl r0
    31fc:	10a05300 	adcne	r5, r0, r0, lsl #6
    3200:	10d40000 	sbcsne	r0, r4, r0
    3204:	00120000 	andseq	r0, r2, r0
    3208:	01940874 	orrseq	r0, r4, r4, ror r8
    320c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3210:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    3214:	1aff0801 	bne	fffc5220 <IRQ_STACK_BASE+0xbbfc5220>
    3218:	10d49f22 	sbcsne	r9, r4, r2, lsr #30
    321c:	11840000 	orrne	r0, r4, r0
    3220:	004e0000 	subeq	r0, lr, r0
    3224:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3228:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    322c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3230:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3234:	221aff08 	andscs	pc, sl, #8, 30
    3238:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    323c:	f0032431 			; <UNDEFINED> instruction: 0xf0032431
    3240:	224000e3 	subcs	r0, r0, #227	; 0xe3
    3244:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3248:	9124381a 	teqls	r4, sl, lsl r8
    324c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3250:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3254:	911e5e08 	tstls	lr, r8, lsl #28
    3258:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    325c:	0a221aff 	beq	889e60 <STACK_SIZE+0x89e60>
    3260:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3264:	e3f10324 	mvns	r0, #36, 6	; 0x90000000
    3268:	94224000 	strtls	r4, [r2], #-0
    326c:	1aff0801 	bne	fffc5278 <IRQ_STACK_BASE+0xbbfc5278>
    3270:	131c9f22 	tstne	ip, #34, 30	; 0x88
    3274:	13340000 	teqne	r4, #0
    3278:	00120000 	andseq	r0, r2, r0
    327c:	01940874 	orrseq	r0, r4, r4, ror r8
    3280:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3284:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    3288:	1aff0801 	bne	fffc5294 <IRQ_STACK_BASE+0xbbfc5294>
    328c:	13349f22 	teqne	r4, #34, 30	; 0x88
    3290:	13ec0000 	mvnne	r0, #0
    3294:	004e0000 	subeq	r0, lr, r0
    3298:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    329c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    32a0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    32a4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    32a8:	221aff08 	andscs	pc, sl, #8, 30
    32ac:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    32b0:	f0032431 			; <UNDEFINED> instruction: 0xf0032431
    32b4:	224000e3 	subcs	r0, r0, #227	; 0xe3
    32b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    32bc:	9124381a 	teqls	r4, sl, lsl r8
    32c0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    32c4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    32c8:	911e5e08 	tstls	lr, r8, lsl #28
    32cc:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    32d0:	0a221aff 	beq	889ed4 <STACK_SIZE+0x89ed4>
    32d4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    32d8:	e3f10324 	mvns	r0, #36, 6	; 0x90000000
    32dc:	94224000 	strtls	r4, [r2], #-0
    32e0:	1aff0801 	bne	fffc52ec <IRQ_STACK_BASE+0xbbfc52ec>
    32e4:	00009f22 	andeq	r9, r0, r2, lsr #30
    32e8:	00000000 	andeq	r0, r0, r0
    32ec:	10800000 	addne	r0, r0, r0
    32f0:	10880000 	addne	r0, r8, r0
    32f4:	00100000 	andseq	r0, r0, r0
    32f8:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    32fc:	00e3f003 	rsceq	pc, r3, r3
    3300:	01942240 	orrseq	r2, r4, r0, asr #4
    3304:	9f1aff08 	svcls	0x001aff08
    3308:	00001088 	andeq	r1, r0, r8, lsl #1
    330c:	000010a4 	andeq	r1, r0, r4, lsr #1
    3310:	78910026 	ldmvc	r1, {r1, r2, r5}
    3314:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3318:	7825fc09 	stmdavc	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    331c:	78911e00 	ldmvc	r1, {r9, sl, fp, ip}
    3320:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3324:	bf0a221a 	svclt	0x000a221a
    3328:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    332c:	00e3f003 	rsceq	pc, r3, r3
    3330:	01942240 	orrseq	r2, r4, r0, asr #4
    3334:	9f1aff08 	svcls	0x001aff08
    3338:	000010a4 	andeq	r1, r0, r4, lsr #1
    333c:	000010b0 	strheq	r1, [r0], -r0
    3340:	78910026 	ldmvc	r1, {r1, r2, r5}
    3344:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3348:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    334c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3350:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3354:	bf0a221a 	svclt	0x000a221a
    3358:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    335c:	00e3f003 	rsceq	pc, r3, r3
    3360:	01942240 	orrseq	r2, r4, r0, asr #4
    3364:	9f1aff08 	svcls	0x001aff08
    3368:	000010b0 	strheq	r1, [r0], -r0
    336c:	00001118 	andeq	r1, r0, r8, lsl r1
    3370:	18530001 	ldmdane	r3, {r0}^
    3374:	58000011 	stmdapl	r0, {r0, r4}
    3378:	5f000011 	svcpl	0x00000011
    337c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3380:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3384:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3388:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    338c:	1aff0801 	bne	fffc5398 <IRQ_STACK_BASE+0xbbfc5398>
    3390:	3bbf0a22 	blcc	fefc5c20 <IRQ_STACK_BASE+0xbafc5c20>
    3394:	0324311c 	teqeq	r4, #28, 2
    3398:	4000e3f0 	strdmi	lr, [r0], -r0
    339c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    33a0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    33a4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    33a8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    33ac:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    33b0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    33b4:	221aff08 	andscs	pc, sl, #8, 30
    33b8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    33bc:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    33c0:	224000e3 	subcs	r0, r0, #227	; 0xe3
    33c4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    33c8:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    33cc:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3cf8 <ABORT_STACK_SIZE+0x38f8>
    33d0:	23220077 	teqcs	r2, #119	; 0x77
    33d4:	01940aa0 	orrseq	r0, r4, r0, lsr #21
    33d8:	9f1aff08 	svcls	0x001aff08
    33dc:	00001158 	andeq	r1, r0, r8, asr r1
    33e0:	00001184 	andeq	r1, r0, r4, lsl #3
    33e4:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    33e8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    33ec:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    33f0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    33f4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    33f8:	bf0a221a 	svclt	0x000a221a
    33fc:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3400:	00e3f003 	rsceq	pc, r3, r3
    3404:	01942240 	orrseq	r2, r4, r0, asr #4
    3408:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    340c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3410:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3414:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3418:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    341c:	1aff0801 	bne	fffc5428 <IRQ_STACK_BASE+0xbbfc5428>
    3420:	3bbf0a22 	blcc	fefc5cb0 <IRQ_STACK_BASE+0xbafc5cb0>
    3424:	0324311c 	teqeq	r4, #28, 2
    3428:	4000e3f1 	strdmi	lr, [r0], -r1
    342c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3430:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3434:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3438:	28f80325 	ldmcs	r8!, {r0, r2, r5, r8, r9}^
    343c:	94224001 	strtls	r4, [r2], #-1
    3440:	1aff0801 	bne	fffc544c <IRQ_STACK_BASE+0xbbfc544c>
    3444:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3448:	00139800 	andseq	r9, r3, r0, lsl #16
    344c:	53000100 	movwpl	r0, #256	; 0x100
    3450:	00001398 	muleq	r0, r8, r3
    3454:	000013ec 	andeq	r1, r0, ip, ror #7
    3458:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    345c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3460:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3464:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3468:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    346c:	bf0a221a 	svclt	0x000a221a
    3470:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3474:	00e3f003 	rsceq	pc, r3, r3
    3478:	01942240 	orrseq	r2, r4, r0, asr #4
    347c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3480:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3484:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3488:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    348c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3490:	1aff0801 	bne	fffc549c <IRQ_STACK_BASE+0xbbfc549c>
    3494:	3bbf0a22 	blcc	fefc5d24 <IRQ_STACK_BASE+0xbafc5d24>
    3498:	0324311c 	teqeq	r4, #28, 2
    349c:	4000e3f1 	strdmi	lr, [r0], -r1
    34a0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    34a4:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    34a8:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    34ac:	28f80325 	ldmcs	r8!, {r0, r2, r5, r8, r9}^
    34b0:	94224001 	strtls	r4, [r2], #-1
    34b4:	1aff0801 	bne	fffc54c0 <IRQ_STACK_BASE+0xbbfc54c0>
    34b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00108000 	andseq	r8, r0, r0
    34c4:	00108800 	andseq	r8, r0, r0, lsl #16
    34c8:	72001000 	andvc	r1, r0, #0
    34cc:	03243100 	teqeq	r4, #0, 2
    34d0:	4000e3f1 	strdmi	lr, [r0], -r1
    34d4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    34d8:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    34dc:	a4000010 	strge	r0, [r0], #-16
    34e0:	26000010 			; <UNDEFINED> instruction: 0x26000010
    34e4:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    34e8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    34ec:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    34f0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    34f4:	1aff0801 	bne	fffc5500 <IRQ_STACK_BASE+0xbbfc5500>
    34f8:	3bbf0a22 	blcc	fefc5d88 <IRQ_STACK_BASE+0xbafc5d88>
    34fc:	0324311c 	teqeq	r4, #28, 2
    3500:	4000e3f1 	strdmi	lr, [r0], -r1
    3504:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3508:	a49f1aff 	ldrge	r1, [pc], #2815	; 3510 <ABORT_STACK_SIZE+0x3110>
    350c:	b4000010 	strlt	r0, [r0], #-16
    3510:	26000010 			; <UNDEFINED> instruction: 0x26000010
    3514:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3518:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    351c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3520:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3524:	1aff0801 	bne	fffc5530 <IRQ_STACK_BASE+0xbbfc5530>
    3528:	3bbf0a22 	blcc	fefc5db8 <IRQ_STACK_BASE+0xbafc5db8>
    352c:	0324311c 	teqeq	r4, #28, 2
    3530:	4000e3f1 	strdmi	lr, [r0], -r1
    3534:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3538:	b49f1aff 	ldrlt	r1, [pc], #2815	; 3540 <ABORT_STACK_SIZE+0x3140>
    353c:	dc000010 	stcle	0, cr0, [r0], {16}
    3540:	01000010 	tsteq	r0, r0, lsl r0
    3544:	10dc5100 	sbcsne	r5, ip, r0, lsl #2
    3548:	11580000 	cmpne	r8, r0
    354c:	005f0000 	subseq	r0, pc, r0
    3550:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3554:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3558:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    355c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3560:	221aff08 	andscs	pc, sl, #8, 30
    3564:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3568:	f0032431 			; <UNDEFINED> instruction: 0xf0032431
    356c:	224000e3 	subcs	r0, r0, #227	; 0xe3
    3570:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3574:	9124381a 	teqls	r4, sl, lsl r8
    3578:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    357c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3580:	911e5e08 	tstls	lr, r8, lsl #28
    3584:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3588:	0a221aff 	beq	88a18c <STACK_SIZE+0x8a18c>
    358c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3590:	e3f10324 	mvns	r0, #36, 6	; 0x90000000
    3594:	94224000 	strtls	r4, [r2], #-0
    3598:	1aff0801 	bne	fffc55a4 <IRQ_STACK_BASE+0xbbfc55a4>
    359c:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    35a0:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    35a4:	b8232200 	stmdalt	r3!, {r9, sp}
    35a8:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    35ac:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    35b0:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    35b4:	5f000011 	svcpl	0x00000011
    35b8:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    35bc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    35c0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    35c4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    35c8:	1aff0801 	bne	fffc55d4 <IRQ_STACK_BASE+0xbbfc55d4>
    35cc:	3bbf0a22 	blcc	fefc5e5c <IRQ_STACK_BASE+0xbafc5e5c>
    35d0:	0324311c 	teqeq	r4, #28, 2
    35d4:	4000e3f0 	strdmi	lr, [r0], -r0
    35d8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    35dc:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    35e0:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    35e4:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    35e8:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    35ec:	01947891 			; <UNDEFINED> instruction: 0x01947891
    35f0:	221aff08 	andscs	pc, sl, #8, 30
    35f4:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    35f8:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    35fc:	224000e3 	subcs	r0, r0, #227	; 0xe3
    3600:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3604:	fa09221a 	blx	24be74 <IRQ_STACK_SIZE+0x243e74>
    3608:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3f34 <ABORT_STACK_SIZE+0x3b34>
    360c:	01291003 	teqeq	r9, r3
    3610:	01942240 	orrseq	r2, r4, r0, asr #4
    3614:	9f1aff08 	svcls	0x001aff08
    3618:	0000131c 	andeq	r1, r0, ip, lsl r3
    361c:	0000134c 	andeq	r1, r0, ip, asr #6
    3620:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    3624:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    3628:	5f000013 	svcpl	0x00000013
    362c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3630:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3634:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3638:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    363c:	1aff0801 	bne	fffc5648 <IRQ_STACK_BASE+0xbbfc5648>
    3640:	3bbf0a22 	blcc	fefc5ed0 <IRQ_STACK_BASE+0xbafc5ed0>
    3644:	0324311c 	teqeq	r4, #28, 2
    3648:	4000e3f0 	strdmi	lr, [r0], -r0
    364c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3650:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3654:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3658:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    365c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3660:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3664:	221aff08 	andscs	pc, sl, #8, 30
    3668:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    366c:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    3670:	224000e3 	subcs	r0, r0, #227	; 0xe3
    3674:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3678:	fa09221a 	blx	24bee8 <IRQ_STACK_SIZE+0x243ee8>
    367c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3fa8 <ABORT_STACK_SIZE+0x3ba8>
    3680:	23220077 	teqcs	r2, #119	; 0x77
    3684:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3688:	9f1aff08 	svcls	0x001aff08
    368c:	00001384 	andeq	r1, r0, r4, lsl #7
    3690:	000013ec 	andeq	r1, r0, ip, ror #7
    3694:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3698:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    369c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    36a0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    36a4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    36a8:	bf0a221a 	svclt	0x000a221a
    36ac:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    36b0:	00e3f003 	rsceq	pc, r3, r3
    36b4:	01942240 	orrseq	r2, r4, r0, asr #4
    36b8:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    36bc:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    36c0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    36c4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    36c8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    36cc:	1aff0801 	bne	fffc56d8 <IRQ_STACK_BASE+0xbbfc56d8>
    36d0:	3bbf0a22 	blcc	fefc5f60 <IRQ_STACK_BASE+0xbafc5f60>
    36d4:	0324311c 	teqeq	r4, #28, 2
    36d8:	4000e3f1 	strdmi	lr, [r0], -r1
    36dc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    36e0:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    36e4:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    36e8:	29100325 	ldmdbcs	r0, {r0, r2, r5, r8, r9}
    36ec:	94224001 	strtls	r4, [r2], #-1
    36f0:	1aff0801 	bne	fffc56fc <IRQ_STACK_BASE+0xbbfc56fc>
    36f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    36f8:	00000000 	andeq	r0, r0, r0
    36fc:	0010b400 	andseq	fp, r0, r0, lsl #8
    3700:	00115800 	andseq	r5, r1, r0, lsl #16
    3704:	78000600 	stmdavc	r0, {r9, sl}
    3708:	1aff0800 	bne	fffc5710 <IRQ_STACK_BASE+0xbbfc5710>
    370c:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    3710:	00118400 	andseq	r8, r1, r0, lsl #8
    3714:	91005b00 	tstls	r0, r0, lsl #22
    3718:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    371c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3720:	911e5e08 	tstls	lr, r8, lsl #28
    3724:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3728:	0a221aff 	beq	88a32c <STACK_SIZE+0x8a32c>
    372c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3730:	e3f00324 	mvns	r0, #36, 6	; 0x90000000
    3734:	94224000 	strtls	r4, [r2], #-0
    3738:	1aff0801 	bne	fffc5744 <IRQ_STACK_BASE+0xbbfc5744>
    373c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3740:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3744:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3748:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    374c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3750:	bf0a221a 	svclt	0x000a221a
    3754:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3758:	00e3f103 	rsceq	pc, r3, r3, lsl #2
    375c:	01942240 	orrseq	r2, r4, r0, asr #4
    3760:	221aff08 	andscs	pc, sl, #8, 30
    3764:	30031a4f 	andcc	r1, r3, pc, asr #20
    3768:	22400129 	subcs	r0, r0, #1073741834	; 0x4000000a
    376c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3770:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    3774:	133c0000 	teqne	ip, #0
    3778:	00060000 	andeq	r0, r6, r0
    377c:	ff080078 			; <UNDEFINED> instruction: 0xff080078
    3780:	133c9f1a 	teqne	ip, #26, 30	; 0x68
    3784:	13840000 	orrne	r0, r4, #0
    3788:	005b0000 	subseq	r0, fp, r0
    378c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3790:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3794:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3798:	01947891 			; <UNDEFINED> instruction: 0x01947891
    379c:	221aff08 	andscs	pc, sl, #8, 30
    37a0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    37a4:	f0032431 			; <UNDEFINED> instruction: 0xf0032431
    37a8:	224000e3 	subcs	r0, r0, #227	; 0xe3
    37ac:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    37b0:	9124381a 	teqls	r4, sl, lsl r8
    37b4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    37b8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    37bc:	911e5e08 	tstls	lr, r8, lsl #28
    37c0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    37c4:	0a221aff 	beq	88a3c8 <STACK_SIZE+0x8a3c8>
    37c8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    37cc:	e3f10324 	mvns	r0, #36, 6	; 0x90000000
    37d0:	94224000 	strtls	r4, [r2], #-0
    37d4:	1aff0801 	bne	fffc57e0 <IRQ_STACK_BASE+0xbbfc57e0>
    37d8:	771a4f22 	ldrvc	r4, [sl, -r2, lsr #30]
    37dc:	d8232200 	stmdale	r3!, {r9, sp}
    37e0:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    37e4:	849f1aff 	ldrhi	r1, [pc], #2815	; 37ec <ABORT_STACK_SIZE+0x33ec>
    37e8:	ec000013 	stc	0, cr0, [r0], {19}
    37ec:	5b000013 	blpl	3840 <ABORT_STACK_SIZE+0x3440>
    37f0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    37f4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    37f8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    37fc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3800:	1aff0801 	bne	fffc580c <IRQ_STACK_BASE+0xbbfc580c>
    3804:	3bbf0a22 	blcc	fefc6094 <IRQ_STACK_BASE+0xbafc6094>
    3808:	0324311c 	teqeq	r4, #28, 2
    380c:	4000e3f0 	strdmi	lr, [r0], -r0
    3810:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3814:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3818:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    381c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3820:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3824:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3828:	221aff08 	andscs	pc, sl, #8, 30
    382c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3830:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    3834:	224000e3 	subcs	r0, r0, #227	; 0xe3
    3838:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    383c:	1a4f221a 	bne	13cc0ac <STACK_SIZE+0xbcc0ac>
    3840:	01293003 	teqeq	r9, r3
    3844:	01942240 	orrseq	r2, r4, r0, asr #4
    3848:	9f1aff08 	svcls	0x001aff08
	...
    3854:	000010bc 	strheq	r1, [r0], -ip
    3858:	000010d4 	ldrdeq	r1, [r0], -r4
    385c:	00710017 	rsbseq	r0, r1, r7, lsl r0
    3860:	01565803 	cmpeq	r6, r3, lsl #16
    3864:	01942240 	orrseq	r2, r4, r0, asr #4
    3868:	0a1aff08 	beq	6c3490 <IRQ_STACK_SIZE+0x6bb490>
    386c:	731e0280 	tstvc	lr, #128, 4
    3870:	22243500 	eorcs	r3, r4, #0, 10
    3874:	0010d49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3878:	0010dc00 	andseq	sp, r0, r0, lsl #24
    387c:	71000800 	tstvc	r0, r0, lsl #16
    3880:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3884:	dc9f2200 	lfmle	f2, 4, [pc], {0}
    3888:	f4000010 	vst4.8	{d0-d3}, [r0 :64], r0
    388c:	64000010 	strvs	r0, [r0], #-16
    3890:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3894:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3898:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    389c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    38a0:	1aff0801 	bne	fffc58ac <IRQ_STACK_BASE+0xbbfc58ac>
    38a4:	3bbf0a22 	blcc	fefc6134 <IRQ_STACK_BASE+0xbafc6134>
    38a8:	0324311c 	teqeq	r4, #28, 2
    38ac:	4000e3f0 	strdmi	lr, [r0], -r0
    38b0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    38b4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    38b8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    38bc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    38c0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    38c4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    38c8:	221aff08 	andscs	pc, sl, #8, 30
    38cc:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    38d0:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    38d4:	224000e3 	subcs	r0, r0, #227	; 0xe3
    38d8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    38dc:	fa09221a 	blx	24c14c <IRQ_STACK_SIZE+0x24414c>
    38e0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 420c <SVC_STACK_SIZE+0x20c>
    38e4:	23220077 	teqcs	r2, #119	; 0x77
    38e8:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    38ec:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    38f0:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    38f4:	0010f49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    38f8:	00115800 	andseq	r5, r1, r0, lsl #16
    38fc:	91006100 	mrsls	r6, (UNDEF: 16)
    3900:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3904:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3908:	911e5e08 	tstls	lr, r8, lsl #28
    390c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3910:	0a221aff 	beq	88a514 <STACK_SIZE+0x8a514>
    3914:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3918:	e3f00324 	mvns	r0, #36, 6	; 0x90000000
    391c:	94224000 	strtls	r4, [r2], #-0
    3920:	1aff0801 	bne	fffc592c <IRQ_STACK_BASE+0xbbfc592c>
    3924:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3928:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    392c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3930:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3934:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3938:	bf0a221a 	svclt	0x000a221a
    393c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3940:	00e3f103 	rsceq	pc, r3, r3, lsl #2
    3944:	01942240 	orrseq	r2, r4, r0, asr #4
    3948:	221aff08 	andscs	pc, sl, #8, 30
    394c:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3950:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3954:	0ab82322 	beq	fee0c5e4 <IRQ_STACK_BASE+0xbae0c5e4>
    3958:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    395c:	9f24351a 	svcls	0x0024351a
    3960:	0000131c 	andeq	r1, r0, ip, lsl r3
    3964:	00001334 	andeq	r1, r0, r4, lsr r3
    3968:	00710017 	rsbseq	r0, r1, r7, lsl r0
    396c:	01567003 	cmpeq	r6, r3
    3970:	01942240 	orrseq	r2, r4, r0, asr #4
    3974:	0a1aff08 	beq	6c359c <IRQ_STACK_SIZE+0x6bb59c>
    3978:	731e0280 	tstvc	lr, #128, 4
    397c:	22243500 	eorcs	r3, r4, #0, 10
    3980:	0013349f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3984:	00134c00 	andseq	r4, r3, r0, lsl #24
    3988:	71000800 	tstvc	r0, r0, lsl #16
    398c:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3990:	4c9f2200 	lfmmi	f2, 4, [pc], {0}
    3994:	60000013 	andvs	r0, r0, r3, lsl r0
    3998:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    399c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    39a0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    39a4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    39a8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    39ac:	1aff0801 	bne	fffc59b8 <IRQ_STACK_BASE+0xbbfc59b8>
    39b0:	3bbf0a22 	blcc	fefc6240 <IRQ_STACK_BASE+0xbafc6240>
    39b4:	0324311c 	teqeq	r4, #28, 2
    39b8:	4000e3f0 	strdmi	lr, [r0], -r0
    39bc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    39c0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    39c4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    39c8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    39cc:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    39d0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    39d4:	221aff08 	andscs	pc, sl, #8, 30
    39d8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    39dc:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    39e0:	224000e3 	subcs	r0, r0, #227	; 0xe3
    39e4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    39e8:	fa09221a 	blx	24c258 <IRQ_STACK_SIZE+0x244258>
    39ec:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4318 <SVC_STACK_SIZE+0x318>
    39f0:	23220077 	teqcs	r2, #119	; 0x77
    39f4:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    39f8:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    39fc:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    3a00:	0013609f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    3a04:	00138400 	andseq	r8, r3, r0, lsl #8
    3a08:	91006100 	mrsls	r6, (UNDEF: 16)
    3a0c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3a10:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3a14:	911e5e08 	tstls	lr, r8, lsl #28
    3a18:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3a1c:	0a221aff 	beq	88a620 <STACK_SIZE+0x8a620>
    3a20:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3a24:	e3f00324 	mvns	r0, #36, 6	; 0x90000000
    3a28:	94224000 	strtls	r4, [r2], #-0
    3a2c:	1aff0801 	bne	fffc5a38 <IRQ_STACK_BASE+0xbbfc5a38>
    3a30:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3a34:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3a38:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3a3c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3a40:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a44:	bf0a221a 	svclt	0x000a221a
    3a48:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3a4c:	00e3f103 	rsceq	pc, r3, r3, lsl #2
    3a50:	01942240 	orrseq	r2, r4, r0, asr #4
    3a54:	221aff08 	andscs	pc, sl, #8, 30
    3a58:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3a5c:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3a60:	0ab82322 	beq	fee0c6f0 <IRQ_STACK_BASE+0xbae0c6f0>
    3a64:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a68:	9f24351a 	svcls	0x0024351a
    3a6c:	00001384 	andeq	r1, r0, r4, lsl #7
    3a70:	000013d0 	ldrdeq	r1, [r0], -r0
    3a74:	78910061 	ldmvc	r1, {r0, r5, r6}
    3a78:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3a7c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3a80:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3a84:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a88:	bf0a221a 	svclt	0x000a221a
    3a8c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3a90:	00e3f003 	rsceq	pc, r3, r3
    3a94:	01942240 	orrseq	r2, r4, r0, asr #4
    3a98:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3a9c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3aa0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3aa4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3aa8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3aac:	1aff0801 	bne	fffc5ab8 <IRQ_STACK_BASE+0xbbfc5ab8>
    3ab0:	3bbf0a22 	blcc	fefc6340 <IRQ_STACK_BASE+0xbafc6340>
    3ab4:	0324311c 	teqeq	r4, #28, 2
    3ab8:	4000e3f1 	strdmi	lr, [r0], -r1
    3abc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3ac0:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3ac4:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    3ac8:	29100325 	ldmdbcs	r0, {r0, r2, r5, r8, r9}
    3acc:	94224001 	strtls	r4, [r2], #-1
    3ad0:	1aff0801 	bne	fffc5adc <IRQ_STACK_BASE+0xbbfc5adc>
    3ad4:	d09f2435 	addsle	r2, pc, r5, lsr r4	; <UNPREDICTABLE>
    3ad8:	ec000013 	stc	0, cr0, [r0], {19}
    3adc:	ce000013 	mcrgt	0, 0, r0, cr0, cr3, {0}
    3ae0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3ae4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3ae8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3aec:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3af0:	1aff0801 	bne	fffc5afc <IRQ_STACK_BASE+0xbbfc5afc>
    3af4:	3bbf0a22 	blcc	fefc6384 <IRQ_STACK_BASE+0xbafc6384>
    3af8:	0324311c 	teqeq	r4, #28, 2
    3afc:	4000e3f0 	strdmi	lr, [r0], -r0
    3b00:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b04:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3b08:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3b0c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3b10:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3b14:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3b18:	221aff08 	andscs	pc, sl, #8, 30
    3b1c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3b20:	f1032431 			; <UNDEFINED> instruction: 0xf1032431
    3b24:	224000e3 	subcs	r0, r0, #227	; 0xe3
    3b28:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b2c:	fa09221a 	blx	24c39c <IRQ_STACK_SIZE+0x24439c>
    3b30:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 445c <SVC_STACK_SIZE+0x45c>
    3b34:	01291003 	teqeq	r9, r3
    3b38:	01942240 	orrseq	r2, r4, r0, asr #4
    3b3c:	031aff08 	tsteq	sl, #8, 30
    3b40:	40015688 	andmi	r5, r1, r8, lsl #13
    3b44:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b48:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    3b4c:	78911e03 	ldmvc	r1, {r0, r1, r9, sl, fp, ip}
    3b50:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3b54:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3b58:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3b5c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b60:	bf0a221a 	svclt	0x000a221a
    3b64:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3b68:	00e3f003 	rsceq	pc, r3, r3
    3b6c:	01942240 	orrseq	r2, r4, r0, asr #4
    3b70:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3b74:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3b78:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3b7c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3b80:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3b84:	1aff0801 	bne	fffc5b90 <IRQ_STACK_BASE+0xbbfc5b90>
    3b88:	3bbf0a22 	blcc	fefc6418 <IRQ_STACK_BASE+0xbafc6418>
    3b8c:	0324311c 	teqeq	r4, #28, 2
    3b90:	4000e3f1 	strdmi	lr, [r0], -r1
    3b94:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b98:	4f221aff 	svcmi	0x00221aff
    3b9c:	2930031a 	ldmdbcs	r0!, {r1, r3, r4, r8, r9}
    3ba0:	94224001 	strtls	r4, [r2], #-1
    3ba4:	1aff0801 	bne	fffc5bb0 <IRQ_STACK_BASE+0xbbfc5bb0>
    3ba8:	23222435 	teqcs	r2, #889192448	; 0x35000000
    3bac:	009f3e80 	addseq	r3, pc, r0, lsl #29
    3bb0:	00000000 	andeq	r0, r0, r0
    3bb4:	bc000000 	stclt	0, cr0, [r0], {-0}
    3bb8:	d4000010 	strle	r0, [r0], #-16
    3bbc:	02000010 	andeq	r0, r0, #16
    3bc0:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    3bc4:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    3bc8:	02000013 	andeq	r0, r0, #19
    3bcc:	009f3000 	addseq	r3, pc, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	84000000 	strhi	r0, [r0], #-0
    3bd8:	a4000011 	strge	r0, [r0], #-17	; 0xffffffef
    3bdc:	02000011 	andeq	r0, r0, #17
    3be0:	a49f3000 	ldrge	r3, [pc], #0	; 3be8 <ABORT_STACK_SIZE+0x37e8>
    3be4:	bc000011 	stclt	0, cr0, [r0], {17}
    3be8:	0b000011 	bleq	3c34 <ABORT_STACK_SIZE+0x3834>
    3bec:	7f8c9100 	svcvc	0x008c9100
    3bf0:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3bf4:	9f4d231c 	svcls	0x004d231c
    3bf8:	000012d8 	ldrdeq	r1, [r0], -r8
    3bfc:	0000131c 	andeq	r1, r0, ip, lsl r3
    3c00:	8c91000b 	ldchi	0, cr0, [r1], {11}
    3c04:	9101947f 	tstls	r1, pc, ror r4
    3c08:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c10:	00000000 	andeq	r0, r0, r0
    3c14:	00115800 	andseq	r5, r1, r0, lsl #16
    3c18:	00118400 	andseq	r8, r1, r0, lsl #8
    3c1c:	30000200 	andcc	r0, r0, r0, lsl #4
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	0011dc00 	andseq	sp, r1, r0, lsl #24
    3c2c:	0011f000 	andseq	pc, r1, r0
    3c30:	30000200 	andcc	r0, r0, r0, lsl #4
    3c34:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    3c38:	0011fc00 	andseq	pc, r1, r0, lsl #24
    3c3c:	52000100 	andpl	r0, r0, #0, 2
    3c40:	000011fc 	strdeq	r1, [r0], -ip
    3c44:	00001200 	andeq	r1, r0, r0, lsl #4
    3c48:	7f720003 	svcvc	0x00720003
    3c4c:	0012009f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    3c50:	00122400 	andseq	r2, r2, r0, lsl #8
    3c54:	52000100 	andpl	r0, r0, #0, 2
    3c58:	00001278 	andeq	r1, r0, r8, ror r2
    3c5c:	0000128c 	andeq	r1, r0, ip, lsl #5
    3c60:	9f300002 	svcls	0x00300002
    3c64:	0000128c 	andeq	r1, r0, ip, lsl #5
    3c68:	00001298 	muleq	r0, r8, r2
    3c6c:	98520001 	ldmdals	r2, {r0}^
    3c70:	9c000012 	stcls	0, cr0, [r0], {18}
    3c74:	03000012 	movweq	r0, #18
    3c78:	9f7f7200 	svcls	0x007f7200
    3c7c:	0000129c 	muleq	r0, ip, r2
    3c80:	000012c0 	andeq	r1, r0, r0, asr #5
    3c84:	00520001 	subseq	r0, r2, r1
    3c88:	00000000 	andeq	r0, r0, r0
    3c8c:	c0000000 	andgt	r0, r0, r0
    3c90:	dc000011 	stcle	0, cr0, [r0], {17}
    3c94:	02000011 	andeq	r0, r0, #17
    3c98:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    3c9c:	28000011 	stmdacs	r0, {r0, r4}
    3ca0:	01000012 	tsteq	r0, r2, lsl r0
    3ca4:	12285900 	eorne	r5, r8, #0, 18
    3ca8:	122c0000 	eorne	r0, ip, #0
    3cac:	00030000 	andeq	r0, r3, r0
    3cb0:	2c9f7f79 	ldccs	15, cr7, [pc], {121}	; 0x79
    3cb4:	40000012 	andmi	r0, r0, r2, lsl r0
    3cb8:	01000012 	tsteq	r0, r2, lsl r0
    3cbc:	12505900 	subsne	r5, r0, #0, 18
    3cc0:	12780000 	rsbsne	r0, r8, #0
    3cc4:	00020000 	andeq	r0, r2, r0
    3cc8:	12789f30 	rsbsne	r9, r8, #48, 30	; 0xc0
    3ccc:	12c40000 	sbcne	r0, r4, #0
    3cd0:	00010000 	andeq	r0, r1, r0
    3cd4:	0012c45a 	andseq	ip, r2, sl, asr r4
    3cd8:	0012c800 	andseq	ip, r2, r0, lsl #16
    3cdc:	7a000300 	bvc	48e4 <SVC_STACK_SIZE+0x8e4>
    3ce0:	12c89f7f 	sbcne	r9, r8, #508	; 0x1fc
    3ce4:	12d80000 	sbcsne	r0, r8, #0
    3ce8:	00010000 	andeq	r0, r1, r0
    3cec:	0000005a 	andeq	r0, r0, sl, asr r0
    3cf0:	00000000 	andeq	r0, r0, r0
    3cf4:	0011c000 	andseq	ip, r1, r0
    3cf8:	0011d800 	andseq	sp, r1, r0, lsl #16
    3cfc:	58000100 	stmdapl	r0, {r8}
    3d00:	000011d8 	ldrdeq	r1, [r0], -r8
    3d04:	000011dc 	ldrdeq	r1, [r0], -ip
    3d08:	98910015 	ldmls	r1, {r0, r2, r4}
    3d0c:	0074067f 	rsbseq	r0, r4, pc, ror r6
    3d10:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    3d14:	301a0072 	andscc	r0, sl, r2, ror r0
    3d18:	00012829 	andeq	r2, r1, r9, lsr #16
    3d1c:	dc9f1316 	ldcle	3, cr1, [pc], {22}
    3d20:	40000011 	andmi	r0, r0, r1, lsl r0
    3d24:	19000012 	stmdbne	r0, {r1, r4}
    3d28:	7f989100 	svcvc	0x00989100
    3d2c:	7f949106 	svcvc	0x00949106
    3d30:	7f889106 	svcvc	0x00889106
    3d34:	7fa09106 	svcvc	0x00a09106
    3d38:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    3d3c:	16000128 	strne	r0, [r0], -r8, lsr #2
    3d40:	12409f13 	subne	r9, r0, #19, 30	; 0x4c
    3d44:	12500000 	subsne	r0, r0, #0
    3d48:	001e0000 	andseq	r0, lr, r0
    3d4c:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    3d50:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    3d54:	067f8c91 			; <UNDEFINED> instruction: 0x067f8c91
    3d58:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d5c:	7fa0911a 	svcvc	0x00a0911a
    3d60:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    3d64:	16000128 	strne	r0, [r0], -r8, lsr #2
    3d68:	12509f13 	subsne	r9, r0, #19, 30	; 0x4c
    3d6c:	126c0000 	rsbne	r0, ip, #0
    3d70:	00010000 	andeq	r0, r1, r0
    3d74:	00000059 	andeq	r0, r0, r9, asr r0
    3d78:	00000000 	andeq	r0, r0, r0
    3d7c:	0011f000 	andseq	pc, r1, r0
    3d80:	0011f800 	andseq	pc, r1, r0, lsl #16
    3d84:	71000600 	tstvc	r0, r0, lsl #12
    3d88:	22007500 	andcs	r7, r0, #0, 10
    3d8c:	0011f89f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    3d90:	00121400 	andseq	r1, r2, r0, lsl #8
    3d94:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3da0:	0000128c 	andeq	r1, r0, ip, lsl #5
    3da4:	00001294 	muleq	r0, r4, r2
    3da8:	00710006 	rsbseq	r0, r1, r6
    3dac:	9f220078 	svcls	0x00220078
    3db0:	00001294 	muleq	r0, r4, r2
    3db4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    3db8:	00500001 	subseq	r0, r0, r1
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	ec000000 	stc	0, cr0, [r0], {-0}
    3dc4:	20000013 	andcs	r0, r0, r3, lsl r0
    3dc8:	01000014 	tsteq	r0, r4, lsl r0
    3dcc:	14205000 	strtne	r5, [r0], #-0
    3dd0:	15600000 	strbne	r0, [r0, #-0]!
    3dd4:	00030000 	andeq	r0, r3, r0
    3dd8:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    3ddc:	00000000 	andeq	r0, r0, r0
    3de0:	ec000000 	stc	0, cr0, [r0], {-0}
    3de4:	10000013 	andne	r0, r0, r3, lsl r0
    3de8:	01000014 	tsteq	r0, r4, lsl r0
    3dec:	14105100 	ldrne	r5, [r0], #-256	; 0xffffff00
    3df0:	14340000 	ldrtne	r0, [r4], #-0
    3df4:	00010000 	andeq	r0, r1, r0
    3df8:	0014345c 	andseq	r3, r4, ip, asr r4
    3dfc:	00148400 	andseq	r8, r4, r0, lsl #8
    3e00:	59000100 	stmdbpl	r0, {r8}
    3e04:	00001484 	andeq	r1, r0, r4, lsl #9
    3e08:	00001560 	andeq	r1, r0, r0, ror #10
    3e0c:	01f30004 	mvnseq	r0, r4
    3e10:	00009f51 	andeq	r9, r0, r1, asr pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	13ec0000 	mvnne	r0, #0
    3e1c:	14540000 	ldrbne	r0, [r4], #-0
    3e20:	00010000 	andeq	r0, r1, r0
    3e24:	00145452 	andseq	r5, r4, r2, asr r4
    3e28:	00156000 	andseq	r6, r5, r0
    3e2c:	91000300 	mrsls	r0, LR_irq
    3e30:	00007fa0 	andeq	r7, r0, r0, lsr #31
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	13ec0000 	mvnne	r0, #0
    3e3c:	14580000 	ldrbne	r0, [r8], #-0
    3e40:	00010000 	andeq	r0, r1, r0
    3e44:	00145853 	andseq	r5, r4, r3, asr r8
    3e48:	00156000 	andseq	r6, r5, r0
    3e4c:	91000300 	mrsls	r0, LR_irq
    3e50:	00007fa4 	andeq	r7, r0, r4, lsr #31
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	14380000 	ldrtne	r0, [r8], #-0
    3e5c:	155c0000 	ldrbne	r0, [ip, #-0]
    3e60:	00060000 	andeq	r0, r6, r0
    3e64:	34067891 	strcc	r7, [r6], #-2193	; 0xfffff76f
    3e68:	155c9f24 	ldrbne	r9, [ip, #-3876]	; 0xfffff0dc
    3e6c:	15600000 	strbne	r0, [r0, #-0]!
    3e70:	00060000 	andeq	r0, r6, r0
    3e74:	3406007d 	strcc	r0, [r6], #-125	; 0xffffff83
    3e78:	00009f24 	andeq	r9, r0, r4, lsr #30
    3e7c:	00000000 	andeq	r0, r0, r0
    3e80:	14840000 	strne	r0, [r4], #0
    3e84:	14940000 	ldrne	r0, [r4], #0
    3e88:	000b0000 	andeq	r0, fp, r0
    3e8c:	947fa891 	ldrbtls	sl, [pc], #-2193	; 3e94 <ABORT_STACK_SIZE+0x3a94>
    3e90:	1c7c9101 	ldfnep	f1, [ip], #-4
    3e94:	409f4323 	addsmi	r4, pc, r3, lsr #6
    3e98:	60000015 	andvs	r0, r0, r5, lsl r0
    3e9c:	0b000015 	bleq	3ef8 <ABORT_STACK_SIZE+0x3af8>
    3ea0:	7fa89100 	svcvc	0x00a89100
    3ea4:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3ea8:	9f43231c 	svcls	0x0043231c
	...
    3eb4:	00001484 	andeq	r1, r0, r4, lsl #9
    3eb8:	0000149c 	muleq	r0, ip, r4
    3ebc:	9f300002 	svcls	0x00300002
    3ec0:	0000149c 	muleq	r0, ip, r4
    3ec4:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    3ec8:	9891000b 	ldmls	r1, {r0, r1, r3}
    3ecc:	9101947f 	tstls	r1, pc, ror r4
    3ed0:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3ed4:	00152c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    3ed8:	00156000 	andseq	r6, r5, r0
    3edc:	91000b00 	tstls	r0, r0, lsl #22
    3ee0:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
    3ee4:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3ee8:	00009f4d 	andeq	r9, r0, sp, asr #30
    3eec:	00000000 	andeq	r0, r0, r0
    3ef0:	14bc0000 	ldrtne	r0, [ip], #0
    3ef4:	14d00000 	ldrbne	r0, [r0], #0
    3ef8:	00020000 	andeq	r0, r2, r0
    3efc:	14d09f30 	ldrbne	r9, [r0], #3888	; 0xf30
    3f00:	151c0000 	ldrne	r0, [ip, #-0]
    3f04:	00010000 	andeq	r0, r1, r0
    3f08:	00151c58 	andseq	r1, r5, r8, asr ip
    3f0c:	00152000 	andseq	r2, r5, r0
    3f10:	78000300 	stmdavc	r0, {r8, r9}
    3f14:	15209f7f 	strne	r9, [r0, #-3967]!	; 0xfffff081
    3f18:	152c0000 	strne	r0, [ip, #-0]!
    3f1c:	00010000 	andeq	r0, r1, r0
    3f20:	00000058 	andeq	r0, r0, r8, asr r0
    3f24:	00000000 	andeq	r0, r0, r0
    3f28:	0014d000 	andseq	sp, r4, r0
    3f2c:	0014e400 	andseq	lr, r4, r0, lsl #8
    3f30:	30000200 	andcc	r0, r0, r0, lsl #4
    3f34:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    3f38:	0014f000 	andseq	pc, r4, r0
    3f3c:	53000100 	movwpl	r0, #256	; 0x100
    3f40:	000014f0 	strdeq	r1, [r0], -r0
    3f44:	000014f4 	strdeq	r1, [r0], -r4
    3f48:	7f730003 	svcvc	0x00730003
    3f4c:	0014f49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    3f50:	00151800 	andseq	r1, r5, r0, lsl #16
    3f54:	53000100 	movwpl	r0, #256	; 0x100
	...
    3f60:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    3f64:	000014cc 	andeq	r1, r0, ip, asr #9
    3f68:	cc570001 	mrrcgt	0, 0, r0, r7, cr1
    3f6c:	d0000014 	andle	r0, r0, r4, lsl r0
    3f70:	13000014 	movwne	r0, #20
    3f74:	7fa49100 	svcvc	0x00a49100
    3f78:	70007206 	andvc	r7, r0, r6, lsl #4
    3f7c:	1a007300 	bne	20b84 <IRQ_STACK_SIZE+0x18b84>
    3f80:	01282930 	teqeq	r8, r0, lsr r9
    3f84:	9f131600 	svcls	0x00131600
    3f88:	000014d0 	ldrdeq	r1, [r0], -r0
    3f8c:	00001560 	andeq	r1, r0, r0, ror #10
    3f90:	a491001e 	ldrge	r0, [r1], #30
    3f94:	a091067f 	addsge	r0, r1, pc, ror r6
    3f98:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    3f9c:	0194067f 	orrseq	r0, r4, pc, ror r6
    3fa0:	911aff08 	tstls	sl, r8, lsl #30
    3fa4:	1a067f9c 	bne	1a3e1c <IRQ_STACK_SIZE+0x19be1c>
    3fa8:	01282930 	teqeq	r8, r0, lsr r9
    3fac:	9f131600 	svcls	0x00131600
	...
    3fb8:	000014e4 	andeq	r1, r0, r4, ror #9
    3fbc:	000014ec 	andeq	r1, r0, ip, ror #9
    3fc0:	00720006 	rsbseq	r0, r2, r6
    3fc4:	9f220076 	svcls	0x00220076
    3fc8:	000014ec 	andeq	r1, r0, ip, ror #9
    3fcc:	00001508 	andeq	r1, r0, r8, lsl #10
    3fd0:	00510001 	subseq	r0, r1, r1
    3fd4:	00000000 	andeq	r0, r0, r0
    3fd8:	60000000 	andvs	r0, r0, r0
    3fdc:	c0000015 	andgt	r0, r0, r5, lsl r0
    3fe0:	01000015 	tsteq	r0, r5, lsl r0
    3fe4:	15c05000 	strbne	r5, [r0]
    3fe8:	17740000 	ldrbne	r0, [r4, -r0]!
    3fec:	00030000 	andeq	r0, r3, r0
    3ff0:	747f8c91 	ldrbtvc	r8, [pc], #-3217	; 3ff8 <ABORT_STACK_SIZE+0x3bf8>
    3ff4:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    3ff8:	01000017 	tsteq	r0, r7, lsl r0
    3ffc:	17785500 	ldrbne	r5, [r8, -r0, lsl #10]!
    4000:	177c0000 	ldrbne	r0, [ip, -r0]!
    4004:	00030000 	andeq	r0, r3, r0
    4008:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    400c:	00000000 	andeq	r0, r0, r0
    4010:	60000000 	andvs	r0, r0, r0
    4014:	c0000015 	andgt	r0, r0, r5, lsl r0
    4018:	01000015 	tsteq	r0, r5, lsl r0
    401c:	15c05100 	strbne	r5, [r0, #256]	; 0x100
    4020:	177c0000 	ldrbne	r0, [ip, -r0]!
    4024:	00030000 	andeq	r0, r3, r0
    4028:	007efc91 			; <UNDEFINED> instruction: 0x007efc91
    402c:	00000000 	andeq	r0, r0, r0
    4030:	60000000 	andvs	r0, r0, r0
    4034:	c0000015 	andgt	r0, r0, r5, lsl r0
    4038:	01000015 	tsteq	r0, r5, lsl r0
    403c:	15c05200 	strbne	r5, [r0, #512]	; 0x200
    4040:	177c0000 	ldrbne	r0, [ip, -r0]!
    4044:	00030000 	andeq	r0, r3, r0
    4048:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    404c:	00000000 	andeq	r0, r0, r0
    4050:	60000000 	andvs	r0, r0, r0
    4054:	c0000015 	andgt	r0, r0, r5, lsl r0
    4058:	01000015 	tsteq	r0, r5, lsl r0
    405c:	15c05300 	strbne	r5, [r0, #768]	; 0x300
    4060:	177c0000 	ldrbne	r0, [ip, -r0]!
    4064:	00030000 	andeq	r0, r3, r0
    4068:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    406c:	00000000 	andeq	r0, r0, r0
    4070:	60000000 	andvs	r0, r0, r0
    4074:	64000015 	strvs	r0, [r0], #-21	; 0xffffffeb
    4078:	02000015 	andeq	r0, r0, #21
    407c:	64009100 	strvs	r9, [r0], #-256	; 0xffffff00
    4080:	90000015 	andls	r0, r0, r5, lsl r0
    4084:	02000015 	andeq	r0, r0, #21
    4088:	90007c00 	andls	r7, r0, r0, lsl #24
    408c:	c0000015 	andgt	r0, r0, r5, lsl r0
    4090:	02000015 	andeq	r0, r0, #21
    4094:	c0009100 	andgt	r9, r0, r0, lsl #2
    4098:	d8000015 	stmdale	r0, {r0, r2, r4}
    409c:	01000015 	tsteq	r0, r5, lsl r0
    40a0:	15d85500 	ldrbne	r5, [r8, #1280]	; 0x500
    40a4:	15e00000 	strbne	r0, [r0, #0]!
    40a8:	00010000 	andeq	r0, r1, r0
    40ac:	0015e05c 	andseq	lr, r5, ip, asr r0
    40b0:	0015e400 	andseq	lr, r5, r0, lsl #8
    40b4:	91000300 	mrsls	r0, LR_irq
    40b8:	15e47ef8 	strbne	r7, [r4, #3832]!	; 0xef8
    40bc:	16240000 	strtne	r0, [r4], -r0
    40c0:	00010000 	andeq	r0, r1, r0
    40c4:	00162456 	andseq	r2, r6, r6, asr r4
    40c8:	00162c00 	andseq	r2, r6, r0, lsl #24
    40cc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    40d0:	0000162c 	andeq	r1, r0, ip, lsr #12
    40d4:	00001630 	andeq	r1, r0, r0, lsr r6
    40d8:	305c0001 	subscc	r0, ip, r1
    40dc:	7c000016 	stcvc	0, cr0, [r0], {22}
    40e0:	03000017 	movweq	r0, #23
    40e4:	7ef89100 	nrmvce	f1, f0
	...
    40f0:	000015d8 	ldrdeq	r1, [r0], -r8
    40f4:	000015dc 	ldrdeq	r1, [r0], -ip
    40f8:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    40fc:	e4000015 	str	r0, [r0], #-21	; 0xffffffeb
    4100:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    4104:	38007300 	stmdacc	r0, {r8, r9, ip, sp, lr}
    4108:	15e49f24 	strbne	r9, [r4, #3876]!	; 0xf24
    410c:	15f00000 	ldrbne	r0, [r0, #0]!
    4110:	000d0000 	andeq	r0, sp, r0
    4114:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    4118:	01940175 	orrseq	r0, r4, r5, ror r1
    411c:	211aff08 	tstcs	sl, r8, lsl #30
    4120:	00162c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    4124:	00165000 	andseq	r5, r6, r0
    4128:	53000100 	movwpl	r0, #256	; 0x100
	...
    4134:	0000162c 	andeq	r1, r0, ip, lsr #12
    4138:	00001650 	andeq	r1, r0, r0, asr r6
    413c:	00530001 	subseq	r0, r3, r1
    4140:	00000000 	andeq	r0, r0, r0
    4144:	2c000000 	stccs	0, cr0, [r0], {-0}
    4148:	74000016 	strvc	r0, [r0], #-22	; 0xffffffea
    414c:	03000017 	movweq	r0, #23
    4150:	7f8c9100 	svcvc	0x008c9100
	...
    415c:	00001694 	muleq	r0, r4, r6
    4160:	000016a4 	andeq	r1, r0, r4, lsr #13
    4164:	8491000b 	ldrhi	r0, [r1], #11
    4168:	9101947f 	tstls	r1, pc, ror r4
    416c:	4b231c7c 	blmi	8cb364 <STACK_SIZE+0xcb364>
    4170:	0017509f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    4174:	00177c00 	andseq	r7, r7, r0, lsl #24
    4178:	91000b00 	tstls	r0, r0, lsl #22
    417c:	01947f84 	orrseq	r7, r4, r4, lsl #31
    4180:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4184:	00009f4b 	andeq	r9, r0, fp, asr #30
    4188:	00000000 	andeq	r0, r0, r0
    418c:	16940000 	ldrne	r0, [r4], r0
    4190:	16ac0000 	strtne	r0, [ip], r0
    4194:	00020000 	andeq	r0, r2, r0
    4198:	16ac9f30 	ssat16ne	r9, #13, r0
    419c:	16c00000 	strbne	r0, [r0], r0
    41a0:	000b0000 	andeq	r0, fp, r0
    41a4:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 41ac <SVC_STACK_SIZE+0x1ac>
    41a8:	1c7c9101 	ldfnep	f1, [ip], #-4
    41ac:	3c9f5523 	cfldr32cc	mvfx5, [pc], {35}	; 0x23
    41b0:	7c000017 	stcvc	0, cr0, [r0], {23}
    41b4:	0b000017 	bleq	4218 <SVC_STACK_SIZE+0x218>
    41b8:	7f9c9100 	svcvc	0x009c9100
    41bc:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    41c0:	9f55231c 	svcls	0x0055231c
	...
    41cc:	000016cc 	andeq	r1, r0, ip, asr #13
    41d0:	000016e0 	andeq	r1, r0, r0, ror #13
    41d4:	9f300002 	svcls	0x00300002
    41d8:	000016e0 	andeq	r1, r0, r0, ror #13
    41dc:	0000172c 	andeq	r1, r0, ip, lsr #14
    41e0:	2c570001 	mrrccs	0, 0, r0, r7, cr1
    41e4:	30000017 	andcc	r0, r0, r7, lsl r0
    41e8:	03000017 	movweq	r0, #23
    41ec:	9f7f7700 	svcls	0x007f7700
    41f0:	00001730 	andeq	r1, r0, r0, lsr r7
    41f4:	0000173c 	andeq	r1, r0, ip, lsr r7
    41f8:	00570001 	subseq	r0, r7, r1
    41fc:	00000000 	andeq	r0, r0, r0
    4200:	e0000000 	and	r0, r0, r0
    4204:	f4000016 	vst4.8	{d0-d3}, [r0 :64], r6
    4208:	02000016 	andeq	r0, r0, #22
    420c:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    4210:	00000016 	andeq	r0, r0, r6, lsl r0
    4214:	01000017 	tsteq	r0, r7, lsl r0
    4218:	17005300 	strne	r5, [r0, -r0, lsl #6]
    421c:	17040000 	strne	r0, [r4, -r0]
    4220:	00030000 	andeq	r0, r3, r0
    4224:	049f7f73 	ldreq	r7, [pc], #3955	; 422c <SVC_STACK_SIZE+0x22c>
    4228:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    422c:	01000017 	tsteq	r0, r7, lsl r0
    4230:	00005300 	andeq	r5, r0, r0, lsl #6
    4234:	00000000 	andeq	r0, r0, r0
    4238:	16cc0000 	strbne	r0, [ip], r0
    423c:	16dc0000 	ldrbne	r0, [ip], r0
    4240:	00010000 	andeq	r0, r1, r0
    4244:	0016dc56 	andseq	sp, r6, r6, asr ip
    4248:	0016e000 	andseq	lr, r6, r0
    424c:	91001300 	mrsls	r1, LR_irq
    4250:	7c067f94 	stcvc	15, cr7, [r6], {148}	; 0x94
    4254:	73007000 	movwvc	r7, #0
    4258:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    425c:	16000128 	strne	r0, [r0], -r8, lsr #2
    4260:	16e09f13 	usatne	r9, #0, r3, lsl #30
    4264:	177c0000 	ldrbne	r0, [ip, -r0]!
    4268:	001e0000 	andseq	r0, lr, r0
    426c:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4270:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4274:	067f9c91 			; <UNDEFINED> instruction: 0x067f9c91
    4278:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    427c:	7f90911a 	svcvc	0x0090911a
    4280:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4284:	16000128 	strne	r0, [r0], -r8, lsr #2
    4288:	00009f13 	andeq	r9, r0, r3, lsl pc
    428c:	00000000 	andeq	r0, r0, r0
    4290:	16f40000 	ldrbtne	r0, [r4], r0
    4294:	16fc0000 	ldrbtne	r0, [ip], r0
    4298:	00060000 	andeq	r0, r6, r0
    429c:	00750072 	rsbseq	r0, r5, r2, ror r0
    42a0:	16fc9f22 	ldrbtne	r9, [ip], r2, lsr #30
    42a4:	17180000 	ldrne	r0, [r8, -r0]
    42a8:	00010000 	andeq	r0, r1, r0
    42ac:	00000051 	andeq	r0, r0, r1, asr r0
    42b0:	00000000 	andeq	r0, r0, r0
    42b4:	00177c00 	andseq	r7, r7, r0, lsl #24
    42b8:	00178c00 	andseq	r8, r7, r0, lsl #24
    42bc:	50000100 	andpl	r0, r0, r0, lsl #2
    42c0:	0000178c 	andeq	r1, r0, ip, lsl #15
    42c4:	000017fc 	strdeq	r1, [r0], -ip
    42c8:	01f30004 	mvnseq	r0, r4
    42cc:	00009f50 	andeq	r9, r0, r0, asr pc
    42d0:	00000000 	andeq	r0, r0, r0
    42d4:	177c0000 	ldrbne	r0, [ip, -r0]!
    42d8:	17a00000 	strne	r0, [r0, r0]!
    42dc:	00010000 	andeq	r0, r1, r0
    42e0:	0017a051 	andseq	sl, r7, r1, asr r0
    42e4:	0017a400 	andseq	sl, r7, r0, lsl #8
    42e8:	5c000100 	stfpls	f0, [r0], {-0}
    42ec:	000017a4 	andeq	r1, r0, r4, lsr #15
    42f0:	000017fc 	strdeq	r1, [r0], -ip
    42f4:	01f30004 	mvnseq	r0, r4
    42f8:	00009f51 	andeq	r9, r0, r1, asr pc
    42fc:	00000000 	andeq	r0, r0, r0
    4300:	177c0000 	ldrbne	r0, [ip, -r0]!
    4304:	17900000 	ldrne	r0, [r0, r0]
    4308:	00010000 	andeq	r0, r1, r0
    430c:	00179052 	andseq	r9, r7, r2, asr r0
    4310:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4314:	f3000400 	vshl.u8	d0, d0, d0
    4318:	009f5201 	addseq	r5, pc, r1, lsl #4
    431c:	00000000 	andeq	r0, r0, r0
    4320:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4324:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    4328:	01000017 	tsteq	r0, r7, lsl r0
    432c:	17a45300 	strne	r5, [r4, r0, lsl #6]!
    4330:	17fc0000 	ldrbne	r0, [ip, r0]!
    4334:	00040000 	andeq	r0, r4, r0
    4338:	9f5301f3 	svcls	0x005301f3
	...
    4344:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    4348:	000017c0 	andeq	r1, r0, r0, asr #15
    434c:	c0500001 	subsgt	r0, r0, r1
    4350:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4354:	01000017 	tsteq	r0, r7, lsl r0
    4358:	00005c00 	andeq	r5, r0, r0, lsl #24
    435c:	00000000 	andeq	r0, r0, r0
    4360:	17a40000 	strne	r0, [r4, r0]!
    4364:	17b40000 	ldrne	r0, [r4, r0]!
    4368:	00010000 	andeq	r0, r1, r0
    436c:	00000051 	andeq	r0, r0, r1, asr r0
    4370:	00000000 	andeq	r0, r0, r0
    4374:	0017c000 	andseq	ip, r7, r0
    4378:	0017e800 	andseq	lr, r7, r0, lsl #16
    437c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4388:	000017c0 	andeq	r1, r0, r0, asr #15
    438c:	000017d8 	ldrdeq	r1, [r0], -r8
    4390:	d85c0001 	ldmdale	ip, {r0}^
    4394:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4398:	03000017 	movweq	r0, #23
    439c:	9f7f7c00 	svcls	0x007f7c00
	...
    43a8:	000017fc 	strdeq	r1, [r0], -ip
    43ac:	000018a0 	andeq	r1, r0, r0, lsr #17
    43b0:	a0500001 	subsge	r0, r0, r1
    43b4:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    43b8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    43bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    43c0:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    43c4:	00196000 	andseq	r6, r9, r0
    43c8:	50000100 	andpl	r0, r0, r0, lsl #2
    43cc:	00001960 	andeq	r1, r0, r0, ror #18
    43d0:	000019a4 	andeq	r1, r0, r4, lsr #19
    43d4:	01f30004 	mvnseq	r0, r4
    43d8:	19a49f50 	stmibne	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    43dc:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    43e0:	00010000 	andeq	r0, r1, r0
    43e4:	00000050 	andeq	r0, r0, r0, asr r0
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	0017fc00 	andseq	pc, r7, r0, lsl #24
    43f0:	0018a000 	andseq	sl, r8, r0
    43f4:	51000100 	mrspl	r0, (UNDEF: 16)
    43f8:	000018a0 	andeq	r1, r0, r0, lsr #17
    43fc:	00001914 	andeq	r1, r0, r4, lsl r9
    4400:	01f30004 	mvnseq	r0, r4
    4404:	19149f51 	ldmdbne	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    4408:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    440c:	00010000 	andeq	r0, r1, r0
    4410:	00196051 	andseq	r6, r9, r1, asr r0
    4414:	0019a400 	andseq	sl, r9, r0, lsl #8
    4418:	f3000400 	vshl.u8	d0, d0, d0
    441c:	a49f5101 	ldrge	r5, [pc], #257	; 4424 <SVC_STACK_SIZE+0x424>
    4420:	b0000019 	andlt	r0, r0, r9, lsl r0
    4424:	01000019 	tsteq	r0, r9, lsl r0
    4428:	00005100 	andeq	r5, r0, r0, lsl #2
    442c:	00000000 	andeq	r0, r0, r0
    4430:	17fc0000 	ldrbne	r0, [ip, r0]!
    4434:	188c0000 	stmne	ip, {}	; <UNPREDICTABLE>
    4438:	00010000 	andeq	r0, r1, r0
    443c:	00188c52 	andseq	r8, r8, r2, asr ip
    4440:	00191400 	andseq	r1, r9, r0, lsl #8
    4444:	f3000400 	vshl.u8	d0, d0, d0
    4448:	149f5201 	ldrne	r5, [pc], #513	; 4450 <SVC_STACK_SIZE+0x450>
    444c:	40000019 	andmi	r0, r0, r9, lsl r0
    4450:	01000019 	tsteq	r0, r9, lsl r0
    4454:	19405200 	stmdbne	r0, {r9, ip, lr}^
    4458:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    445c:	00020000 	andeq	r0, r2, r0
    4460:	19604f90 	stmdbne	r0!, {r4, r7, r8, r9, sl, fp, lr}^
    4464:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4468:	00040000 	andeq	r0, r4, r0
    446c:	9f5201f3 	svcls	0x005201f3
    4470:	000019a4 	andeq	r1, r0, r4, lsr #19
    4474:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4478:	00520001 	subseq	r0, r2, r1
    447c:	00000000 	andeq	r0, r0, r0
    4480:	fc000000 	stc2	0, cr0, [r0], {-0}
    4484:	80000017 	andhi	r0, r0, r7, lsl r0
    4488:	01000018 	tsteq	r0, r8, lsl r0
    448c:	18805300 	stmne	r0, {r8, r9, ip, lr}
    4490:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    4494:	00020000 	andeq	r0, r2, r0
    4498:	18a04f90 	stmiane	r0!, {r4, r7, r8, r9, sl, fp, lr}
    449c:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    44a0:	00040000 	andeq	r0, r4, r0
    44a4:	9f5301f3 	svcls	0x005301f3
    44a8:	00001914 	andeq	r1, r0, r4, lsl r9
    44ac:	0000192c 	andeq	r1, r0, ip, lsr #18
    44b0:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    44b4:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    44b8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    44bc:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    44c0:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    44c4:	0019b000 	andseq	fp, r9, r0
    44c8:	53000100 	movwpl	r0, #256	; 0x100
	...
    44d4:	000017fc 	strdeq	r1, [r0], -ip
    44d8:	00001804 	andeq	r1, r0, r4, lsl #16
    44dc:	00910002 	addseq	r0, r1, r2
    44e0:	00001804 	andeq	r1, r0, r4, lsl #16
    44e4:	0000190c 	andeq	r1, r0, ip, lsl #18
    44e8:	047d0002 	ldrbteq	r0, [sp], #-2
    44ec:	00001914 	andeq	r1, r0, r4, lsl r9
    44f0:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    44f4:	047d0002 	ldrbteq	r0, [sp], #-2
	...
    4500:	00001818 	andeq	r1, r0, r8, lsl r8
    4504:	00001970 	andeq	r1, r0, r0, ror r9
    4508:	90900005 	addsls	r0, r0, r5
    450c:	80089302 	andhi	r9, r8, r2, lsl #6
    4510:	b0000019 	andlt	r0, r0, r9, lsl r0
    4514:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    4518:	02909000 	addseq	r9, r0, #0
    451c:	00000893 	muleq	r0, r3, r8
    4520:	00000000 	andeq	r0, r0, r0
    4524:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    4528:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    452c:	00050000 	andeq	r0, r5, r0
    4530:	93029490 	movwls	r9, #9360	; 0x2490
    4534:	00187808 	andseq	r7, r8, r8, lsl #16
    4538:	00188000 	andseq	r8, r8, r0
    453c:	73000a00 	movwvc	r0, #2560	; 0xa00
    4540:	1c007100 	stfnes	f7, [r0], {-0}
    4544:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4548:	0018809f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    454c:	0018a000 	andseq	sl, r8, r0
    4550:	92000b00 	andls	r0, r0, #0, 22
    4554:	0071004f 	rsbseq	r0, r1, pc, asr #32
    4558:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    455c:	18a09f25 	stmiane	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    4560:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4564:	000c0000 	andeq	r0, ip, r0
    4568:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    456c:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    4570:	9f25f72c 	svcls	0x0025f72c
    4574:	00001914 	andeq	r1, r0, r4, lsl r9
    4578:	0000195c 	andeq	r1, r0, ip, asr r9
    457c:	94900005 	ldrls	r0, [r0], #5
    4580:	5c089302 	stcpl	3, cr9, [r8], {2}
    4584:	60000019 	andvs	r0, r0, r9, lsl r0
    4588:	0b000019 	bleq	45f4 <SVC_STACK_SIZE+0x5f4>
    458c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4590:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    4594:	9f25f72c 	svcls	0x0025f72c
    4598:	00001960 	andeq	r1, r0, r0, ror #18
    459c:	000019a4 	andeq	r1, r0, r4, lsr #19
    45a0:	01f3000c 	mvnseq	r0, ip
    45a4:	5101f353 	tstpl	r1, r3, asr r3
    45a8:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    45ac:	19a49f25 	stmibne	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    45b0:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    45b4:	00050000 	andeq	r0, r5, r0
    45b8:	93029490 	movwls	r9, #9360	; 0x2490
    45bc:	0019a808 	andseq	sl, r9, r8, lsl #16
    45c0:	0019b000 	andseq	fp, r9, r0
    45c4:	73000a00 	movwvc	r0, #2560	; 0xa00
    45c8:	1c007100 	stfnes	f7, [r0], {-0}
    45cc:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    45d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	00184000 	andseq	r4, r8, r0
    45dc:	0018e000 	andseq	lr, r8, r0
    45e0:	90000500 	andls	r0, r0, r0, lsl #10
    45e4:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    45e8:	000018e0 	andeq	r1, r0, r0, ror #17
    45ec:	00001914 	andeq	r1, r0, r4, lsl r9
    45f0:	01f3000c 	mvnseq	r0, ip
    45f4:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    45f8:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    45fc:	19149f25 	ldmdbne	r4, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    4600:	19480000 	stmdbne	r8, {}^	; <UNPREDICTABLE>
    4604:	00050000 	andeq	r0, r5, r0
    4608:	93029590 	movwls	r9, #9616	; 0x2590
    460c:	00194808 	andseq	r4, r9, r8, lsl #16
    4610:	00196000 	andseq	r6, r9, r0
    4614:	7c000700 	stcvc	7, cr0, [r0], {-0}
    4618:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    461c:	19609f25 	stmdbne	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}^
    4620:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4624:	000c0000 	andeq	r0, ip, r0
    4628:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    462c:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    4630:	9f25f72c 	svcls	0x0025f72c
    4634:	000019a4 	andeq	r1, r0, r4, lsr #19
    4638:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    463c:	95900005 	ldrls	r0, [r0, #5]
    4640:	00089302 	andeq	r9, r8, r2, lsl #6
    4644:	00000000 	andeq	r0, r0, r0
    4648:	5c000000 	stcpl	0, cr0, [r0], {-0}
    464c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4650:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    4654:	02949000 	addseq	r9, r4, #0
    4658:	19a40893 	stmibne	r4!, {r0, r1, r4, r7, fp}
    465c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4660:	000a0000 	andeq	r0, sl, r0
    4664:	0000089e 	muleq	r0, lr, r8
    4668:	00000000 	andeq	r0, r0, r0
    466c:	0000bff0 	strdeq	fp, [r0], -r0
    4670:	00000000 	andeq	r0, r0, r0
    4674:	18900000 	ldmne	r0, {}	; <UNPREDICTABLE>
    4678:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    467c:	00050000 	andeq	r0, r5, r0
    4680:	93029490 	movwls	r9, #9360	; 0x2490
    4684:	00195c08 	andseq	r5, r9, r8, lsl #24
    4688:	0019a400 	andseq	sl, r9, r0, lsl #8
    468c:	90000500 	andls	r0, r0, r0, lsl #10
    4690:	08930293 	ldmeq	r3, {r0, r1, r4, r7, r9}
	...
    469c:	00001914 	andeq	r1, r0, r4, lsl r9
    46a0:	00001924 	andeq	r1, r0, r4, lsr #18
    46a4:	95900005 	ldrls	r0, [r0, #5]
    46a8:	00089302 	andeq	r9, r8, r2, lsl #6
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	a0000000 	andge	r0, r0, r0
    46b4:	e0000018 	and	r0, r0, r8, lsl r0
    46b8:	01000018 	tsteq	r0, r8, lsl r0
    46bc:	00005400 	andeq	r5, r0, r0, lsl #8
    46c0:	00000000 	andeq	r0, r0, r0
    46c4:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    46c8:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
    46cc:	00090000 	andeq	r0, r9, r0
    46d0:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    46d4:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    46d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46dc:	00000000 	andeq	r0, r0, r0
    46e0:	0018a000 	andseq	sl, r8, r0
    46e4:	0018d000 	andseq	sp, r8, r0
    46e8:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    46ec:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    46f0:	9f00f72c 	svcls	0x0000f72c
	...
    46fc:	000018e0 	andeq	r1, r0, r0, ror #17
    4700:	00001910 	andeq	r1, r0, r0, lsl r9
    4704:	00540001 	subseq	r0, r4, r1
    4708:	00000000 	andeq	r0, r0, r0
    470c:	e0000000 	and	r0, r0, r0
    4710:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4714:	09000019 	stmdbeq	r0, {r0, r3, r4}
    4718:	0290f500 	addseq	pc, r0, #0, 10
    471c:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    4720:	00009f00 	andeq	r9, r0, r0, lsl #30
    4724:	00000000 	andeq	r0, r0, r0
    4728:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    472c:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4730:	00090000 	andeq	r0, r9, r0
    4734:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    4738:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    473c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4740:	00000000 	andeq	r0, r0, r0
    4744:	00196000 	andseq	r6, r9, r0
    4748:	0019a400 	andseq	sl, r9, r0, lsl #8
    474c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    4758:	00001960 	andeq	r1, r0, r0, ror #18
    475c:	00001970 	andeq	r1, r0, r0, ror r9
    4760:	90f50009 	rscsls	r0, r5, r9
    4764:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    4768:	009f00f7 	ldrsheq	r0, [pc], r7
    476c:	00000000 	andeq	r0, r0, r0
    4770:	60000000 	andvs	r0, r0, r0
    4774:	80000019 	andhi	r0, r0, r9, lsl r0
    4778:	09000019 	stmdbeq	r0, {r0, r3, r4}
    477c:	0291f500 	addseq	pc, r1, #0, 10
    4780:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    4784:	00009f00 	andeq	r9, r0, r0, lsl #30
    4788:	00000000 	andeq	r0, r0, r0
    478c:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4790:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    4794:	00050000 	andeq	r0, r5, r0
    4798:	93029490 	movwls	r9, #9360	; 0x2490
    479c:	0019a808 	andseq	sl, r9, r8, lsl #16
    47a0:	0019b000 	andseq	fp, r9, r0
    47a4:	73000a00 	movwvc	r0, #2560	; 0xa00
    47a8:	1c007100 	stfnes	f7, [r0], {-0}
    47ac:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    47b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47b4:	00000000 	andeq	r0, r0, r0
    47b8:	0019b000 	andseq	fp, r9, r0
    47bc:	0019f000 	andseq	pc, r9, r0
    47c0:	50000100 	andpl	r0, r0, r0, lsl #2
    47c4:	000019f0 	strdeq	r1, [r0], -r0
    47c8:	00001a2c 	andeq	r1, r0, ip, lsr #20
    47cc:	88910003 	ldmhi	r1, {r0, r1}
    47d0:	001a2c7d 	andseq	r2, sl, sp, ror ip
    47d4:	001be800 	andseq	lr, fp, r0, lsl #16
    47d8:	f3000400 	vshl.u8	d0, d0, d0
    47dc:	009f5001 	addseq	r5, pc, r1
    47e0:	00000000 	andeq	r0, r0, r0
    47e4:	b0000000 	andlt	r0, r0, r0
    47e8:	f4000019 	vst4.8	{d0-d3}, [r0 :64], r9
    47ec:	01000019 	tsteq	r0, r9, lsl r0
    47f0:	19f45100 	ldmibne	r4!, {r8, ip, lr}^
    47f4:	1be80000 	blne	ffa047fc <IRQ_STACK_BASE+0xbba047fc>
    47f8:	00030000 	andeq	r0, r3, r0
    47fc:	007cf891 			; <UNDEFINED> instruction: 0x007cf891
    4800:	00000000 	andeq	r0, r0, r0
    4804:	b0000000 	andlt	r0, r0, r0
    4808:	d8000019 	stmdale	r0, {r0, r3, r4}
    480c:	01000019 	tsteq	r0, r9, lsl r0
    4810:	19d85200 	ldmibne	r8, {r9, ip, lr}^
    4814:	1be80000 	blne	ffa0481c <IRQ_STACK_BASE+0xbba0481c>
    4818:	00030000 	andeq	r0, r3, r0
    481c:	007d9891 			; <UNDEFINED> instruction: 0x007d9891
    4820:	00000000 	andeq	r0, r0, r0
    4824:	b0000000 	andlt	r0, r0, r0
    4828:	0f000019 	svceq	0x00000019
    482c:	0100001a 	tsteq	r0, sl, lsl r0
    4830:	1a0f5300 	bne	3d9438 <IRQ_STACK_SIZE+0x3d1438>
    4834:	1be80000 	blne	ffa0483c <IRQ_STACK_BASE+0xbba0483c>
    4838:	00030000 	andeq	r0, r3, r0
    483c:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    4840:	00000000 	andeq	r0, r0, r0
    4844:	b0000000 	andlt	r0, r0, r0
    4848:	b4000019 	strlt	r0, [r0], #-25	; 0xffffffe7
    484c:	02000019 	andeq	r0, r0, #25
    4850:	b4009100 	strlt	r9, [r0], #-256	; 0xffffff00
    4854:	c4000019 	strgt	r0, [r0], #-25	; 0xffffffe7
    4858:	02000019 	andeq	r0, r0, #25
    485c:	c4007c00 	strgt	r7, [r0], #-3072	; 0xfffff400
    4860:	e8000019 	stmda	r0, {r0, r3, r4}
    4864:	0200001b 	andeq	r0, r0, #27
    4868:	00009100 	andeq	r9, r0, r0, lsl #2
    486c:	00000000 	andeq	r0, r0, r0
    4870:	10000000 	andne	r0, r0, r0
    4874:	1c00001a 	stcne	0, cr0, [r0], {26}
    4878:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    487c:	7dd09100 	ldfvcp	f1, [r0]
    4880:	001a1c9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    4884:	001a4400 	andseq	r4, sl, r0, lsl #8
    4888:	56000100 	strpl	r0, [r0], -r0, lsl #2
    488c:	00001a44 	andeq	r1, r0, r4, asr #20
    4890:	00001a50 	andeq	r1, r0, r0, asr sl
    4894:	505c0001 	subspl	r0, ip, r1
    4898:	9400001a 	strls	r0, [r0], #-26	; 0xffffffe6
    489c:	0100001a 	tsteq	r0, sl, lsl r0
    48a0:	1a945600 	bne	fe51a0a8 <IRQ_STACK_BASE+0xba51a0a8>
    48a4:	1aa00000 	bne	fe8048ac <IRQ_STACK_BASE+0xba8048ac>
    48a8:	00010000 	andeq	r0, r1, r0
    48ac:	001aa05c 	andseq	sl, sl, ip, asr r0
    48b0:	001be800 	andseq	lr, fp, r0, lsl #16
    48b4:	91000300 	mrsls	r0, LR_irq
    48b8:	00007cf4 	strdeq	r7, [r0], -r4
    48bc:	00000000 	andeq	r0, r0, r0
    48c0:	1a100000 	bne	4048c8 <IRQ_STACK_SIZE+0x3fc8c8>
    48c4:	1be00000 	blne	ff8048cc <IRQ_STACK_BASE+0xbb8048cc>
    48c8:	00030000 	andeq	r0, r3, r0
    48cc:	e07d8891 			; <UNDEFINED> instruction: 0xe07d8891
    48d0:	e400001b 	str	r0, [r0], #-27	; 0xffffffe5
    48d4:	0100001b 	tsteq	r0, fp, lsl r0
    48d8:	1be45600 	blne	ff91a0e0 <IRQ_STACK_BASE+0xbb91a0e0>
    48dc:	1be80000 	blne	ffa048e4 <IRQ_STACK_BASE+0xbba048e4>
    48e0:	00030000 	andeq	r0, r3, r0
    48e4:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    48e8:	00000000 	andeq	r0, r0, r0
    48ec:	44000000 	strmi	r0, [r0], #-0
    48f0:	4800001a 	stmdami	r0, {r1, r3, r4}
    48f4:	0100001a 	tsteq	r0, sl, lsl r0
    48f8:	1a485500 	bne	1219d00 <STACK_SIZE+0xa19d00>
    48fc:	1a500000 	bne	1404904 <STACK_SIZE+0xc04904>
    4900:	00050000 	andeq	r0, r5, r0
    4904:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    4908:	001a509f 	mulseq	sl, pc, r0	; <UNPREDICTABLE>
    490c:	001a5c00 	andseq	r5, sl, r0, lsl #24
    4910:	75000d00 	strvc	r0, [r0, #-3328]	; 0xfffff300
    4914:	76243800 	strtvc	r3, [r4], -r0, lsl #16
    4918:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    491c:	9f211aff 	svcls	0x00211aff
    4920:	00001a94 	muleq	r0, r4, sl
    4924:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    4928:	00550001 	subseq	r0, r5, r1
    492c:	00000000 	andeq	r0, r0, r0
    4930:	94000000 	strls	r0, [r0], #-0
    4934:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    4938:	0100001a 	tsteq	r0, sl, lsl r0
    493c:	00005500 	andeq	r5, r0, r0, lsl #10
    4940:	00000000 	andeq	r0, r0, r0
    4944:	1a940000 	bne	fe50494c <IRQ_STACK_BASE+0xba50494c>
    4948:	1be00000 	blne	ff804950 <IRQ_STACK_BASE+0xbb804950>
    494c:	00030000 	andeq	r0, r3, r0
    4950:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    4954:	00000000 	andeq	r0, r0, r0
    4958:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    495c:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    4960:	0b00001b 	bleq	49d4 <SVC_STACK_SIZE+0x9d4>
    4964:	7d809100 	stfvcd	f1, [r0]
    4968:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    496c:	9f4b231c 	svcls	0x004b231c
    4970:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    4974:	00001be8 	andeq	r1, r0, r8, ror #23
    4978:	8091000b 	addshi	r0, r1, fp
    497c:	9101947d 	tstls	r1, sp, ror r4
    4980:	4b231c7c 	blmi	8cbb78 <STACK_SIZE+0xcbb78>
    4984:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4988:	00000000 	andeq	r0, r0, r0
    498c:	001af800 	andseq	pc, sl, r0, lsl #16
    4990:	001b1800 	andseq	r1, fp, r0, lsl #16
    4994:	30000200 	andcc	r0, r0, r0, lsl #4
    4998:	001b189f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    499c:	001b2c00 	andseq	r2, fp, r0, lsl #24
    49a0:	91000b00 	tstls	r0, r0, lsl #22
    49a4:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    49a8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    49ac:	1ba89f55 	blne	fea2c708 <IRQ_STACK_BASE+0xbaa2c708>
    49b0:	1be80000 	blne	ffa049b8 <IRQ_STACK_BASE+0xbba049b8>
    49b4:	000b0000 	andeq	r0, fp, r0
    49b8:	947d9c91 	ldrbtls	r9, [sp], #-3217	; 0xfffff36f
    49bc:	1c7c9101 	ldfnep	f1, [ip], #-4
    49c0:	009f5523 	addseq	r5, pc, r3, lsr #10
    49c4:	00000000 	andeq	r0, r0, r0
    49c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    49cc:	4c00001b 	stcmi	0, cr0, [r0], {27}
    49d0:	0200001b 	andeq	r0, r0, #27
    49d4:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    49d8:	9800001b 	stmdals	r0, {r0, r1, r3, r4}
    49dc:	0100001b 	tsteq	r0, fp, lsl r0
    49e0:	1b985700 	blne	fe61a5e8 <IRQ_STACK_BASE+0xba61a5e8>
    49e4:	1b9c0000 	blne	fe7049ec <IRQ_STACK_BASE+0xba7049ec>
    49e8:	00030000 	andeq	r0, r3, r0
    49ec:	9c9f7f77 	ldcls	15, cr7, [pc], {119}	; 0x77
    49f0:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    49f4:	0100001b 	tsteq	r0, fp, lsl r0
    49f8:	00005700 	andeq	r5, r0, r0, lsl #14
    49fc:	00000000 	andeq	r0, r0, r0
    4a00:	1b4c0000 	blne	1304a08 <STACK_SIZE+0xb04a08>
    4a04:	1b600000 	blne	1804a0c <STACK_SIZE+0x1004a0c>
    4a08:	00020000 	andeq	r0, r2, r0
    4a0c:	1b609f30 	blne	182c6d4 <STACK_SIZE+0x102c6d4>
    4a10:	1b6c0000 	blne	1b04a18 <STACK_SIZE+0x1304a18>
    4a14:	00010000 	andeq	r0, r1, r0
    4a18:	001b6c53 	andseq	r6, fp, r3, asr ip
    4a1c:	001b7000 	andseq	r7, fp, r0
    4a20:	73000300 	movwvc	r0, #768	; 0x300
    4a24:	1b709f7f 	blne	1c2c828 <STACK_SIZE+0x142c828>
    4a28:	1b940000 	blne	fe504a30 <IRQ_STACK_BASE+0xba504a30>
    4a2c:	00010000 	andeq	r0, r1, r0
    4a30:	00000053 	andeq	r0, r0, r3, asr r0
    4a34:	00000000 	andeq	r0, r0, r0
    4a38:	001b3800 	andseq	r3, fp, r0, lsl #16
    4a3c:	001b4800 	andseq	r4, fp, r0, lsl #16
    4a40:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4a44:	00001b48 	andeq	r1, r0, r8, asr #22
    4a48:	00001b4c 	andeq	r1, r0, ip, asr #22
    4a4c:	94910013 	ldrls	r0, [r1], #19
    4a50:	007c067d 	rsbseq	r0, ip, sp, ror r6
    4a54:	00730070 	rsbseq	r0, r3, r0, ror r0
    4a58:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4a5c:	13160001 	tstne	r6, #1
    4a60:	001b4c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    4a64:	001be800 	andseq	lr, fp, r0, lsl #16
    4a68:	91001e00 	tstls	r0, r0, lsl #28
    4a6c:	91067d94 			; <UNDEFINED> instruction: 0x91067d94
    4a70:	91067d98 			; <UNDEFINED> instruction: 0x91067d98
    4a74:	94067d9c 	strls	r7, [r6], #-3484	; 0xfffff264
    4a78:	1aff0801 	bne	fffc6a84 <IRQ_STACK_BASE+0xbbfc6a84>
    4a7c:	067d9091 			; <UNDEFINED> instruction: 0x067d9091
    4a80:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4a84:	13160001 	tstne	r6, #1
    4a88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a8c:	00000000 	andeq	r0, r0, r0
    4a90:	001b6000 	andseq	r6, fp, r0
    4a94:	001b6800 	andseq	r6, fp, r0, lsl #16
    4a98:	72000600 	andvc	r0, r0, #0, 12
    4a9c:	22007500 	andcs	r7, r0, #0, 10
    4aa0:	001b689f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    4aa4:	001b8400 	andseq	r8, fp, r0, lsl #8
    4aa8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ab4:	0000008c 	andeq	r0, r0, ip, lsl #1
    4ab8:	000000a7 	andeq	r0, r0, r7, lsr #1
    4abc:	a7500001 	ldrbge	r0, [r0, -r1]
    4ac0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ac8:	00b85400 	adcseq	r5, r8, r0, lsl #8
    4acc:	00bb0000 	adcseq	r0, fp, r0
    4ad0:	00010000 	andeq	r0, r1, r0
    4ad4:	0000bb50 	andeq	fp, r0, r0, asr fp
    4ad8:	0000bc00 	andeq	fp, r0, r0, lsl #24
    4adc:	f3000400 	vshl.u8	d0, d0, d0
    4ae0:	bc9f5001 	ldclt	0, cr5, [pc], {1}
    4ae4:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4ae8:	01000000 	mrseq	r0, (UNDEF: 0)
    4aec:	00cc5000 	sbceq	r5, ip, r0
    4af0:	01300000 	teqeq	r0, r0
    4af4:	00010000 	andeq	r0, r1, r0
    4af8:	00013054 	andeq	r3, r1, r4, asr r0
    4afc:	00013400 	andeq	r3, r1, r0, lsl #8
    4b00:	f3000400 	vshl.u8	d0, d0, d0
    4b04:	009f5001 	addseq	r5, pc, r1
    4b08:	00000000 	andeq	r0, r0, r0
    4b0c:	24000000 	strcs	r0, [r0], #-0
    4b10:	2c000000 	stccs	0, cr0, [r0], {-0}
    4b14:	01000000 	mrseq	r0, (UNDEF: 0)
    4b18:	002c5000 	eoreq	r5, ip, r0
    4b1c:	00400000 	subeq	r0, r0, r0
    4b20:	00040000 	andeq	r0, r4, r0
    4b24:	9f5001f3 	svcls	0x005001f3
	...
    4b34:	00000028 	andeq	r0, r0, r8, lsr #32
    4b38:	28500001 	ldmdacs	r0, {r0}^
    4b3c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4b40:	04000000 	streq	r0, [r0], #-0
    4b44:	5001f300 	andpl	pc, r1, r0, lsl #6
    4b48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4b54:	00000400 	andeq	r0, r0, r0, lsl #8
    4b58:	51000100 	mrspl	r0, (UNDEF: 16)
    4b5c:	00000004 	andeq	r0, r0, r4
    4b60:	0000000c 	andeq	r0, r0, ip
    4b64:	84710004 	ldrbthi	r0, [r1], #-4
    4b68:	000c9f7c 	andeq	r9, ip, ip, ror pc
    4b6c:	00280000 	eoreq	r0, r8, r0
    4b70:	00040000 	andeq	r0, r4, r0
    4b74:	9f7c8171 	svcls	0x007c8171
    4b78:	00000028 	andeq	r0, r0, r8, lsr #32
    4b7c:	0000004c 	andeq	r0, r0, ip, asr #32
    4b80:	01f30004 	mvnseq	r0, r4
    4b84:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4b90:	00280000 	eoreq	r0, r8, r0
    4b94:	00010000 	andeq	r0, r1, r0
    4b98:	00002852 	andeq	r2, r0, r2, asr r8
    4b9c:	00004c00 	andeq	r4, r0, r0, lsl #24
    4ba0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    4bac:	0000001c 	andeq	r0, r0, ip, lsl r0
    4bb0:	00000028 	andeq	r0, r0, r8, lsr #32
    4bb4:	28500001 	ldmdacs	r0, {r0}^
    4bb8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    4bc0:	00385400 	eorseq	r5, r8, r0, lsl #8
    4bc4:	003b0000 	eorseq	r0, fp, r0
    4bc8:	00010000 	andeq	r0, r1, r0
    4bcc:	00003b50 	andeq	r3, r0, r0, asr fp
    4bd0:	00004400 	andeq	r4, r0, r0, lsl #8
    4bd4:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    4bd8:	00449f7f 	subeq	r9, r4, pc, ror pc
    4bdc:	004c0000 	subeq	r0, ip, r0
    4be0:	00010000 	andeq	r0, r1, r0
    4be4:	00000054 	andeq	r0, r0, r4, asr r0
	...
    4bf0:	00001c00 	andeq	r1, r0, r0, lsl #24
    4bf4:	50000100 	andpl	r0, r0, r0, lsl #2
    4bf8:	0000001c 	andeq	r0, r0, ip, lsl r0
    4bfc:	00000030 	andeq	r0, r0, r0, lsr r0
    4c00:	79710003 	ldmdbvc	r1!, {r0, r1}^
    4c04:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c08:	00004c00 	andeq	r4, r0, r0, lsl #24
    4c0c:	f3000400 	vshl.u8	d0, d0, d0
    4c10:	009f5001 	addseq	r5, pc, r1
    4c14:	00000000 	andeq	r0, r0, r0
    4c18:	2c000000 	stccs	0, cr0, [r0], {-0}
    4c1c:	44000000 	strmi	r0, [r0], #-0
    4c20:	01000000 	mrseq	r0, (UNDEF: 0)
    4c24:	00005000 	andeq	r5, r0, r0
    4c28:	00000000 	andeq	r0, r0, r0
    4c2c:	070c0000 	streq	r0, [ip, -r0]
    4c30:	07380000 	ldreq	r0, [r8, -r0]!
    4c34:	00010000 	andeq	r0, r1, r0
    4c38:	00073850 	andeq	r3, r7, r0, asr r8
    4c3c:	00079400 	andeq	r9, r7, r0, lsl #8
    4c40:	f3000400 	vshl.u8	d0, d0, d0
    4c44:	009f5001 	addseq	r5, pc, r1
    4c48:	00000000 	andeq	r0, r0, r0
    4c4c:	54000000 	strpl	r0, [r0], #-0
    4c50:	bf000008 	svclt	0x00000008
    4c54:	01000008 	tsteq	r0, r8
    4c58:	08bf5000 	ldmeq	pc!, {ip, lr}	; <UNPREDICTABLE>
    4c5c:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    4c60:	00040000 	andeq	r0, r4, r0
    4c64:	9f5001f3 	svcls	0x005001f3
    4c68:	000008c0 	andeq	r0, r0, r0, asr #17
    4c6c:	000008c4 	andeq	r0, r0, r4, asr #17
    4c70:	c4500001 	ldrbgt	r0, [r0], #-1
    4c74:	34000008 	strcc	r0, [r0], #-8
    4c78:	04000009 	streq	r0, [r0], #-9
    4c7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4c80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c84:	00000000 	andeq	r0, r0, r0
    4c88:	00094000 	andeq	r4, r9, r0
    4c8c:	00094400 	andeq	r4, r9, r0, lsl #8
    4c90:	52000100 	andpl	r0, r0, #0, 2
	...
    4c9c:	00000a8c 	andeq	r0, r0, ip, lsl #21
    4ca0:	00000ac0 	andeq	r0, r0, r0, asr #21
    4ca4:	c0500001 	subsgt	r0, r0, r1
    4ca8:	9c00000a 	stcls	0, cr0, [r0], {10}
    4cac:	0400000b 	streq	r0, [r0], #-11
    4cb0:	5001f300 	andpl	pc, r1, r0, lsl #6
    4cb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4cb8:	00000000 	andeq	r0, r0, r0
    4cbc:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4cc0:	000b0800 	andeq	r0, fp, r0, lsl #16
    4cc4:	51000100 	mrspl	r0, (UNDEF: 16)
    4cc8:	00000b08 	andeq	r0, r0, r8, lsl #22
    4ccc:	00000b2c 	andeq	r0, r0, ip, lsr #22
    4cd0:	01710003 	cmneq	r1, r3
    4cd4:	000b689f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    4cd8:	000b6c00 	andeq	r6, fp, r0, lsl #24
    4cdc:	51000100 	mrspl	r0, (UNDEF: 16)
    4ce0:	00000b6c 	andeq	r0, r0, ip, ror #22
    4ce4:	00000b70 	andeq	r0, r0, r0, ror fp
    4ce8:	01710003 	cmneq	r1, r3
    4cec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4cf0:	00000000 	andeq	r0, r0, r0
    4cf4:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4cf8:	000aa400 	andeq	sl, sl, r0, lsl #8
    4cfc:	52000100 	andpl	r0, r0, #0, 2
    4d00:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4d04:	00000b30 	andeq	r0, r0, r0, lsr fp
    4d08:	30530001 	subscc	r0, r3, r1
    4d0c:	9c00000b 	stcls	0, cr0, [r0], {11}
    4d10:	0400000b 	streq	r0, [r0], #-11
    4d14:	5201f300 	andpl	pc, r1, #0, 6
    4d18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	000a9c00 	andeq	r9, sl, r0, lsl #24
    4d24:	000aa400 	andeq	sl, sl, r0, lsl #8
    4d28:	52000100 	andpl	r0, r0, #0, 2
    4d2c:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4d30:	00000b78 	andeq	r0, r0, r8, ror fp
    4d34:	00530001 	subseq	r0, r3, r1
    4d38:	00000000 	andeq	r0, r0, r0
    4d3c:	9c000000 	stcls	0, cr0, [r0], {-0}
    4d40:	d000000b 	andle	r0, r0, fp
    4d44:	0100000b 	tsteq	r0, fp
    4d48:	0bd05000 	bleq	ff418d50 <IRQ_STACK_BASE+0xbb418d50>
    4d4c:	0cc00000 	stcleq	0, cr0, [r0], {0}
    4d50:	00040000 	andeq	r0, r4, r0
    4d54:	9f5001f3 	svcls	0x005001f3
	...
    4d60:	00000b9c 	muleq	r0, ip, fp
    4d64:	00000c18 	andeq	r0, r0, r8, lsl ip
    4d68:	18510001 	ldmdane	r1, {r0}^
    4d6c:	3c00000c 	stccc	0, cr0, [r0], {12}
    4d70:	0300000c 	movweq	r0, #12
    4d74:	9f017100 	svcls	0x00017100
    4d78:	00000c78 	andeq	r0, r0, r8, ror ip
    4d7c:	00000c7c 	andeq	r0, r0, ip, ror ip
    4d80:	7c510001 	mrrcvc	0, 0, r0, r1, cr1
    4d84:	8000000c 	andhi	r0, r0, ip
    4d88:	0300000c 	movweq	r0, #12
    4d8c:	9f017100 	svcls	0x00017100
	...
    4d98:	00000b9c 	muleq	r0, ip, fp
    4d9c:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    4da0:	b4520001 	ldrblt	r0, [r2], #-1
    4da4:	4000000b 	andmi	r0, r0, fp
    4da8:	0100000c 	tsteq	r0, ip
    4dac:	0c405300 	mcrreq	3, 0, r5, r0, cr0
    4db0:	0cc00000 	stcleq	0, cr0, [r0], {0}
    4db4:	00040000 	andeq	r0, r4, r0
    4db8:	9f5201f3 	svcls	0x005201f3
	...
    4dc4:	00000bac 	andeq	r0, r0, ip, lsr #23
    4dc8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    4dcc:	b4520001 	ldrblt	r0, [r2], #-1
    4dd0:	6c00000b 	stcvs	0, cr0, [r0], {11}
    4dd4:	0100000c 	tsteq	r0, ip
    4dd8:	0c6c5300 	stcleq	3, cr5, [ip], #-0
    4ddc:	0c740000 	ldcleq	0, cr0, [r4], #-0
    4de0:	00030000 	andeq	r0, r3, r0
    4de4:	749f7c73 	ldrvc	r7, [pc], #3187	; 4dec <SVC_STACK_SIZE+0xdec>
    4de8:	8800000c 	stmdahi	r0, {r2, r3}
    4dec:	0100000c 	tsteq	r0, ip
    4df0:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    4dfc:	00140000 	andseq	r0, r4, r0
    4e00:	00010000 	andeq	r0, r1, r0
    4e04:	00001450 	andeq	r1, r0, r0, asr r4
    4e08:	00008400 	andeq	r8, r0, r0, lsl #8
    4e0c:	f3000400 	vshl.u8	d0, d0, d0
    4e10:	009f5001 	addseq	r5, pc, r1
    4e14:	00000000 	andeq	r0, r0, r0
    4e18:	84000000 	strhi	r0, [r0], #-0
    4e1c:	a7000000 	strge	r0, [r0, -r0]
    4e20:	01000000 	mrseq	r0, (UNDEF: 0)
    4e24:	00a75000 	adceq	r5, r7, r0
    4e28:	00a80000 	adceq	r0, r8, r0
    4e2c:	00040000 	andeq	r0, r4, r0
    4e30:	9f5001f3 	svcls	0x005001f3
    4e34:	000000a8 	andeq	r0, r0, r8, lsr #1
    4e38:	000000c0 	andeq	r0, r0, r0, asr #1
    4e3c:	c0500001 	subsgt	r0, r0, r1
    4e40:	3c000000 	stccc	0, cr0, [r0], {-0}
    4e44:	04000001 	streq	r0, [r0], #-1
    4e48:	5001f300 	andpl	pc, r1, r0, lsl #6
    4e4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e50:	00000000 	andeq	r0, r0, r0
    4e54:	00008400 	andeq	r8, r0, r0, lsl #8
    4e58:	00009c00 	andeq	r9, r0, r0, lsl #24
    4e5c:	51000100 	mrspl	r0, (UNDEF: 16)
    4e60:	0000009c 	muleq	r0, ip, r0
    4e64:	000000a8 	andeq	r0, r0, r8, lsr #1
    4e68:	01f30004 	mvnseq	r0, r4
    4e6c:	00a89f51 	adceq	r9, r8, r1, asr pc
    4e70:	00c80000 	sbceq	r0, r8, r0
    4e74:	00010000 	andeq	r0, r1, r0
    4e78:	0000c851 	andeq	ip, r0, r1, asr r8
    4e7c:	00013c00 	andeq	r3, r1, r0, lsl #24
    4e80:	f3000400 	vshl.u8	d0, d0, d0
    4e84:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4e90:	04000000 	streq	r0, [r0], #-0
    4e94:	01000000 	mrseq	r0, (UNDEF: 0)
    4e98:	00045000 	andeq	r5, r4, r0
    4e9c:	00d00000 	sbcseq	r0, r0, r0
    4ea0:	00040000 	andeq	r0, r4, r0
    4ea4:	9f5001f3 	svcls	0x005001f3
	...
    4eb0:	00000084 	andeq	r0, r0, r4, lsl #1
    4eb4:	000000a0 	andeq	r0, r0, r0, lsr #1
    4eb8:	4e900008 	cdpmi	0, 9, cr0, cr0, cr8, {0}
    4ebc:	4f900493 	svcmi	0x00900493
    4ec0:	00a00493 	umlaleq	r0, r0, r3, r4	; <UNPREDICTABLE>
    4ec4:	00d00000 	sbcseq	r0, r0, r0
    4ec8:	00160000 	andseq	r0, r6, r0
    4ecc:	250293f5 	strcs	r9, [r2, #-1013]	; 0xfffffc0b
    4ed0:	250292f5 	strcs	r9, [r2, #-757]	; 0xfffffd0b
    4ed4:	0825f41b 	stmdaeq	r5!, {r0, r1, r3, r4, sl, ip, sp, lr, pc}
    4ed8:	00000000 	andeq	r0, r0, r0
    4edc:	3ff00000 	svccc	0x00f00000	; IMB
    4ee0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    4ee4:	00000000 	andeq	r0, r0, r0
    4ee8:	01240000 	teqeq	r4, r0
    4eec:	01400000 	mrseq	r0, (UNDEF: 64)
    4ef0:	00010000 	andeq	r0, r1, r0
    4ef4:	00014050 	andeq	r4, r1, r0, asr r0
    4ef8:	00016400 	andeq	r6, r1, r0, lsl #8
    4efc:	70000300 	andvc	r0, r0, r0, lsl #6
    4f00:	01649f01 	cmneq	r4, r1, lsl #30
    4f04:	016c0000 	cmneq	ip, r0
    4f08:	00010000 	andeq	r0, r1, r0
    4f0c:	00017450 	andeq	r7, r1, r0, asr r4
    4f10:	00019000 	andeq	r9, r1, r0
    4f14:	70000300 	andvc	r0, r0, r0, lsl #6
    4f18:	00009f01 	andeq	r9, r0, r1, lsl #30
    4f1c:	00000000 	andeq	r0, r0, r0
    4f20:	01400000 	mrseq	r0, (UNDEF: 64)
    4f24:	01640000 	cmneq	r4, r0
    4f28:	00010000 	andeq	r0, r1, r0
    4f2c:	0001645c 	andeq	r6, r1, ip, asr r4
    4f30:	00016c00 	andeq	r6, r1, r0, lsl #24
    4f34:	73000400 	movwvc	r0, #1024	; 0x400
    4f38:	749f0620 	ldrvc	r0, [pc], #1568	; 4f40 <SVC_STACK_SIZE+0xf40>
    4f3c:	90000001 	andls	r0, r0, r1
    4f40:	01000001 	tsteq	r0, r1
    4f44:	00005c00 	andeq	r5, r0, r0, lsl #24
    4f48:	00000000 	andeq	r0, r0, r0
    4f4c:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    4f50:	01d00000 	bicseq	r0, r0, r0
    4f54:	00040000 	andeq	r0, r4, r0
    4f58:	9f7dd891 	svcls	0x007dd891
    4f5c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f60:	000001d8 	ldrdeq	r0, [r0], -r8
    4f64:	d85c0001 	ldmdale	ip, {r0}^
    4f68:	fc000001 	stc2	0, cr0, [r0], {1}
    4f6c:	03000001 	movweq	r0, #1
    4f70:	9f017c00 	svcls	0x00017c00
    4f74:	000001fc 	strdeq	r0, [r0], -ip
    4f78:	00000204 	andeq	r0, r0, r4, lsl #4
    4f7c:	0c5c0001 	mrrceq	0, 0, r0, ip, cr1
    4f80:	28000002 	stmdacs	r0, {r1}
    4f84:	03000002 	movweq	r0, #2
    4f88:	9f017c00 	svcls	0x00017c00
	...
    4f94:	000001d8 	ldrdeq	r0, [r0], -r8
    4f98:	000001fc 	strdeq	r0, [r0], -ip
    4f9c:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    4fa0:	04000001 	streq	r0, [r0], #-1
    4fa4:	04000002 	streq	r0, [r0], #-2
    4fa8:	06207300 	strteq	r7, [r0], -r0, lsl #6
    4fac:	00020c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    4fb0:	00022800 	andeq	r2, r2, r0, lsl #16
    4fb4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4fc0:	0000026c 	andeq	r0, r0, ip, ror #4
    4fc4:	00000294 	muleq	r0, r4, r2
    4fc8:	94500001 	ldrbls	r0, [r0], #-1
    4fcc:	e0000002 	and	r0, r0, r2
    4fd0:	01000002 	tsteq	r0, r2
    4fd4:	02e05600 	rsceq	r5, r0, #0, 12
    4fd8:	03380000 	teqeq	r8, #0
    4fdc:	00040000 	andeq	r0, r4, r0
    4fe0:	9f5001f3 	svcls	0x005001f3
	...
    4fec:	0000026c 	andeq	r0, r0, ip, ror #4
    4ff0:	00000298 	muleq	r0, r8, r2
    4ff4:	98510001 	ldmdals	r1, {r0}^
    4ff8:	00000002 	andeq	r0, r0, r2
    4ffc:	01000003 	tsteq	r0, r3
    5000:	03005500 	movweq	r5, #1280	; 0x500
    5004:	03040000 	movweq	r0, #16384	; 0x4000
    5008:	00040000 	andeq	r0, r4, r0
    500c:	9f5101f3 	svcls	0x005101f3
    5010:	00000304 	andeq	r0, r0, r4, lsl #6
    5014:	00000334 	andeq	r0, r0, r4, lsr r3
    5018:	34550001 	ldrbcc	r0, [r5], #-1
    501c:	38000003 	stmdacc	r0, {r0, r1}
    5020:	04000003 	streq	r0, [r0], #-3
    5024:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    502c:	00000000 	andeq	r0, r0, r0
    5030:	00026c00 	andeq	r6, r2, r0, lsl #24
    5034:	0002af00 	andeq	sl, r2, r0, lsl #30
    5038:	52000100 	andpl	r0, r0, #0, 2
    503c:	000002af 	andeq	r0, r0, pc, lsr #5
    5040:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5044:	d0570001 	subsle	r0, r7, r1
    5048:	38000002 	stmdacc	r0, {r1}
    504c:	04000003 	streq	r0, [r0], #-3
    5050:	5201f300 	andpl	pc, r1, #0, 6
    5054:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5058:	00000000 	andeq	r0, r0, r0
    505c:	00033800 	andeq	r3, r3, r0, lsl #16
    5060:	00035800 	andeq	r5, r3, r0, lsl #16
    5064:	50000100 	andpl	r0, r0, r0, lsl #2
    5068:	00000358 	andeq	r0, r0, r8, asr r3
    506c:	000003dc 	ldrdeq	r0, [r0], -ip
    5070:	dc550001 	mrrcle	0, 0, r0, r5, cr1
    5074:	e4000003 	str	r0, [r0], #-3
    5078:	03000003 	movweq	r0, #3
    507c:	9f017500 	svcls	0x00017500
    5080:	000003e4 	andeq	r0, r0, r4, ror #7
    5084:	00000430 	andeq	r0, r0, r0, lsr r4
    5088:	00550001 	subseq	r0, r5, r1
    508c:	00000000 	andeq	r0, r0, r0
    5090:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5094:	58000003 	stmdapl	r0, {r0, r1}
    5098:	01000003 	tsteq	r0, r3
    509c:	03585000 	cmpeq	r8, #0
    50a0:	04300000 	ldrteq	r0, [r0], #-0
    50a4:	00010000 	andeq	r0, r1, r0
    50a8:	00000056 	andeq	r0, r0, r6, asr r0
    50ac:	00000000 	andeq	r0, r0, r0
    50b0:	00043c00 	andeq	r3, r4, r0, lsl #24
    50b4:	00044400 	andeq	r4, r4, r0, lsl #8
    50b8:	7b000300 	blvc	5cc0 <SVC_STACK_SIZE+0x1cc0>
    50bc:	04449f44 	strbeq	r9, [r4], #-3908	; 0xfffff0bc
    50c0:	05300000 	ldreq	r0, [r0, #-0]!
    50c4:	00010000 	andeq	r0, r1, r0
    50c8:	00053056 	andeq	r3, r5, r6, asr r0
    50cc:	00054000 	andeq	r4, r5, r0
    50d0:	7b000300 	blvc	5cd8 <SVC_STACK_SIZE+0x1cd8>
    50d4:	05409f45 	strbeq	r9, [r0, #-3909]	; 0xfffff0bb
    50d8:	062c0000 	strteq	r0, [ip], -r0
    50dc:	00010000 	andeq	r0, r1, r0
    50e0:	00000056 	andeq	r0, r0, r6, asr r0
    50e4:	00000000 	andeq	r0, r0, r0
    50e8:	00043c00 	andeq	r3, r4, r0, lsl #24
    50ec:	00054c00 	andeq	r4, r5, r0, lsl #24
    50f0:	3a000200 	bcc	58f8 <SVC_STACK_SIZE+0x18f8>
    50f4:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    50f8:	00057400 	andeq	r7, r5, r0, lsl #8
    50fc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    5100:	00000574 	andeq	r0, r0, r4, ror r5
    5104:	00000578 	andeq	r0, r0, r8, ror r5
    5108:	9f400002 	svcls	0x00400002
    510c:	000005e8 	andeq	r0, r0, r8, ror #11
    5110:	00000608 	andeq	r0, r0, r8, lsl #12
    5114:	08570001 	ldmdaeq	r7, {r0}^
    5118:	24000006 	strcs	r0, [r0], #-6
    511c:	02000006 	andeq	r0, r0, #6
    5120:	249f3a00 	ldrcs	r3, [pc], #2560	; 5128 <SVC_STACK_SIZE+0x1128>
    5124:	2c000006 	stccs	0, cr0, [r0], {6}
    5128:	01000006 	tsteq	r0, r6
    512c:	00005700 	andeq	r5, r0, r0, lsl #14
    5130:	00000000 	andeq	r0, r0, r0
    5134:	043c0000 	ldrteq	r0, [ip], #-0
    5138:	05300000 	ldreq	r0, [r0, #-0]!
    513c:	00020000 	andeq	r0, r2, r0
    5140:	05309f30 	ldreq	r9, [r0, #-3888]!	; 0xfffff0d0
    5144:	05400000 	strbeq	r0, [r0, #-0]
    5148:	00020000 	andeq	r0, r2, r0
    514c:	05409f31 	strbeq	r9, [r0, #-3889]	; 0xfffff0cf
    5150:	062c0000 	strteq	r0, [ip], -r0
    5154:	00010000 	andeq	r0, r1, r0
    5158:	00000054 	andeq	r0, r0, r4, asr r0
    515c:	00000000 	andeq	r0, r0, r0
    5160:	00043c00 	andeq	r3, r4, r0, lsl #24
    5164:	00059c00 	andeq	r9, r5, r0, lsl #24
    5168:	30000200 	andcc	r0, r0, r0, lsl #4
    516c:	00059c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    5170:	0005b400 	andeq	fp, r5, r0, lsl #8
    5174:	5c000100 	stfpls	f0, [r0], {-0}
    5178:	000005c8 	andeq	r0, r0, r8, asr #11
    517c:	000005d4 	ldrdeq	r0, [r0], -r4
    5180:	e85c0001 	ldmda	ip, {r0}^
    5184:	f8000005 			; <UNDEFINED> instruction: 0xf8000005
    5188:	02000005 	andeq	r0, r0, #5
    518c:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    5190:	00000005 	andeq	r0, r0, r5
    5194:	01000006 	tsteq	r0, r6
    5198:	06085000 	streq	r5, [r8], -r0
    519c:	062c0000 	strteq	r0, [ip], -r0
    51a0:	00020000 	andeq	r0, r2, r0
    51a4:	00009f30 	andeq	r9, r0, r0, lsr pc
    51a8:	00000000 	andeq	r0, r0, r0
    51ac:	05600000 	strbeq	r0, [r0, #-0]!
    51b0:	05780000 	ldrbeq	r0, [r8, #-0]!
    51b4:	00010000 	andeq	r0, r1, r0
    51b8:	00057850 	andeq	r7, r5, r0, asr r8
    51bc:	00058800 	andeq	r8, r5, r0, lsl #16
    51c0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    51c4:	00000624 	andeq	r0, r0, r4, lsr #12
    51c8:	00000628 	andeq	r0, r0, r8, lsr #12
    51cc:	28500001 	ldmdacs	r0, {r0}^
    51d0:	2c000006 	stccs	0, cr0, [r0], {6}
    51d4:	01000006 	tsteq	r0, r6
    51d8:	00005500 	andeq	r5, r0, r0, lsl #10
    51dc:	00000000 	andeq	r0, r0, r0
    51e0:	05780000 	ldrbeq	r0, [r8, #-0]!
    51e4:	05880000 	streq	r0, [r8]
    51e8:	00020000 	andeq	r0, r2, r0
    51ec:	059c9f30 	ldreq	r9, [ip, #3888]	; 0xf30
    51f0:	05d40000 	ldrbeq	r0, [r4]
    51f4:	00010000 	andeq	r0, r1, r0
    51f8:	00000053 	andeq	r0, r0, r3, asr r0
    51fc:	00000000 	andeq	r0, r0, r0
    5200:	00043c00 	andeq	r3, r4, r0, lsl #24
    5204:	00044400 	andeq	r4, r4, r0, lsl #8
    5208:	7b000300 	blvc	5e10 <SVC_STACK_SIZE+0x1e10>
    520c:	04449f44 	strbeq	r9, [r4], #-3908	; 0xfffff0bc
    5210:	04540000 	ldrbeq	r0, [r4], #-0
    5214:	00010000 	andeq	r0, r1, r0
    5218:	00045456 	andeq	r5, r4, r6, asr r4
    521c:	0004d800 	andeq	sp, r4, r0, lsl #16
    5220:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5224:	000004d8 	ldrdeq	r0, [r0], -r8
    5228:	000004e0 	andeq	r0, r0, r0, ror #9
    522c:	01750003 	cmneq	r5, r3
    5230:	0004e09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    5234:	00056000 	andeq	r6, r5, r0
    5238:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    523c:	00000608 	andeq	r0, r0, r8, lsl #12
    5240:	00000624 	andeq	r0, r0, r4, lsr #12
    5244:	00550001 	subseq	r0, r5, r1
    5248:	00000000 	andeq	r0, r0, r0
    524c:	Address 0x0000524c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	4000019c 	mulmi	r0, ip, r1
  14:	000003fc 	strdeq	r0, [r0], -ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	06340002 	ldrteq	r0, [r4], -r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000598 	mulmi	r0, r8, r5
  34:	00001844 	andeq	r1, r0, r4, asr #16
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	1c590002 	mrrcne	0, 0, r0, r9, cr2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40001ddc 	ldrdmi	r1, [r0], -ip
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	1fe90002 	svcne	0x00e90002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	4000205c 	andmi	r2, r0, ip, asr r0
  74:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	36240002 	strtcc	r0, [r4], -r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40003c90 	mulmi	r0, r0, ip
  94:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	38670002 	stmdacc	r7!, {r1}^
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40003dc4 	andmi	r3, r0, r4, asr #27
  b4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	393e0002 	ldmdbcc	lr!, {r1}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40003e04 	andmi	r3, r0, r4, lsl #28
  d4:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	3d250002 	stccc	0, cr0, [r5, #-8]!
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40003f40 	andmi	r3, r0, r0, asr #30
  f4:	000000b4 	strheq	r0, [r0], -r4
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	3e970002 	cdpcc	0, 9, cr0, cr7, cr2, {0}
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40003ff4 	strdmi	r3, [r0], -r4
 114:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	452a0002 	strmi	r0, [sl, #-2]!
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	40004cb4 			; <UNDEFINED> instruction: 0x40004cb4
 134:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	46c60002 	strbmi	r0, [r6], r2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40004df0 	strdmi	r4, [r0], -r0
 154:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4ca70002 	stcmi	0, cr0, [r7], #8
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	40005420 	andmi	r5, r0, r0, lsr #8
 174:	00000080 	andeq	r0, r0, r0, lsl #1
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	4d080002 	stcmi	0, cr0, [r8, #-8]
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	400054a0 	andmi	r5, r0, r0, lsr #9
 194:	0000053c 	andeq	r0, r0, ip, lsr r5
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	4d620002 	stclmi	0, cr0, [r2, #-8]!
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40000000 	andmi	r0, r0, r0
 1b4:	0000019c 	muleq	r0, ip, r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000ce 	andeq	r0, r0, lr, asr #1
       4:	00350002 	eorseq	r0, r5, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	00000000 	andeq	r0, r0, r0
      40:	019c0205 	orrseq	r0, ip, r5, lsl #4
      44:	b8034000 	stmdalt	r3, {lr}
      48:	2d670101 	stfcse	f0, [r7, #-4]!
      4c:	cc034b2f 	stcgt	11, cr4, [r3], {47}	; 0x2f
      50:	49838200 	stmibmi	r3, {r9, pc}
      54:	034b2f2f 	movteq	r2, #48943	; 0xbf2f
      58:	a14a7fba 	strhge	r7, [sl, #-250]	; 0xffffff06
      5c:	4c67152b 	cfstr64mi	mvdx1, [r7], #-172	; 0xffffff54
      60:	01040200 	mrseq	r0, R12_usr
      64:	68066606 	stmdavs	r6, {r1, r2, r9, sl, sp, lr}
      68:	2d4b2d9f 	stclcs	13, cr2, [fp, #-636]	; 0xfffffd84
      6c:	4533322f 	ldrmi	r3, [r3, #-559]!	; 0xfffffdd1
      70:	bcbbbb9f 	fldmiaxlt	fp!, {d11-d89}	;@ Deprecated
      74:	6785672f 	strvs	r6, [r5, pc, lsr #14]
      78:	312b3265 	teqcc	fp, r5, ror #4
      7c:	682f302c 	stmdavs	pc!, {r2, r3, r5, ip, sp}	; <UNPREDICTABLE>
      80:	4c678583 	cfstr64mi	mvdx8, [r7], #-524	; 0xfffffdf4
      84:	302c312b 	eorcc	r3, ip, fp, lsr #2
      88:	85676730 	strbhi	r6, [r7, #-1840]!	; 0xfffff8d0
      8c:	312b4c67 	teqcc	fp, r7, ror #24
      90:	6730302c 	ldrvs	r3, [r0, -ip, lsr #32]!
      94:	2f698567 	svccs	0x00698567
      98:	2d322b2d 	fldmdbxcs	r2!, {d2-d23}	;@ Deprecated
      9c:	2f4b4632 	svccs	0x004b4632
      a0:	03f34b68 	mvnseq	r4, #104, 22	; 0x1a000
      a4:	2d2f820a 	sfmcs	f0, 1, [pc, #-40]!	; 84 <IRQ_BIT+0x4>
      a8:	312f2d2f 	teqcc	pc, pc, lsr #26
      ac:	7df50348 	ldclvc	3, cr0, [r5, #288]!	; 0x120
      b0:	2f65832e 	svccs	0x0065832e
      b4:	2b69a32f 	blcs	1a68d78 <STACK_SIZE+0x1268d78>
      b8:	519f6769 	orrspl	r6, pc, r9, ror #14
      bc:	342a302a 	strtcc	r3, [sl], #-42	; 0xffffffd6
      c0:	2b4d4dbf 	blcs	13537c4 <STACK_SIZE+0xb537c4>
      c4:	4b312b4d 	blmi	c4ae00 <STACK_SIZE+0x44ae00>
      c8:	2f2a4f9f 	svccs	0x002a4f9f
      cc:	000a0231 	andeq	r0, sl, r1, lsr r2
      d0:	02850101 	addeq	r0, r5, #1073741824	; 0x40000000
      d4:	00020000 	andeq	r0, r2, r0
      d8:	00000027 	andeq	r0, r0, r7, lsr #32
      dc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
      e0:	0101000d 	tsteq	r1, sp
      e4:	00000101 	andeq	r0, r0, r1, lsl #2
      e8:	00000100 	andeq	r0, r0, r0, lsl #2
      ec:	70630001 	rsbvc	r0, r3, r1
      f0:	632e3531 	teqvs	lr, #205520896	; 0xc400000
      f4:	00000000 	andeq	r0, r0, r0
      f8:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
      fc:	0000682e 	andeq	r6, r0, lr, lsr #16
     100:	00000000 	andeq	r0, r0, r0
     104:	05980205 	ldreq	r0, [r8, #517]	; 0x205
     108:	c1034000 	mrsgt	r4, (UNDEF: 3)
     10c:	db030102 	blle	c051c <IRQ_STACK_SIZE+0xb851c>
     110:	a5039e7e 	strge	r9, [r3, #-3710]	; 0xfffff182
     114:	03012e01 	movweq	r2, #7681	; 0x1e01
     118:	02f27edd 	rscseq	r7, r2, #3536	; 0xdd0
     11c:	02a0105a 	adceq	r1, r0, #90	; 0x5a
     120:	804c1062 	subhi	r1, ip, r2, rrx
     124:	106e0284 	rsbne	r0, lr, r4, lsl #5
     128:	b8bc804c 	ldmlt	ip!, {r2, r3, r6, pc}
     12c:	0180024c 	orreq	r0, r0, ip, asr #4
     130:	f6024c10 			; <UNDEFINED> instruction: 0xf6024c10
     134:	92081002 	andls	r1, r8, #2
     138:	4c106402 	cfldrsmi	mvf6, [r0], {2}
     13c:	01be0380 			; <UNDEFINED> instruction: 0x01be0380
     140:	494b672e 	stmdbmi	fp, {r1, r2, r3, r5, r8, r9, sl, sp, lr}^
     144:	2e7dab03 	vaddcs.f64	d26, d13, d3
     148:	31db3166 	bicscc	r3, fp, r6, ror #2
     14c:	2e7a03a0 	cdpcs	3, 7, cr0, cr10, cr0, {5}
     150:	79038332 	stmdbvc	r3, {r1, r4, r5, r8, r9, pc}
     154:	03474b66 	movteq	r4, #31590	; 0x7b66
     158:	03664a0d 	cmneq	r6, #53248	; 0xd000
     15c:	31db2e73 	bicscc	r2, fp, r3, ror lr
     160:	38033583 	stmdacc	r3, {r0, r1, r7, r8, sl, ip, sp}
     164:	2f2d674a 	svccs	0x002d674a
     168:	4a7fbb03 	bmi	1feed7c <STACK_SIZE+0x17eed7c>
     16c:	03484949 	movteq	r4, #35145	; 0x8949
     170:	03664a15 	cmneq	r6, #86016	; 0x15000
     174:	31db2e6b 	bicscc	r2, fp, fp, ror #28
     178:	2e0f0383 	cdpcs	3, 0, cr0, cr15, cr3, {4}
     17c:	4a00c403 	bmi	31190 <IRQ_STACK_SIZE+0x29190>
     180:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     184:	494a7fa7 	stmdbmi	sl, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr}^
     188:	1d034849 	stcne	8, cr4, [r3, #-292]	; 0xfffffedc
     18c:	6303664a 	movwvs	r6, #13898	; 0x364a
     190:	8331db2e 	teqhi	r1, #47104	; 0xb800
     194:	032e1703 	teqeq	lr, #786432	; 0xc0000
     198:	674a00d6 			; <UNDEFINED> instruction: 0x674a00d6
     19c:	8d032f2d 	stchi	15, cr2, [r3, #-180]	; 0xffffff4c
     1a0:	49494a7f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
     1a4:	4a250348 	bmi	940ecc <STACK_SIZE+0x140ecc>
     1a8:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     1ac:	03bb8330 			; <UNDEFINED> instruction: 0x03bb8330
     1b0:	32499e09 	subcc	r9, r9, #9, 28	; 0x90
     1b4:	46863167 	strmi	r3, [r6], r7, ror #2
     1b8:	2d671335 	stclcs	3, cr1, [r7, #-212]!	; 0xffffff2c
     1bc:	01040200 	mrseq	r0, R12_usr
     1c0:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     1c4:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     1c8:	002d8313 	eoreq	r8, sp, r3, lsl r3
     1cc:	2f010402 	svccs	0x00010402
     1d0:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     1d4:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     1d8:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     1dc:	2f2d6713 	svccs	0x002d6713
     1e0:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     1e4:	83134e2f 	tsthi	r3, #752	; 0x2f0
     1e8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     1ec:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     1f0:	002d6713 	eoreq	r6, sp, r3, lsl r7
     1f4:	2f010402 	svccs	0x00010402
     1f8:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     1fc:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     200:	4e2f2d83 	cdpmi	13, 2, cr2, cr15, cr3, {4}
     204:	002d8313 	eoreq	r8, sp, r3, lsl r3
     208:	2f010402 	svccs	0x00010402
     20c:	2b1a4e9f 	blcs	693c90 <IRQ_STACK_SIZE+0x68bc90>
     210:	78032d32 	stmdavc	r3, {r1, r4, r5, r8, sl, fp, sp}
     214:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
     218:	0031312a 	eorseq	r3, r1, sl, lsr #2
     21c:	30020402 	andcc	r0, r2, r2, lsl #8
     220:	02040200 	andeq	r0, r4, #0, 4
     224:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     228:	02004c02 	andeq	r4, r0, #512	; 0x200
     22c:	32480204 	subcc	r0, r8, #4, 4	; 0x40000000
     230:	2c316950 	ldccs	9, cr6, [r1], #-320	; 0xfffffec0
     234:	01040200 	mrseq	r0, R12_usr
     238:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
     23c:	2e0a0302 	cdpcs	3, 0, cr0, cr10, cr2, {0}
     240:	02040200 	andeq	r0, r4, #0, 4
     244:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     248:	02003002 	andeq	r3, r0, #2
     24c:	482c0204 	stmdami	ip!, {r2, r9}
     250:	7f8b036e 	svcvc	0x008b036e
     254:	3603312e 	strcc	r3, [r3], -lr, lsr #2
     258:	2f2d679e 	svccs	0x002d679e
     25c:	2e3d039f 	mrccs	3, 1, r0, cr13, cr15, {4}
     260:	2f302f2f 	svccs	0x00302f2f
     264:	88324930 	ldmdahi	r2!, {r4, r5, r8, fp, lr}
     268:	152e7a03 	strne	r7, [lr, #-2563]!	; 0xfffff5fd
     26c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     270:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     274:	0a030204 	beq	c0a8c <IRQ_STACK_SIZE+0xb8a8c>
     278:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     27c:	02002c02 	andeq	r2, r0, #512	; 0x200
     280:	00300204 	eorseq	r0, r0, r4, lsl #4
     284:	2c020402 	cfstrscs	mvf0, [r2], {2}
     288:	f0036e48 			; <UNDEFINED> instruction: 0xf0036e48
     28c:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     290:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     294:	d8039f2f 	stmdale	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, pc}
     298:	2f2f2e00 	svccs	0x002f2e00
     29c:	034a4803 	movteq	r4, #43011	; 0xa803
     2a0:	4a032e38 	bmi	cbb88 <IRQ_STACK_SIZE+0xc3b88>
     2a4:	105202f2 	ldrshne	r0, [r2], #-34	; 0xffffffde
     2a8:	0284644c 	addeq	r6, r4, #76, 8	; 0x4c000000
     2ac:	804c1062 	subhi	r1, ip, r2, rrx
     2b0:	106e0284 	rsbne	r0, lr, r4, lsl #5
     2b4:	b8bc804c 	ldmlt	ip!, {r2, r3, r6, pc}
     2b8:	0180024c 	orreq	r0, r0, ip, asr #4
     2bc:	f6024c10 			; <UNDEFINED> instruction: 0xf6024c10
     2c0:	92081002 	andls	r1, r8, #2
     2c4:	4c106402 	cfldrsmi	mvf6, [r0], {2}
     2c8:	01a00380 	lsleq	r0, r0, #7
     2cc:	9b03672e 	blls	d9f8c <IRQ_STACK_SIZE+0xd1f8c>
     2d0:	2f2f667f 	svccs	0x002f667f
     2d4:	69324930 	ldmdbvs	r2!, {r4, r5, r8, fp, lr}
     2d8:	002f2b32 	eoreq	r2, pc, r2, lsr fp	; <UNPREDICTABLE>
     2dc:	45010402 	strmi	r0, [r1, #-1026]	; 0xfffffbfe
     2e0:	02040200 	andeq	r0, r4, #0, 4
     2e4:	002e0b03 	eoreq	r0, lr, r3, lsl #22
     2e8:	2c020402 	cfstrscs	mvf0, [r2], {2}
     2ec:	02040200 	andeq	r0, r4, #0, 4
     2f0:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     2f4:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     2f8:	2e7ed103 	expcse	f5, f3
     2fc:	01b00331 	lsrseq	r0, r1, r3
     300:	302fa39e 	mlacc	pc, lr, r3, sl	; <UNPREDICTABLE>
     304:	7eb40330 	mrcvc	3, 5, r0, cr4, cr0, {1}
     308:	a6bbbb2e 	ldrtge	fp, [fp], lr, lsr #22
     30c:	2e01c403 	cdpcs	4, 0, cr12, cr1, cr3, {0}
     310:	3249302f 	subcc	r3, r9, #47	; 0x2f
     314:	002c3169 	eoreq	r3, ip, r9, ror #2
     318:	46010402 	strmi	r0, [r1], -r2, lsl #8
     31c:	02040200 	andeq	r0, r4, #0, 4
     320:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     324:	2c020402 	cfstrscs	mvf0, [r2], {2}
     328:	02040200 	andeq	r0, r4, #0, 4
     32c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     330:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     334:	2e7ead03 	cdpcs	13, 7, cr10, cr14, cr3, {0}
     338:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     33c:	9f2f2d67 	svcls	0x002f2d67
     340:	2e019b03 	vmlacs.f64	d9, d1, d3
     344:	30302f2f 	eorscc	r2, r0, pc, lsr #30
     348:	2e7e9503 	cdpcs	5, 7, cr9, cr14, cr3, {0}
     34c:	03a6bbbb 			; <UNDEFINED> instruction: 0x03a6bbbb
     350:	2f2e01e3 	svccs	0x002e01e3
     354:	02024930 	andeq	r4, r2, #48, 18	; 0xc0000
     358:	71010100 	mrsvc	r0, (UNDEF: 17)
     35c:	02000000 	andeq	r0, r0, #0
     360:	00001c00 	andeq	r1, r0, r0, lsl #24
     364:	fb010200 	blx	40b6e <IRQ_STACK_SIZE+0x38b6e>
     368:	01000d0e 	tsteq	r0, lr, lsl #26
     36c:	00010101 	andeq	r0, r1, r1, lsl #2
     370:	00010000 	andeq	r0, r1, r0
     374:	67000100 	strvs	r0, [r0, -r0, lsl #2]
     378:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     37c:	00000000 	andeq	r0, r0, r0
     380:	02050000 	andeq	r0, r5, #0
     384:	40001ddc 	ldrdmi	r1, [r0], -ip
     388:	13011503 	movwne	r1, #5379	; 0x1503
     38c:	13a213be 			; <UNDEFINED> instruction: 0x13a213be
     390:	2c3013be 	ldccs	3, cr1, [r0], #-760	; 0xfffffd08
     394:	031c0834 	tsteq	ip, #52, 16	; 0x340000
     398:	3013d609 	andscc	sp, r3, r9, lsl #12
     39c:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     3a0:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     3a4:	342c312d 	strtcc	r3, [ip], #-301	; 0xfffffed3
     3a8:	7a033e08 	bvc	cfbd0 <IRQ_STACK_SIZE+0xc7bd0>
     3ac:	4dce084a 	stclmi	8, cr0, [lr, #296]	; 0x128
     3b0:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     3b4:	035a0834 	cmpeq	sl, #52, 16	; 0x340000
     3b8:	ea084a7a 	b	212da8 <IRQ_STACK_SIZE+0x20ada8>
     3bc:	2c30134d 	ldccs	3, cr1, [r0], #-308	; 0xfffffecc
     3c0:	0903ee34 	stmdbeq	r3, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
     3c4:	4d9f13d6 	ldcmi	3, cr1, [pc, #856]	; 724 <ABORT_STACK_SIZE+0x324>
     3c8:	0213be13 	andseq	fp, r3, #304	; 0x130
     3cc:	0101000c 	tsteq	r1, ip
     3d0:	00000757 	andeq	r0, r0, r7, asr r7
     3d4:	01000002 	tsteq	r0, r2
     3d8:	01020000 	mrseq	r0, (UNDEF: 2)
     3dc:	000d0efb 	strdeq	r0, [sp], -fp
     3e0:	01010101 	tsteq	r1, r1, lsl #2
     3e4:	01000000 	mrseq	r0, (UNDEF: 0)
     3e8:	43010000 	movwmi	r0, #4096	; 0x1000
     3ec:	6f435c3a 	svcvs	0x00435c3a
     3f0:	6f536564 	svcvs	0x00536564
     3f4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     3f8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     3fc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     400:	20797265 	rsbscs	r7, r9, r5, ror #4
     404:	202b2b47 	eorcs	r2, fp, r7, asr #22
     408:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     40c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     410:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     414:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     418:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     41c:	61652d65 	cmnvs	r5, r5, ror #26
     420:	342f6962 	strtcc	r6, [pc], #-2402	; 428 <ABORT_STACK_SIZE+0x28>
     424:	312e382e 	teqcc	lr, lr, lsr #16
     428:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     42c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     430:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     434:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     438:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     43c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     440:	756f535c 	strbvc	r5, [pc, #-860]!	; ec <NOINT+0x2c>
     444:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     448:	2b472079 	blcs	11c8634 <STACK_SIZE+0x9c8634>
     44c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     450:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     454:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     458:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     45c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     460:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     464:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     468:	72670000 	rsbvc	r0, r7, #0
     46c:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
     470:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
     474:	00000000 	andeq	r0, r0, r0
     478:	61647473 	smcvs	18243	; 0x4743
     47c:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
     480:	00000100 	andeq	r0, r0, r0, lsl #2
     484:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
     488:	445f6563 	ldrbmi	r6, [pc], #-1379	; 490 <ABORT_STACK_SIZE+0x90>
     48c:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     490:	00682e72 	rsbeq	r2, r8, r2, ror lr
     494:	45000000 	strmi	r0, [r0, #-0]
     498:	5838474e 	ldmdapl	r8!, {r1, r2, r3, r6, r8, r9, sl, lr}
     49c:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     4a0:	00000000 	andeq	r0, r0, r0
     4a4:	314e4148 	cmpcc	lr, r8, asr #2
     4a8:	36315836 			; <UNDEFINED> instruction: 0x36315836
     4ac:	0000482e 	andeq	r4, r0, lr, lsr #16
     4b0:	41480000 	mrsmi	r0, (UNDEF: 72)
     4b4:	4241544e 	submi	r5, r1, #1308622848	; 0x4e000000
     4b8:	482e454c 	stmdami	lr!, {r2, r3, r6, r8, sl, lr}
     4bc:	00000000 	andeq	r0, r0, r0
     4c0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     4c4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     4c8:	3c000002 	stccc	0, cr0, [r0], {2}
     4cc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     4d0:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
     4d4:	0000003e 	andeq	r0, r0, lr, lsr r0
     4d8:	05000000 	streq	r0, [r0, #-0]
     4dc:	00205c02 	eoreq	r5, r0, r2, lsl #24
     4e0:	04910340 	ldreq	r0, [r1], #832	; 0x340
     4e4:	7a033401 	bvc	cd4f0 <IRQ_STACK_SIZE+0xc54f0>
     4e8:	032f4f2e 	teqeq	pc, #46, 30	; 0xb8
     4ec:	cf032e7a 	svcgt	0x00032e7a
     4f0:	b1032e7e 	tstlt	r3, lr, ror lr
     4f4:	cf032e01 	svcgt	0x00032e01
     4f8:	b703017e 	smlsdxlt	r3, lr, r1, r0
     4fc:	2f9d2e01 	svccs	0x009d2e01
     500:	2e7ec903 	cdpcs	9, 7, cr12, cr14, cr3, {0}
     504:	034a3d03 	movteq	r3, #44291	; 0xad03
     508:	039e00fa 	orrseq	r0, lr, #250	; 0xfa
     50c:	03667f86 	cmneq	r6, #536	; 0x218
     510:	036600fa 	cmneq	r6, #250	; 0xfa
     514:	699e7fa0 	ldmibvs	lr, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
     518:	03314b2d 	teqeq	r1, #46080	; 0xb400
     51c:	034a7f98 	movteq	r7, #44952	; 0xaf98
     520:	034a00e8 	movteq	r0, #41192	; 0xa0e8
     524:	032e7f9f 	teqeq	lr, #636	; 0x27c
     528:	2d4f2e79 	stclcs	14, cr2, [pc, #-484]	; 34c <NOINT+0x28c>
     52c:	7603362f 	strvc	r3, [r3], -pc, lsr #12
     530:	03332b2e 	teqeq	r3, #47104	; 0xb800
     534:	74032e0c 	strvc	r2, [r3], #-3596	; 0xfffff1f4
     538:	2f4b302e 	svccs	0x004b302e
     53c:	2d302c32 	ldccs	12, cr2, [r0, #-200]!	; 0xffffff38
     540:	4e492d2f 	cdpmi	13, 4, cr2, cr9, cr15, {1}
     544:	32302c30 	eorscc	r2, r0, #48, 24	; 0x3000
     548:	020903a1 	andeq	r0, r9, #-2080374782	; 0x84000002
     54c:	ad03013e 	stfges	f0, [r3, #-248]	; 0xffffff08
     550:	0146027e 	hvceq	24622	; 0x602e
     554:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     558:	667ea003 	ldrbtvs	sl, [lr], -r3
     55c:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     560:	4a7ea003 	bmi	1fa8574 <STACK_SIZE+0x17a8574>
     564:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     568:	034a0903 	movteq	r0, #43267	; 0xa903
     56c:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     570:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     574:	032e0b03 	teqeq	lr, #3072	; 0xc00
     578:	0b036675 	bleq	d9f54 <IRQ_STACK_SIZE+0xd1f54>
     57c:	7e97034a 	cdpvc	3, 9, cr0, cr7, cr10, {2}
     580:	01de034a 	bicseq	r0, lr, sl, asr #6
     584:	01029202 	tsteq	r2, r2, lsl #4
     588:	d63e0364 	ldrtle	r0, [lr], -r4, ror #6
     58c:	2e780330 	mrccs	3, 3, r0, cr8, cr0, {1}
     590:	4a780336 	bmi	1e01270 <STACK_SIZE+0x1601270>
     594:	4a00e303 	bmi	391a8 <IRQ_STACK_SIZE+0x311a8>
     598:	4a7f8303 	bmi	1fe11ac <STACK_SIZE+0x17e11ac>
     59c:	027e8603 	rsbseq	r8, lr, #3145728	; 0x300000
     5a0:	84030152 	strhi	r0, [r3], #-338	; 0xfffffeae
     5a4:	fc032e02 	stc2	14, cr2, [r3], {2}
     5a8:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     5ac:	fc032e02 	stc2	14, cr2, [r3], {2}
     5b0:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     5b4:	fc032e02 	stc2	14, cr2, [r3], {2}
     5b8:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     5bc:	30482e02 	subcc	r2, r8, r2, lsl #28
     5c0:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     5c4:	02028203 	andeq	r8, r2, #805306368	; 0x30000000
     5c8:	032c017c 	teqeq	ip, #124, 2
     5cc:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     5d0:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     5d4:	667fb103 	ldrbtvs	fp, [pc], -r3, lsl #2
     5d8:	644f3246 	strbvs	r3, [pc], #-582	; 5e0 <ABORT_STACK_SIZE+0x1e0>
     5dc:	322a9408 	eorcc	r9, sl, #8, 8	; 0x8000000
     5e0:	03be8c08 			; <UNDEFINED> instruction: 0x03be8c08
     5e4:	03d67dbe 	bicseq	r7, r6, #12160	; 0x2f80
     5e8:	6c132e09 	ldcvs	14, cr2, [r3], {9}
     5ec:	4c2e7a03 	stcmi	10, cr7, [lr], #-12
     5f0:	02006783 	andeq	r6, r0, #34340864	; 0x20c0000
     5f4:	9f840104 	svcls	0x00840104
     5f8:	01750386 	cmneq	r5, r6, lsl #7
     5fc:	032e0b03 	teqeq	lr, #3072	; 0xc00
     600:	03342e75 	teqeq	r4, #1872	; 0x750
     604:	83682e7a 	cmnhi	r8, #1952	; 0x7a0
     608:	359f8467 	ldrcc	r8, [pc, #1127]	; a77 <ABORT_STACK_SIZE+0x677>
     60c:	032c2f2f 	teqeq	ip, #47, 30	; 0xbc
     610:	2f364a79 	svccs	0x00364a79
     614:	352e7703 	strcc	r7, [lr, #-1795]!	; 0xfffff8fd
     618:	032e0b03 	teqeq	lr, #3072	; 0xc00
     61c:	12032e75 	andne	r2, r3, #1872	; 0x750
     620:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     624:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
     628:	13032e6f 	movwne	r2, #15983	; 0x3e6f
     62c:	2e6e032e 	cdpcs	3, 6, cr0, cr14, cr14, {1}
     630:	032e1703 	teqeq	lr, #786432	; 0xc0000
     634:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     638:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     63c:	032e1803 	teqeq	lr, #196608	; 0x30000
     640:	324b2e79 	subcc	r2, fp, #1936	; 0x790
     644:	68032f2f 	stmdavs	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     648:	8383a02e 	orrhi	sl, r3, #46	; 0x2e
     64c:	69836983 	stmibvs	r3, {r0, r1, r7, r8, fp, sp, lr}
     650:	2f2f6885 	svccs	0x002f6885
     654:	2f2f302f 	svccs	0x002f302f
     658:	6983312f 	stmibvs	r3, {r0, r1, r2, r3, r5, r8, ip, sp}
     65c:	4d676784 	stclmi	7, cr6, [r7, #-528]!	; 0xfffffdf0
     660:	322a6a33 	eorcc	r6, sl, #208896	; 0x33000
     664:	33827703 	orrcc	r7, r2, #786432	; 0xc0000
     668:	46322933 			; <UNDEFINED> instruction: 0x46322933
     66c:	03342b32 	teqeq	r4, #51200	; 0xc800
     670:	2b322e79 	blcs	c8c05c <STACK_SIZE+0x48c05c>
     674:	2f2d2a32 	svccs	0x002d2a32
     678:	9208312f 	andls	r3, r8, #-1073741813	; 0xc000000b
     67c:	9e090330 	mcrls	3, 0, r0, cr9, cr0, {1}
     680:	682c842c 	stmdavs	ip!, {r2, r3, r5, sl, pc}
     684:	312d3064 	teqcc	sp, r4, rrx
     688:	304b2d2c 	subcc	r2, fp, ip, lsr #26
     68c:	842c3034 	strthi	r3, [ip], #-52	; 0xffffffcc
     690:	6d034b4b 	vstrvs	d4, [r3, #-300]	; 0xfffffed4
     694:	09034c66 	stmdbeq	r3, {r1, r2, r5, r6, sl, fp, lr}
     698:	0a03679e 	beq	da518 <IRQ_STACK_SIZE+0xd2518>
     69c:	2f2d1382 	svccs	0x002d1382
     6a0:	08134df3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8, sl, fp, lr}
     6a4:	d7133121 	ldrle	r3, [r3, -r1, lsr #2]
     6a8:	312b154d 	teqcc	fp, sp, asr #10
     6ac:	02002208 	andeq	r2, r0, #8, 4	; 0x80000000
     6b0:	2e060104 	adfcss	f0, f6, f4
     6b4:	6d03064a 	stcvs	6, cr0, [r3, #-296]	; 0xfffffed8
     6b8:	4a13034a 	bmi	4c13e8 <IRQ_STACK_SIZE+0x4b93e8>
     6bc:	034a6d03 	movteq	r6, #44291	; 0xad03
     6c0:	89b84a13 	ldmibhi	r8!, {r0, r1, r4, r9, fp, lr}
     6c4:	312b154d 	teqcc	fp, sp, asr #10
     6c8:	01040200 	mrseq	r0, R12_usr
     6cc:	4a063e08 	bmi	18fef4 <IRQ_STACK_SIZE+0x187ef4>
     6d0:	02040200 	andeq	r0, r4, #0, 4
     6d4:	4a600306 	bmi	18012f4 <STACK_SIZE+0x10012f4>
     6d8:	02040200 	andeq	r0, r4, #0, 4
     6dc:	004a2003 	subeq	r2, sl, r3
     6e0:	03020402 	movweq	r0, #9218	; 0x2402
     6e4:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     6e8:	20030204 	andcs	r0, r3, r4, lsl #4
     6ec:	4d89b84a 	stcmi	8, cr11, [r9, #296]	; 0x128
     6f0:	4b6a4b13 	blmi	1a93344 <STACK_SIZE+0x1293344>
     6f4:	312b322d 	teqcc	fp, sp, lsr #4
     6f8:	01040200 	mrseq	r0, R12_usr
     6fc:	006606bc 	strhteq	r0, [r6], #-108	; 0xffffff94
     700:	06020402 	streq	r0, [r2], -r2, lsl #8
     704:	00824c03 	addeq	r4, r2, r3, lsl #24
     708:	03020402 	movweq	r0, #9218	; 0x2402
     70c:	02004a36 	andeq	r4, r0, #221184	; 0x36000
     710:	002c0204 	eoreq	r0, ip, r4, lsl #4
     714:	03020402 	movweq	r0, #9218	; 0x2402
     718:	0200664c 	andeq	r6, r0, #76, 12	; 0x4c00000
     71c:	34030204 	strcc	r0, [r3], #-516	; 0xfffffdfc
     720:	69a548ba 	stmibvs	r5!, {r1, r3, r4, r5, r7, fp, lr}
     724:	0200314a 	andeq	r3, r0, #-2147483630	; 0x80000012
     728:	06f40104 	ldrbteq	r0, [r4], r4, lsl #2
     72c:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     730:	bf030602 	svclt	0x00030602
     734:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
     738:	c3030204 	movwgt	r0, #12804	; 0x3204
     73c:	02002e00 	andeq	r2, r0, #0, 28
     740:	bd030204 	sfmlt	f0, 4, [r3, #-16]
     744:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     748:	c1030204 	tstgt	r3, r4, lsl #4
     74c:	02009e00 	andeq	r9, r0, #0, 28
     750:	bf030204 	svclt	0x00030204
     754:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     758:	c1030204 	tstgt	r3, r4, lsl #4
     75c:	51804a00 	orrpl	r4, r0, r0, lsl #20
     760:	2cbc1369 	ldccs	3, cr1, [ip], #420	; 0x1a4
     764:	2c154e31 	ldccs	14, cr4, [r5], {49}	; 0x31
     768:	a24d8630 	subge	r8, sp, #48, 12	; 0x3000000
     76c:	319f2f01 	orrscc	r2, pc, r1, lsl #30
     770:	11039f13 	tstne	r3, r3, lsl pc
     774:	9e150382 	cdpls	3, 1, cr0, cr5, cr2, {4}
     778:	352e7903 	strcc	r7, [lr, #-2307]!	; 0xfffff6fd
     77c:	2b2e7903 	blcs	b9eb90 <STACK_SIZE+0x39eb90>
     780:	312b314d 	teqcc	fp, sp, asr #2
     784:	032e6f03 	teqeq	lr, #3, 30
     788:	4d4d2e0b 	stclmi	14, cr2, [sp, #-44]	; 0xffffffd4
     78c:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
     790:	312e7a03 	teqcc	lr, r3, lsl #20
     794:	7a032a35 	bvc	cb070 <IRQ_STACK_SIZE+0xc3070>
     798:	032c362e 	teqeq	ip, #48234496	; 0x2e00000
     79c:	4c362e7a 	ldcmi	14, cr2, [r6], #-488	; 0xfffffe18
     7a0:	3048302c 	subcc	r3, r8, ip, lsr #32
     7a4:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     7a8:	66068401 	strvs	r8, [r6], -r1, lsl #8
     7ac:	02040200 	andeq	r0, r4, #0, 4
     7b0:	7ef00306 	cdpvc	3, 15, cr0, cr0, cr6, {0}
     7b4:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     7b8:	01920302 	orrseq	r0, r2, r2, lsl #6
     7bc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     7c0:	02002c02 	andeq	r2, r0, #512	; 0x200
     7c4:	00300204 	eorseq	r0, r0, r4, lsl #4
     7c8:	2c020402 	cfstrscs	mvf0, [r2], {2}
     7cc:	02040200 	andeq	r0, r4, #0, 4
     7d0:	2e7ef003 	cdpcs	0, 7, cr15, cr14, cr3, {0}
     7d4:	02040200 	andeq	r0, r4, #0, 4
     7d8:	2e019403 	cdpcs	4, 0, cr9, cr1, cr3, {0}
     7dc:	02040200 	andeq	r0, r4, #0, 4
     7e0:	2e7eec03 	cdpcs	12, 7, cr14, cr14, cr3, {0}
     7e4:	02040200 	andeq	r0, r4, #0, 4
     7e8:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     7ec:	02040200 	andeq	r0, r4, #0, 4
     7f0:	4a7eee03 	bmi	1fbc004 <STACK_SIZE+0x17bc004>
     7f4:	02040200 	andeq	r0, r4, #0, 4
     7f8:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     7fc:	02040200 	andeq	r0, r4, #0, 4
     800:	4a7eee03 	bmi	1fbc014 <STACK_SIZE+0x17bc014>
     804:	02040200 	andeq	r0, r4, #0, 4
     808:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     80c:	02040200 	andeq	r0, r4, #0, 4
     810:	4a7eee03 	bmi	1fbc024 <STACK_SIZE+0x17bc024>
     814:	02040200 	andeq	r0, r4, #0, 4
     818:	2e019303 	cdpcs	3, 0, cr9, cr1, cr3, {0}
     81c:	02040200 	andeq	r0, r4, #0, 4
     820:	2e7eed03 	cdpcs	13, 7, cr14, cr14, cr3, {0}
     824:	02040200 	andeq	r0, r4, #0, 4
     828:	2e019003 	cdpcs	0, 0, cr9, cr1, cr3, {0}
     82c:	2e780388 	cdpcs	3, 7, cr0, cr8, cr8, {4}
     830:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     834:	032e0a03 	teqeq	lr, #12288	; 0x3000
     838:	034a4a15 	movteq	r4, #43541	; 0xaa15
     83c:	29292e0a 	stmdbcs	r9!, {r1, r3, r9, sl, fp, sp}
     840:	322b314f 	eorcc	r3, fp, #-1073741805	; 0xc0000013
     844:	332e7703 	teqcc	lr, #786432	; 0xc0000
     848:	032e0b03 	teqeq	lr, #3072	; 0xc00
     84c:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     850:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
     854:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     858:	4f2e7603 	svcmi	0x002e7603
     85c:	322f4b51 	eorcc	r4, pc, #82944	; 0x14400
     860:	2f2d302c 	svccs	0x002d302c
     864:	2f2d2f2c 	svccs	0x002d2f2c
     868:	46324c31 			; <UNDEFINED> instruction: 0x46324c31
     86c:	03c14632 	biceq	r4, r1, #52428800	; 0x3200000
     870:	015c0216 	cmpeq	ip, r6, lsl r2
     874:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
     878:	4a06d801 	bmi	1b6884 <IRQ_STACK_SIZE+0x1ae884>
     87c:	02040200 	andeq	r0, r4, #0, 4
     880:	7e9d0306 	cdpvc	3, 9, cr0, cr13, cr6, {0}
     884:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     888:	01e50302 	mvneq	r0, r2, lsl #6
     88c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     890:	02002c02 	andeq	r2, r0, #512	; 0x200
     894:	9d030204 	sfmls	f0, 4, [r3, #-16]
     898:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     89c:	e3030204 	movw	r0, #12804	; 0x3204
     8a0:	02002e01 	andeq	r2, r0, #1, 28
     8a4:	9d030204 	sfmls	f0, 4, [r3, #-16]
     8a8:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     8ac:	e3030204 	movw	r0, #12804	; 0x3204
     8b0:	de2c9e01 	cdple	14, 2, cr9, cr12, cr1, {0}
     8b4:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
     8b8:	063e0801 	ldrteq	r0, [lr], -r1, lsl #16
     8bc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     8c0:	94030602 	strls	r0, [r3], #-1538	; 0xfffff9fe
     8c4:	0200667e 	andeq	r6, r0, #132120576	; 0x7e00000
     8c8:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     8cc:	02002e01 	andeq	r2, r0, #1, 28
     8d0:	002c0204 	eoreq	r0, ip, r4, lsl #4
     8d4:	03020402 	movweq	r0, #9218	; 0x2402
     8d8:	004a7e94 	umaaleq	r7, sl, r4, lr
     8dc:	03020402 	movweq	r0, #9218	; 0x2402
     8e0:	002e01ec 	eoreq	r0, lr, ip, ror #3
     8e4:	03020402 	movweq	r0, #9218	; 0x2402
     8e8:	004a7e94 	umaaleq	r7, sl, r4, lr
     8ec:	03020402 	movweq	r0, #9218	; 0x2402
     8f0:	2c9e01ec 	ldfcss	f0, [lr], {236}	; 0xec
     8f4:	b8ba7403 	ldmlt	sl!, {r0, r1, sl, ip, sp, lr}
     8f8:	03f21703 	mvnseq	r1, #786432	; 0xc0000
     8fc:	4632665b 			; <UNDEFINED> instruction: 0x4632665b
     900:	09034632 	stmdbeq	r3, {r1, r4, r5, r9, sl, lr}
     904:	78086482 	stmdavc	r8, {r1, r7, sl, sp, lr}
     908:	6a46daee 	bvs	11b74c8 <STACK_SIZE+0x9b74c8>
     90c:	4ad61d03 	bmi	ff587d20 <IRQ_STACK_BASE+0xbb587d20>
     910:	464e6232 			; <UNDEFINED> instruction: 0x464e6232
     914:	7e86464e 	cdpvc	6, 8, cr4, cr6, cr14, {2}
     918:	2c020e03 	stccs	14, cr0, [r2], {3}
     91c:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     920:	06a00104 	strteq	r0, [r0], r4, lsl #2
     924:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     928:	f9030602 			; <UNDEFINED> instruction: 0xf9030602
     92c:	0200667d 	andeq	r6, r0, #131072000	; 0x7d00000
     930:	89030204 	stmdbhi	r3, {r2, r9}
     934:	02002e02 	andeq	r2, r0, #2, 28
     938:	002c0204 	eoreq	r0, ip, r4, lsl #4
     93c:	03020402 	movweq	r0, #9218	; 0x2402
     940:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     944:	03020402 	movweq	r0, #9218	; 0x2402
     948:	002e0287 	eoreq	r0, lr, r7, lsl #5
     94c:	03020402 	movweq	r0, #9218	; 0x2402
     950:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     954:	03020402 	movweq	r0, #9218	; 0x2402
     958:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     95c:	0e039c9b 	mcreq	12, 0, r9, cr3, cr11, {4}
     960:	03ba699e 			; <UNDEFINED> instruction: 0x03ba699e
     964:	0333820b 	teqeq	r3, #-1342177280	; 0xb0000000
     968:	0b032e70 	bleq	cc330 <IRQ_STACK_SIZE+0xc4330>
     96c:	59034f2e 	stmdbpl	r3, {r1, r2, r3, r5, r8, r9, sl, fp, lr}
     970:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     974:	032e6903 	teqeq	lr, #49152	; 0xc000
     978:	02008217 	andeq	r8, r0, #1879048193	; 0x70000001
     97c:	694d0104 	stmdbvs	sp, {r2, r8}^
     980:	4b314b2d 	blmi	c5363c <STACK_SIZE+0x45363c>
     984:	2f2d2d2f 	svccs	0x002d2d2f
     988:	2c2f2d2f 	stccs	13, cr2, [pc], #-188	; 8d4 <ABORT_STACK_SIZE+0x4d4>
     98c:	8279032f 	rsbshi	r0, r9, #-1140850688	; 0xbc000000
     990:	03661003 	cmneq	r6, #3
     994:	0a038256 	beq	e12f4 <IRQ_STACK_SIZE+0xd92f4>
     998:	f3013c02 			; <UNDEFINED> instruction: 0xf3013c02
     99c:	7df903a0 	ldclvc	3, cr0, [r9, #640]!	; 0x280
     9a0:	0289039e 	addeq	r0, r9, #2013265922	; 0x78000002
     9a4:	f9032c2e 			; <UNDEFINED> instruction: 0xf9032c2e
     9a8:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     9ac:	f9032e02 			; <UNDEFINED> instruction: 0xf9032e02
     9b0:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     9b4:	9b2c9e02 	blls	b281c4 <STACK_SIZE+0x3281c4>
     9b8:	9e21039c 	mcrls	3, 1, r0, cr1, cr12, {4}
     9bc:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
     9c0:	2a164a11 	bcs	59320c <IRQ_STACK_SIZE+0x58b20c>
     9c4:	03820f03 	orreq	r0, r2, #3, 30
     9c8:	0f032e71 	svceq	0x00032e71
     9cc:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     9d0:	d60d0301 	strle	r0, [sp], -r1, lsl #6
     9d4:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     9d8:	03060204 	movweq	r0, #25092	; 0x6204
     9dc:	002e7dbd 	strhteq	r7, [lr], -sp
     9e0:	03020402 	movweq	r0, #9218	; 0x2402
     9e4:	009e02c3 	addseq	r0, lr, r3, asr #5
     9e8:	03020402 	movweq	r0, #9218	; 0x2402
     9ec:	004a7dbd 	strheq	r7, [sl], #-221	; 0xffffff23
     9f0:	03020402 	movweq	r0, #9218	; 0x2402
     9f4:	2c4a02c3 	sfmcs	f0, 2, [sl], {195}	; 0xc3
     9f8:	2c144d6d 	ldccs	13, cr4, [r4], {109}	; 0x6d
     9fc:	034b6530 	movteq	r6, #46384	; 0xb530
     a00:	034a7e93 	movteq	r7, #44691	; 0xae93
     a04:	03ba01ec 			; <UNDEFINED> instruction: 0x03ba01ec
     a08:	034a7e94 	movteq	r7, #44692	; 0xae94
     a0c:	032e01f0 	teqeq	lr, #240, 2	; 0x3c
     a10:	03667e90 	cmneq	r6, #144, 28	; 0x900
     a14:	036601f0 	cmneq	r6, #240, 2	; 0x3c
     a18:	9c856610 	stcls	6, cr6, [r5], {16}
     a1c:	9b038430 	blls	e1ae4 <IRQ_STACK_SIZE+0xd9ae4>
     a20:	e6032e7d 			; <UNDEFINED> instruction: 0xe6032e7d
     a24:	9a032e02 	bls	cc234 <IRQ_STACK_SIZE+0xc4234>
     a28:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     a2c:	9b032e02 	blls	cc23c <IRQ_STACK_SIZE+0xc423c>
     a30:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     a34:	032c2e02 	teqeq	ip, #2, 28
     a38:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     a3c:	302e02e3 	eorcc	r0, lr, r3, ror #5
     a40:	7d990330 	ldcvc	3, cr0, [r9, #192]	; 0xc0
     a44:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     a48:	7d9d0366 	ldcvc	3, cr0, [sp, #408]	; 0x198
     a4c:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     a50:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     a54:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     a58:	7d97034a 	ldcvc	3, cr0, [r7, #296]	; 0x128
     a5c:	02e9034a 	rsceq	r0, r9, #671088641	; 0x28000001
     a60:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     a64:	02eb032e 	rsceq	r0, fp, #-1207959552	; 0xb8000000
     a68:	7df50366 	ldclvc	3, cr0, [r5, #408]!	; 0x198
     a6c:	01f5034a 	mvnseq	r0, sl, asr #6
     a70:	2ca08082 	stccs	0, cr8, [r0], #520	; 0x208
     a74:	30312b4c 	eorscc	r2, r1, ip, asr #22
     a78:	2e7da903 	cdpcs	9, 7, cr10, cr13, cr3, {0}
     a7c:	4a02d803 	bmi	b6a90 <IRQ_STACK_SIZE+0xaea90>
     a80:	7da9032d 	stcvc	3, cr0, [r9, #180]!	; 0xb4
     a84:	02d7032e 	sbcseq	r0, r7, #-1207959552	; 0xb8000000
     a88:	a703302e 	strge	r3, [r3, -lr, lsr #32]
     a8c:	d7032e7d 	smlsdxle	r3, sp, lr, r2
     a90:	032c2e02 	teqeq	ip, #2, 28
     a94:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     a98:	032e02d5 	teqeq	lr, #1342177293	; 0x5000000d
     a9c:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     aa0:	004a02d5 	ldrdeq	r0, [sl], #-37	; 0xffffffdb
     aa4:	03030402 	movweq	r0, #13314	; 0x3402
     aa8:	004a7e8b 	subeq	r7, sl, fp, lsl #29
     aac:	03030402 	movweq	r0, #13314	; 0x3402
     ab0:	032e0280 	teqeq	lr, #128, 4
     ab4:	2a864a0f 	bcs	fe1932f8 <IRQ_STACK_BASE+0xba1932f8>
     ab8:	032d6b2e 	teqeq	sp, #47104	; 0xb800
     abc:	032e7f87 	teqeq	lr, #540	; 0x21c
     ac0:	4f4a00f5 	svcmi	0x004a00f5
     ac4:	827fa803 	rsbshi	sl, pc, #196608	; 0x30000
     ac8:	032e5e03 	teqeq	lr, #3, 28	; 0x30
     acc:	4f2e00f5 	svcmi	0x002e00f5
     ad0:	2e7fad03 	cdpcs	13, 7, cr10, cr15, cr3, {0}
     ad4:	73033329 	movwvc	r3, #13097	; 0x3329
     ad8:	4b2d699e 	blmi	b5b158 <STACK_SIZE+0x35b158>
     adc:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     ae0:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; a34 <ABORT_STACK_SIZE+0x634>
     ae4:	79032d83 	stmdbvc	r3, {r0, r1, r7, r8, sl, fp, sp}
     ae8:	00e3032e 	rsceq	r0, r3, lr, lsr #6
     aec:	7f830366 	svcvc	0x00830366
     af0:	020a034a 	andeq	r0, sl, #671088641	; 0x28000001
     af4:	a0f30142 	rscsge	r0, r3, r2, asr #2
     af8:	9e7df903 	cdpls	9, 7, cr15, cr13, cr3, {0}
     afc:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     b00:	7df9032c 	ldclvc	3, cr0, [r9, #176]!	; 0xb0
     b04:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     b08:	7df9032e 	ldclvc	3, cr0, [r9, #184]!	; 0xb8
     b0c:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     b10:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     b14:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     b18:	e3038275 	movw	r8, #12917	; 0x3275
     b1c:	2c304a00 	ldccs	10, cr4, [r0], #-0
     b20:	644c2c30 	strbvs	r2, [ip], #-3120	; 0xfffff3d0
     b24:	0402f314 	streq	pc, [r2], #-788	; 0xfffffcec
     b28:	79010100 	stmdbvc	r1, {r8}
     b2c:	02000000 	andeq	r0, r0, #0
     b30:	00002f00 	andeq	r2, r0, r0, lsl #30
     b34:	fb010200 	blx	4133e <IRQ_STACK_SIZE+0x3933e>
     b38:	01000d0e 	tsteq	r0, lr, lsl #26
     b3c:	00010101 	andeq	r0, r1, r1, lsl #2
     b40:	00010000 	andeq	r0, r1, r0
     b44:	6b000100 	blvs	f4c <ABORT_STACK_SIZE+0xb4c>
     b48:	632e7965 	teqvs	lr, #1654784	; 0x194000
     b4c:	00000000 	andeq	r0, r0, r0
     b50:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     b54:	645f6563 	ldrbvs	r6, [pc], #-1379	; b5c <ABORT_STACK_SIZE+0x75c>
     b58:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     b5c:	00682e72 	rsbeq	r2, r8, r2, ror lr
     b60:	00000000 	andeq	r0, r0, r0
     b64:	90020500 	andls	r0, r2, r0, lsl #10
     b68:	1940003c 	stmdbne	r0, {r2, r3, r4, r5}^
     b6c:	6713a213 			; <UNDEFINED> instruction: 0x6713a213
     b70:	0200134d 	andeq	r1, r0, #872415233	; 0x34000001
     b74:	2e060104 	adfcss	f0, f6, f4
     b78:	15318306 	ldrne	r8, [r1, #-774]!	; 0xfffffcfa
     b7c:	01040200 	mrseq	r0, R12_usr
     b80:	a0062e06 	andge	r2, r6, r6, lsl #28
     b84:	68831331 	stmvs	r3, {r0, r4, r5, r8, r9, ip}
     b88:	2f2d4ba2 	svccs	0x002d4ba2
     b8c:	4b2e0f03 	blmi	b847a0 <STACK_SIZE+0x3847a0>
     b90:	7203484c 	andvc	r4, r3, #76, 16	; 0x4c0000
     b94:	302c692e 	eorcc	r6, ip, lr, lsr #18
     b98:	672f4c48 	strvs	r4, [pc, -r8, asr #24]!
     b9c:	6d678384 	stclvs	3, cr8, [r7, #-528]!	; 0xfffffdf0
     ba0:	024a7903 	subeq	r7, sl, #49152	; 0xc000
     ba4:	01010002 	tsteq	r1, r2
     ba8:	00000033 	andeq	r0, r0, r3, lsr r0
     bac:	001c0002 	andseq	r0, ip, r2
     bb0:	01020000 	mrseq	r0, (UNDEF: 2)
     bb4:	000d0efb 	strdeq	r0, [sp], -fp
     bb8:	01010101 	tsteq	r1, r1, lsl #2
     bbc:	01000000 	mrseq	r0, (UNDEF: 0)
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     bc8:	00000063 	andeq	r0, r0, r3, rrx
     bcc:	05000000 	streq	r0, [r0, #-0]
     bd0:	003dc402 	eorseq	ip, sp, r2, lsl #8
     bd4:	a4131540 	ldrge	r1, [r3], #-1344	; 0xfffffac0
     bd8:	0e021381 	cdpeq	3, 0, cr1, cr2, cr1, {4}
     bdc:	a8010100 	stmdage	r1, {r8}
     be0:	02000000 	andeq	r0, r0, #0
     be4:	00003a00 	andeq	r3, r0, r0, lsl #20
     be8:	fb010200 	blx	413f2 <IRQ_STACK_SIZE+0x393f2>
     bec:	01000d0e 	tsteq	r0, lr, lsl #26
     bf0:	00010101 	andeq	r0, r1, r1, lsl #2
     bf4:	00010000 	andeq	r0, r1, r0
     bf8:	6d000100 	stfvss	f0, [r0, #-0]
     bfc:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     c00:	00000063 	andeq	r0, r0, r3, rrx
     c04:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     c08:	5f656369 	svcpl	0x00656369
     c0c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     c10:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     c14:	00000000 	andeq	r0, r0, r0
     c18:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     c1c:	0000682e 	andeq	r6, r0, lr, lsr #16
     c20:	00000000 	andeq	r0, r0, r0
     c24:	3e040205 	cdpcc	2, 0, cr0, cr4, cr5, {0}
     c28:	1f034000 	svcne	0x00034000
     c2c:	312b1501 	teqcc	fp, r1, lsl #10
     c30:	312b312b 	teqcc	fp, fp, lsr #2
     c34:	02003147 	andeq	r3, r0, #-1073741807	; 0xc0000011
     c38:	00300204 	eorseq	r0, r0, r4, lsl #4
     c3c:	64020402 	strvs	r0, [r2], #-1026	; 0xfffffbfe
     c40:	02040200 	andeq	r0, r4, #0, 4
     c44:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     c48:	02002c02 	andeq	r2, r0, #512	; 0x200
     c4c:	00310204 	eorseq	r0, r1, r4, lsl #4
     c50:	2b020402 	blcs	81c60 <IRQ_STACK_SIZE+0x79c60>
     c54:	2e0f0352 	mcrcs	3, 0, r0, cr15, cr2, {2}
     c58:	4b2e7103 	blmi	b9d06c <STACK_SIZE+0x39d06c>
     c5c:	302f672f 	eorcc	r6, pc, pc, lsr #14
     c60:	4c2b3169 	stfmis	f3, [fp], #-420	; 0xfffffe5c
     c64:	2a304b2d 	bcs	c13920 <STACK_SIZE+0x413920>
     c68:	2f2f3031 	svccs	0x002f3031
     c6c:	4d672f31 	stclmi	15, cr2, [r7, #-196]!	; 0xffffff3c
     c70:	674d6767 	strbvs	r6, [sp, -r7, ror #14]
     c74:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
     c78:	4a150301 	bmi	541884 <IRQ_STACK_SIZE+0x539884>
     c7c:	01040200 	mrseq	r0, R12_usr
     c80:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
     c84:	06029f01 	streq	r9, [r2], -r1, lsl #30
     c88:	9d010100 	stflss	f0, [r1, #-0]
     c8c:	02000000 	andeq	r0, r0, #0
     c90:	00006700 	andeq	r6, r0, r0, lsl #14
     c94:	fb010200 	blx	4149e <IRQ_STACK_SIZE+0x3949e>
     c98:	01000d0e 	tsteq	r0, lr, lsl #26
     c9c:	00010101 	andeq	r0, r1, r1, lsl #2
     ca0:	00010000 	andeq	r0, r1, r0
     ca4:	3a430100 	bcc	10c10ac <STACK_SIZE+0x8c10ac>
     ca8:	646f435c 	strbtvs	r4, [pc], #-860	; cb0 <ABORT_STACK_SIZE+0x8b0>
     cac:	756f5365 	strbvc	r5, [pc, #-869]!	; 94f <ABORT_STACK_SIZE+0x54f>
     cb0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     cb4:	6f535c79 	svcvs	0x00535c79
     cb8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     cbc:	47207972 			; <UNDEFINED> instruction: 0x47207972
     cc0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     cc4:	2f657469 	svccs	0x00657469
     cc8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     ccc:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     cd0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     cd4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     cd8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     cdc:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     ce0:	72000073 	andvc	r0, r0, #115	; 0x73
     ce4:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     ce8:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
     cec:	00000000 	andeq	r0, r0, r0
     cf0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     cf4:	00682e73 	rsbeq	r2, r8, r3, ror lr
     cf8:	00000001 	andeq	r0, r0, r1
     cfc:	40020500 	andmi	r0, r2, r0, lsl #10
     d00:	0340003f 	movteq	r0, #63	; 0x3f
     d04:	2a16010a 	bcs	581134 <IRQ_STACK_SIZE+0x579134>
     d08:	872b3132 			; <UNDEFINED> instruction: 0x872b3132
     d0c:	312b3145 	teqcc	fp, r5, asr #2
     d10:	322c3030 	eorcc	r3, ip, #48	; 0x30
     d14:	144d144d 	strbne	r1, [sp], #-1101	; 0xfffffbb3
     d18:	692f1369 	stmdbvs	pc!, {r0, r3, r5, r6, r8, r9, ip}	; <UNPREDICTABLE>
     d1c:	00316914 	eorseq	r6, r1, r4, lsl r9
     d20:	06020402 	streq	r0, [r2], -r2, lsl #8
     d24:	02bb069e 	adcseq	r0, fp, #165675008	; 0x9e00000
     d28:	01010004 	tsteq	r1, r4
     d2c:	0000032e 	andeq	r0, r0, lr, lsr #6
     d30:	00300002 	eorseq	r0, r0, r2
     d34:	01020000 	mrseq	r0, (UNDEF: 2)
     d38:	000d0efb 	strdeq	r0, [sp], -fp
     d3c:	01010101 	tsteq	r1, r1, lsl #2
     d40:	01000000 	mrseq	r0, (UNDEF: 0)
     d44:	00010000 	andeq	r0, r1, r0
     d48:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
     d4c:	0000632e 	andeq	r6, r0, lr, lsr #6
     d50:	65640000 	strbvs	r0, [r4, #-0]!
     d54:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     d58:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     d5c:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     d60:	00000068 	andeq	r0, r0, r8, rrx
     d64:	05000000 	streq	r0, [r0, #-0]
     d68:	003ff402 	eorseq	pc, pc, r2, lsl #8
     d6c:	01260340 	teqeq	r6, r0, asr #6
     d70:	03011c03 	movweq	r1, #7171	; 0x1c03
     d74:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
     d78:	6666032e 	strbtvs	r0, [r6], -lr, lsr #6
     d7c:	2e17034d 	cdpcs	3, 1, cr0, cr7, cr13, {2}
     d80:	032e6903 	teqeq	lr, #49152	; 0xc000
     d84:	6a032e17 	bvs	cc5e8 <IRQ_STACK_SIZE+0xc45e8>
     d88:	2e16032e 	cdpcs	3, 1, cr0, cr6, cr14, {1}
     d8c:	032e6a03 	teqeq	lr, #12288	; 0x3000
     d90:	03832e17 	orreq	r2, r3, #368	; 0x170
     d94:	83838264 	orrhi	r8, r3, #100, 4	; 0x40000006
     d98:	2d2f8367 	stccs	3, cr8, [pc, #-412]!	; c04 <ABORT_STACK_SIZE+0x804>
     d9c:	1903314b 	stmdbne	r3, {r0, r1, r3, r6, r8, ip, sp}
     da0:	66670301 	strbtvs	r0, [r7], -r1, lsl #6
     da4:	302e1903 	eorcc	r1, lr, r3, lsl #18
     da8:	039f672d 	orrseq	r6, pc, #11796480	; 0xb40000
     dac:	5b032e0c 	blpl	cc5e4 <IRQ_STACK_SIZE+0xc45e4>
     db0:	1703302e 	strne	r3, [r3, -lr, lsr #32]
     db4:	4a66032e 	bmi	1981a74 <STACK_SIZE+0x1181a74>
     db8:	23033067 	movwcs	r3, #12391	; 0x3067
     dbc:	2f4bbb2e 	svccs	0x004bbb2e
     dc0:	2d2f49a0 	stccs	9, cr4, [pc, #-640]!	; b48 <ABORT_STACK_SIZE+0x748>
     dc4:	032e2403 	teqeq	lr, #50331648	; 0x3000000
     dc8:	16032e5d 			; <UNDEFINED> instruction: 0x16032e5d
     dcc:	660d032e 	strvs	r0, [sp], -lr, lsr #6
     dd0:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     dd4:	5c032e0c 	stcpl	14, cr2, [r3], {12}
     dd8:	4a16032e 	bmi	581a98 <IRQ_STACK_SIZE+0x579a98>
     ddc:	672f6767 	strvs	r6, [pc, -r7, ror #14]!
     de0:	2f2f6736 	svccs	0x002f6736
     de4:	b3033067 	movwlt	r3, #12391	; 0x3067
     de8:	d4032e7f 	strle	r2, [r3], #-3711	; 0xfffff181
     dec:	2cd94a00 	vldmiacs	r9, {s9-s8}
     df0:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
     df4:	362d2f2d 	strtcc	r2, [sp], -sp, lsr #30
     df8:	6d2e7903 	stcvs	9, cr7, [lr, #-12]!
     dfc:	2f2f2ca2 	svccs	0x002f2ca2
     e00:	2f2da02f 	svccs	0x002da02f
     e04:	2e0a032d 	cdpcs	3, 0, cr0, cr10, cr13, {1}
     e08:	682e7703 	stmdavs	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
     e0c:	2e7f9803 	cdpcs	8, 7, cr9, cr15, cr3, {0}
     e10:	4a00ef03 	bmi	3ca24 <IRQ_STACK_SIZE+0x34a24>
     e14:	672d339f 			; <UNDEFINED> instruction: 0x672d339f
     e18:	a02e0903 	eorge	r0, lr, r3, lsl #18
     e1c:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
     e20:	032e7fba 	teqeq	lr, #744	; 0x2e8
     e24:	032e00c7 	teqeq	lr, #199	; 0xc7
     e28:	9f667fb9 	svcls	0x00667fb9
     e2c:	2f4b2d2f 	svccs	0x004b2d2f
     e30:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
     e34:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
     e38:	2e00cb03 	vmlacs.f64	d12, d0, d3
     e3c:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
     e40:	2e00cb03 	vmlacs.f64	d12, d0, d3
     e44:	2f2c2fa0 	svccs	0x002c2fa0
     e48:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
     e4c:	03302c30 	teqeq	r0, #48, 24	; 0x3000
     e50:	be036637 	mcrlt	6, 0, r6, cr3, cr7, {1}
     e54:	134d667e 	movtne	r6, #54910	; 0xd67e
     e58:	13a283d7 			; <UNDEFINED> instruction: 0x13a283d7
     e5c:	02002d84 	andeq	r2, r0, #132, 26	; 0x2100
     e60:	9f670104 	svcls	0x00670104
     e64:	15be1386 	ldrne	r1, [lr, #902]!	; 0x386
     e68:	01040200 	mrseq	r0, R12_usr
     e6c:	bb064a06 	bllt	19368c <IRQ_STACK_SIZE+0x18b68c>
     e70:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
     e74:	2da02f01 	stccs	15, cr2, [r0, #4]!
     e78:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
     e7c:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     e80:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     e84:	002f49bd 	strhteq	r4, [pc], -sp
     e88:	2f010402 	svccs	0x00010402
     e8c:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; c14 <ABORT_STACK_SIZE+0x814>
     e90:	312f682f 	teqcc	pc, pc, lsr #16
     e94:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     e98:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     e9c:	4b2d9f9f 	blmi	b68d20 <STACK_SIZE+0x368d20>
     ea0:	01040200 	mrseq	r0, R12_usr
     ea4:	036a9f2f 	cmneq	sl, #47, 30	; 0xbc
     ea8:	9fd70178 	svcls	0x00d70178
     eac:	032f4b2d 	teqeq	pc, #46080	; 0xb400
     eb0:	78039e09 	stmdavc	r3, {r0, r3, r9, sl, fp, ip, pc}
     eb4:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     eb8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     ebc:	2f9f3601 	svccs	0x009f3601
     ec0:	02004b2d 	andeq	r4, r0, #46080	; 0xb400
     ec4:	a12f0104 	teqge	pc, r4, lsl #2
     ec8:	302c302c 	eorcc	r3, ip, ip, lsr #32
     ecc:	00154d2f 	andseq	r4, r5, pc, lsr #26
     ed0:	06010402 	streq	r0, [r1], -r2, lsl #8
     ed4:	309f064a 	addscc	r0, pc, sl, asr #12
     ed8:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
     edc:	2f010402 	svccs	0x00010402
     ee0:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; c68 <ABORT_STACK_SIZE+0x868>
     ee4:	0015862f 	andseq	r8, r5, pc, lsr #12
     ee8:	06010402 	streq	r0, [r1], -r2, lsl #8
     eec:	30a0064a 	adccc	r0, r0, sl, asr #12
     ef0:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
     ef4:	2f010402 	svccs	0x00010402
     ef8:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; c80 <ABORT_STACK_SIZE+0x880>
     efc:	312f682f 	teqcc	pc, pc, lsr #16
     f00:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     f04:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     f08:	332c309f 	teqcc	ip, #159	; 0x9f
     f0c:	03513229 	cmpeq	r1, #-1879048190	; 0x90000002
     f10:	2f342e79 	svccs	0x00342e79
     f14:	4b2e7903 	blmi	b9f328 <STACK_SIZE+0x39f328>
     f18:	01040200 	mrseq	r0, R12_usr
     f1c:	a02e0903 	eorge	r0, lr, r3, lsl #18
     f20:	2f2d2f2d 	svccs	0x002d2f2d
     f24:	7fb50386 	svcvc	0x00b50386
     f28:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; f34 <ABORT_STACK_SIZE+0xb34>
     f2c:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
     f30:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
     f34:	cb032e7f 	blgt	cc938 <IRQ_STACK_SIZE+0xc4938>
     f38:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
     f3c:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     f40:	cb030104 	blgt	c1358 <IRQ_STACK_SIZE+0xb9358>
     f44:	2fa02e00 	svccs	0x00a02e00
     f48:	002f2f2c 	eoreq	r2, pc, ip, lsr #30
     f4c:	2f010402 	svccs	0x00010402
     f50:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
     f54:	2d138630 	ldccs	6, cr8, [r3, #-192]	; 0xffffff40
     f58:	0d032c69 	stceq	12, cr2, [r3, #-420]	; 0xfffffe5c
     f5c:	302f672e 	eorcc	r6, pc, lr, lsr #14
     f60:	674b2b2d 	strbvs	r2, [fp, -sp, lsr #22]
     f64:	03486967 	movteq	r6, #35175	; 0x8967
     f68:	4e2a2e75 	mcrmi	14, 1, r2, cr10, cr5, {3}
     f6c:	67674b2a 	strbvs	r4, [r7, -sl, lsr #22]!
     f70:	67832f67 	strvs	r2, [r3, r7, ror #30]
     f74:	03660a03 	cmneq	r6, #12288	; 0x3000
     f78:	0d034a76 	vstreq	s8, [r3, #-472]	; 0xfffffe28
     f7c:	0368152e 	cmneq	r8, #192937984	; 0xb800000
     f80:	03740811 	cmneq	r4, #1114112	; 0x110000
     f84:	3467ba75 	strbtcc	fp, [r7], #-2677	; 0xfffff58b
     f88:	03832a83 	orreq	r2, r3, #536576	; 0x83000
     f8c:	f5032e0a 			; <UNDEFINED> instruction: 0xf5032e0a
     f90:	9fd7017e 	svcls	0x00d7017e
     f94:	032f4b2d 	teqeq	pc, #46080	; 0xb400
     f98:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
     f9c:	032e7fb5 	teqeq	lr, #724	; 0x2d4
     fa0:	032e00cb 	teqeq	lr, #203	; 0xcb
     fa4:	032e7fb5 	teqeq	lr, #724	; 0x2d4
     fa8:	a02e00cb 	eorge	r0, lr, fp, asr #1
     fac:	2f2f2c2f 	svccs	0x002f2c2f
     fb0:	302ca12f 	eorcc	sl, ip, pc, lsr #2
     fb4:	3703302c 	strcc	r3, [r3, -ip, lsr #32]
     fb8:	29178666 	ldmdbcs	r7, {r1, r2, r5, r6, r9, sl, pc}
     fbc:	2d342933 	ldccs	9, cr2, [r4, #-204]!	; 0xffffff34
     fc0:	01040200 	mrseq	r0, R12_usr
     fc4:	302f9f4b 	eorcc	r9, pc, fp, asr #30
     fc8:	332f2d2c 	teqcc	pc, #44, 26	; 0xb00
     fcc:	2d2f342d 	cfstrscs	mvf3, [pc, #-180]!	; f20 <ABORT_STACK_SIZE+0xb20>
     fd0:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     fd4:	30a03101 	adccc	r3, r0, r1, lsl #2
     fd8:	4b2d2f2b 	blmi	b4cc8c <STACK_SIZE+0x34cc8c>
     fdc:	4a7a0334 	bmi	1e81cb4 <STACK_SIZE+0x1681cb4>
     fe0:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
     fe4:	009f3001 	addseq	r3, pc, r1
     fe8:	2f010402 	svccs	0x00010402
     fec:	02040200 	andeq	r0, r4, #0, 4
     ff0:	04020086 	streq	r0, [r2], #-134	; 0xffffff7a
     ff4:	7a034802 	bvc	d3004 <IRQ_STACK_SIZE+0xcb004>
     ff8:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     ffc:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    1000:	174d4b9f 			; <UNDEFINED> instruction: 0x174d4b9f
    1004:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    1008:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    100c:	2f9f4b01 	svccs	0x009f4b01
    1010:	2f2d2c30 	svccs	0x002d2c30
    1014:	2f332d33 	svccs	0x00332d33
    1018:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    101c:	a0310104 	eorsge	r0, r1, r4, lsl #2
    1020:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    1024:	7a03344b 	bvc	ce158 <IRQ_STACK_SIZE+0xc6158>
    1028:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    102c:	9f300104 	svcls	0x00300104
    1030:	01040200 	mrseq	r0, R12_usr
    1034:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1038:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    103c:	002c0204 	eoreq	r0, ip, r4, lsl #4
    1040:	30020402 	andcc	r0, r2, r2, lsl #8
    1044:	02040200 	andeq	r0, r4, #0, 4
    1048:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
    104c:	01040200 	mrseq	r0, R12_usr
    1050:	a0820c03 	addge	r0, r2, r3, lsl #24
    1054:	2f2d2f2d 	svccs	0x002d2f2d
    1058:	00040267 	andeq	r0, r4, r7, ror #4
    105c:	007a0101 	rsbseq	r0, sl, r1, lsl #2
    1060:	00020000 	andeq	r0, r2, r0
    1064:	00000031 	andeq	r0, r0, r1, lsr r0
    1068:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    106c:	0101000d 	tsteq	r1, sp
    1070:	00000101 	andeq	r0, r0, r1, lsl #2
    1074:	00000100 	andeq	r0, r0, r0, lsl #2
    1078:	69740001 	ldmdbvs	r4!, {r0}^
    107c:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    1080:	00000063 	andeq	r0, r0, r3, rrx
    1084:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1088:	5f656369 	svcpl	0x00656369
    108c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    1090:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1094:	00000000 	andeq	r0, r0, r0
    1098:	02050000 	andeq	r0, r5, #0
    109c:	40004cb4 			; <UNDEFINED> instruction: 0x40004cb4
    10a0:	2b311315 	blcs	c45cfc <STACK_SIZE+0x445cfc>
    10a4:	03362b31 	teqeq	r6, #50176	; 0xc400
    10a8:	84672e78 	strbthi	r2, [r7], #-3704	; 0xfffff188
    10ac:	02008330 	andeq	r8, r0, #48, 6	; 0xc0000000
    10b0:	9f840104 	svcls	0x00840104
    10b4:	2d13864b 	ldccs	6, cr8, [r3, #-300]	; 0xfffffed4
    10b8:	2e130367 	cdpcs	3, 1, cr0, cr3, cr7, {3}
    10bc:	6f034830 	svcvs	0x00034830
    10c0:	312b312e 	teqcc	fp, lr, lsr #2
    10c4:	2e0a032b 	cdpcs	3, 0, cr0, cr10, cr11, {1}
    10c8:	67667603 	strbvs	r7, [r6, -r3, lsl #12]!
    10cc:	83683084 	cmnhi	r8, #132	; 0x84
    10d0:	6d672f84 	stclvs	15, cr2, [r7, #-528]!	; 0xfffffdf0
    10d4:	024a7903 	subeq	r7, sl, #49152	; 0xc000
    10d8:	01010002 	tsteq	r1, r2
    10dc:	00000284 	andeq	r0, r0, r4, lsl #5
    10e0:	01020002 	tsteq	r2, r2
    10e4:	01020000 	mrseq	r0, (UNDEF: 2)
    10e8:	000d0efb 	strdeq	r0, [sp], -fp
    10ec:	01010101 	tsteq	r1, r1, lsl #2
    10f0:	01000000 	mrseq	r0, (UNDEF: 0)
    10f4:	43010000 	movwmi	r0, #4096	; 0x1000
    10f8:	6f435c3a 	svcvs	0x00435c3a
    10fc:	6f536564 	svcvs	0x00536564
    1100:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1104:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    1108:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    110c:	20797265 	rsbscs	r7, r9, r5, ror #4
    1110:	202b2b47 	eorcs	r2, fp, r7, asr #22
    1114:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    1118:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    111c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1120:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    1124:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    1128:	61652d65 	cmnvs	r5, r5, ror #26
    112c:	342f6962 	strtcc	r6, [pc], #-2402	; 1134 <ABORT_STACK_SIZE+0xd34>
    1130:	312e382e 	teqcc	lr, lr, lsr #16
    1134:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1138:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    113c:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1140:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1144:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1148:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    114c:	756f535c 	strbvc	r5, [pc, #-860]!	; df8 <ABORT_STACK_SIZE+0x9f8>
    1150:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1154:	2b472079 	blcs	11c9340 <STACK_SIZE+0x9c9340>
    1158:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    115c:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    1160:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1164:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1168:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    116c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1170:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1174:	61750000 	cmnvs	r5, r0
    1178:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    117c:	00000000 	andeq	r0, r0, r0
    1180:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    1184:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1188:	00000100 	andeq	r0, r0, r0, lsl #2
    118c:	61647473 	smcvs	18243	; 0x4743
    1190:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
    1194:	00000100 	andeq	r0, r0, r0, lsl #2
    1198:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    119c:	645f6563 	ldrbvs	r6, [pc], #-1379	; 11a4 <ABORT_STACK_SIZE+0xda4>
    11a0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    11a4:	00682e72 	rsbeq	r2, r8, r2, ror lr
    11a8:	73000000 	movwvc	r0, #0
    11ac:	6f696474 	svcvs	0x00696474
    11b0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    11b4:	74730000 	ldrbtvc	r0, [r3], #-0
    11b8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    11bc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    11c0:	74730000 	ldrbtvc	r0, [r3], #-0
    11c4:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
    11c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    11cc:	623c0000 	eorsvs	r0, ip, #0
    11d0:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
    11d4:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
    11d8:	00000000 	andeq	r0, r0, r0
    11dc:	70797463 	rsbsvc	r7, r9, r3, ror #8
    11e0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    11e4:	00000002 	andeq	r0, r0, r2
    11e8:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
    11ec:	1540004d 	strbne	r0, [r0, #-77]	; 0xffffffb3
    11f0:	03010a03 	movweq	r0, #6659	; 0x1a03
    11f4:	03344a7a 	teqeq	r4, #499712	; 0x7a000
    11f8:	032a2e7a 	teqeq	sl, #1952	; 0x7a0
    11fc:	302c2e0a 	eorcc	r2, ip, sl, lsl #28
    1200:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1204:	7a032e0a 	bvc	cca34 <IRQ_STACK_SIZE+0xc4a34>
    1208:	2e0b034a 	cdpcs	3, 0, cr0, cr11, cr10, {2}
    120c:	2a2f302a 	bcs	bcd2bc <STACK_SIZE+0x3cd2bc>
    1210:	4b2e7a03 	blmi	b9fa24 <STACK_SIZE+0x39fa24>
    1214:	83848483 	orrhi	r8, r4, #-2097152000	; 0x83000000
    1218:	2f2f2fd8 	svccs	0x002f2fd8
    121c:	0013a12f 	andseq	sl, r3, pc, lsr #2
    1220:	4f010402 	svcmi	0x00010402
    1224:	020046d7 	andeq	r4, r0, #225443840	; 0xd700000
    1228:	4a060104 	bmi	181640 <IRQ_STACK_SIZE+0x179640>
    122c:	136d9f06 	cmnne	sp, #6, 30
    1230:	77032f2d 	strvc	r2, [r3, -sp, lsr #30]
    1234:	002d2f4a 	eoreq	r2, sp, sl, asr #30
    1238:	2c020402 	cfstrscs	mvf0, [r2], {2}
    123c:	67339f4f 	ldrvs	r9, [r3, -pc, asr #30]!
    1240:	9f4a7603 	svcls	0x004a7603
    1244:	a24a0c03 	subge	r0, sl, #768	; 0x300
    1248:	2f65172a 	svccs	0x0065172a
    124c:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1250:	2b676677 	blcs	19dac34 <STACK_SIZE+0x11dac34>
    1254:	03339f4f 	teqeq	r3, #316	; 0x13c
    1258:	6b03660c 	blvs	daa90 <IRQ_STACK_SIZE+0xd2a90>
    125c:	17039f4a 	strne	r9, [r3, -sl, asr #30]
    1260:	0200134a 	andeq	r1, r0, #671088641	; 0x28000001
    1264:	4a060104 	bmi	18167c <IRQ_STACK_SIZE+0x17967c>
    1268:	4d2f9f06 	stcmi	15, cr9, [pc, #-24]!	; 1258 <ABORT_STACK_SIZE+0xe58>
    126c:	314b8313 	cmpcc	fp, r3, lsl r3
    1270:	492f2c30 	stmdbmi	pc!, {r4, r5, sl, fp, sp}	; <UNPREDICTABLE>
    1274:	46314b2e 	ldrtmi	r4, [r1], -lr, lsr #22
    1278:	2f2f4b2f 	svccs	0x002f4b2f
    127c:	d82ca02f 	stmdale	ip!, {r0, r1, r2, r3, r5, sp, pc}
    1280:	30364c2c 	eorscc	r4, r6, ip, lsr #24
    1284:	2e7a0348 	cdpcs	3, 7, cr0, cr10, cr8, {2}
    1288:	036c6783 	cmneq	ip, #34340864	; 0x20c0000
    128c:	09034a7a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, fp, lr}
    1290:	4a61032e 	bmi	1841f50 <STACK_SIZE+0x1041f50>
    1294:	2e2e1f03 	cdpcs	15, 2, cr1, cr14, cr3, {0}
    1298:	2e5e0331 	mrccs	3, 2, r0, cr14, cr1, {1}
    129c:	032e6803 	teqeq	lr, #196608	; 0x30000
    12a0:	039f2e18 	orrseq	r2, pc, #24, 28	; 0x180
    12a4:	034c4a21 	movteq	r4, #51745	; 0xca21
    12a8:	c9034a41 	stmdbgt	r3, {r0, r6, r9, fp, lr}
    12ac:	b7032e00 	strlt	r2, [r3, -r0, lsl #28]
    12b0:	9f334a7f 	svcls	0x00334a7f
    12b4:	3e039f46 	cdpcc	15, 0, cr9, cr3, cr6, {2}
    12b8:	2d2f4c4a 	stccs	12, cr4, [pc, #-296]!	; 1198 <ABORT_STACK_SIZE+0xd98>
    12bc:	03660a03 	cmneq	r6, #12288	; 0x3000
    12c0:	a14a7fb5 	strhge	r7, [sl, #-245]	; 0xffffff0b
    12c4:	039f4c2c 	orrseq	r4, pc, #44, 24	; 0x2c00
    12c8:	036600cc 	cmneq	r6, #204	; 0xcc
    12cc:	52038277 	andpl	r8, r3, #1879048199	; 0x70000007
    12d0:	2e37032e 	cdpcs	3, 3, cr0, cr7, cr14, {1}
    12d4:	03017703 	movweq	r7, #5891	; 0x1703
    12d8:	68032e52 	stmdavs	r3, {r1, r4, r6, r9, sl, fp, sp}
    12dc:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
    12e0:	4a21039f 	bmi	842164 <STACK_SIZE+0x42164>
    12e4:	4a41034c 	bmi	104201c <STACK_SIZE+0x84201c>
    12e8:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    12ec:	4a7fb703 	bmi	1feef00 <STACK_SIZE+0x17eef00>
    12f0:	9f469f33 	svcls	0x00469f33
    12f4:	4c4a3e03 	mcrrmi	14, 0, r3, sl, cr3
    12f8:	0a032d2f 	beq	cc7bc <IRQ_STACK_SIZE+0xc47bc>
    12fc:	7fb50366 	svcvc	0x00b50366
    1300:	4c2ca14a 	stfmid	f2, [ip], #-296	; 0xfffffed8
    1304:	00d7039f 	smullseq	r0, r7, pc, r3	; <UNPREDICTABLE>
    1308:	2f2d4d4a 	svccs	0x002d4d4a
    130c:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1310:	72032e0d 	andvc	r2, r3, #13, 28	; 0xd0
    1314:	2e14034a 	cdpcs	3, 1, cr0, cr4, cr10, {2}
    1318:	31302c68 	teqcc	r0, r8, ror #24
    131c:	0b032d86 	bleq	cc93c <IRQ_STACK_SIZE+0xc493c>
    1320:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    1324:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1328:	19034a69 	stmdbne	r3, {r0, r3, r5, r6, r9, fp, lr}
    132c:	78036e82 	stmdavc	r3, {r1, r7, r9, sl, fp, sp, lr}
    1330:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    1334:	302f302e 	eorcc	r3, pc, lr, lsr #32
    1338:	0c03292c 	stceq	9, cr2, [r3], {44}	; 0x2c
    133c:	6a036966 	bvs	db8dc <IRQ_STACK_SIZE+0xd38dc>
    1340:	034b4c4a 	movteq	r4, #48202	; 0xbc4a
    1344:	02004a13 	andeq	r4, r0, #77824	; 0x13000
    1348:	58030104 	stmdapl	r3, {r2, r8}
    134c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    1350:	02006901 	andeq	r6, r0, #16384	; 0x4000
    1354:	002d0104 	eoreq	r0, sp, r4, lsl #2
    1358:	2c010402 	cfstrscs	mvf0, [r1], {2}
    135c:	024a0903 	subeq	r0, sl, #49152	; 0xc000
    1360:	01010004 	tsteq	r1, r4
    1364:	0000006a 	andeq	r0, r0, sl, rrx
    1368:	00250002 	eoreq	r0, r5, r2
    136c:	01020000 	mrseq	r0, (UNDEF: 2)
    1370:	000d0efb 	strdeq	r0, [sp], -fp
    1374:	01010101 	tsteq	r1, r1, lsl #2
    1378:	01000000 	mrseq	r0, (UNDEF: 0)
    137c:	00010000 	andeq	r0, r1, r0
    1380:	5f6d7361 	svcpl	0x006d7361
    1384:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    1388:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    138c:	0000732e 	andeq	r7, r0, lr, lsr #6
    1390:	00000000 	andeq	r0, r0, r0
    1394:	54200205 	strtpl	r0, [r0], #-517	; 0xfffffdfb
    1398:	0d034000 	stceq	0, cr4, [r3, #-0]
    139c:	2f2f2f01 	svccs	0x002f2f01
    13a0:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    13a4:	2f2f2f2f 	svccs	0x002f2f2f
    13a8:	2f332f33 	svccs	0x00332f33
    13ac:	2f2e0a03 	svccs	0x002e0a03
    13b0:	2f2e0a03 	svccs	0x002e0a03
    13b4:	2f2e0a03 	svccs	0x002e0a03
    13b8:	2f2e0a03 	svccs	0x002e0a03
    13bc:	2f2e0a03 	svccs	0x002e0a03
    13c0:	2f2e0a03 	svccs	0x002e0a03
    13c4:	2f2e0a03 	svccs	0x002e0a03
    13c8:	2e7fac03 	cdpcs	12, 7, cr10, cr15, cr3, {0}
    13cc:	00020234 	andeq	r0, r2, r4, lsr r2
    13d0:	01850101 	orreq	r0, r5, r1, lsl #2
    13d4:	00020000 	andeq	r0, r2, r0
    13d8:	0000001e 	andeq	r0, r0, lr, lsl r0
    13dc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    13e0:	0101000d 	tsteq	r1, sp
    13e4:	00000101 	andeq	r0, r0, r1, lsl #2
    13e8:	00000100 	andeq	r0, r0, r0, lsl #2
    13ec:	70630001 	rsbvc	r0, r3, r1
    13f0:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    13f4:	00000073 	andeq	r0, r0, r3, ror r0
    13f8:	05000000 	streq	r0, [r0, #-0]
    13fc:	0054a002 	subseq	sl, r4, r2
    1400:	2f2f1a40 	svccs	0x002f1a40
    1404:	2f2f322f 	svccs	0x002f322f
    1408:	2f2f322f 	svccs	0x002f322f
    140c:	2f2f322f 	svccs	0x002f322f
    1410:	2f2f322f 	svccs	0x002f322f
    1414:	2f2f322f 	svccs	0x002f322f
    1418:	2f2f322f 	svccs	0x002f322f
    141c:	2f2f322f 	svccs	0x002f322f
    1420:	2f2f2f2f 	svccs	0x002f2f2f
    1424:	2f2f2f32 	svccs	0x002f2f32
    1428:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    142c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1430:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1434:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1438:	342f322f 	strtcc	r3, [pc], #-559	; 1440 <ABORT_STACK_SIZE+0x1040>
    143c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1440:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1444:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1448:	352f2f2f 	strcc	r2, [pc, #-3887]!	; 521 <ABORT_STACK_SIZE+0x121>
    144c:	2f2f2f2f 	svccs	0x002f2f2f
    1450:	2f322f33 	svccs	0x00322f33
    1454:	2f322f2f 	svccs	0x00322f2f
    1458:	2f322f2f 	svccs	0x00322f2f
    145c:	2f322f2f 	svccs	0x00322f2f
    1460:	2f322f2f 	svccs	0x00322f2f
    1464:	2f322f2f 	svccs	0x00322f2f
    1468:	2f322f2f 	svccs	0x00322f2f
    146c:	2f322f2f 	svccs	0x00322f2f
    1470:	2f322f2f 	svccs	0x00322f2f
    1474:	2f322f2f 	svccs	0x00322f2f
    1478:	2f322f2f 	svccs	0x00322f2f
    147c:	2f322f2f 	svccs	0x00322f2f
    1480:	2f322f2f 	svccs	0x00322f2f
    1484:	2f322f2f 	svccs	0x00322f2f
    1488:	2f322f2f 	svccs	0x00322f2f
    148c:	2f332f2f 	svccs	0x00332f2f
    1490:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    1494:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    1498:	2f322f2f 	svccs	0x00322f2f
    149c:	2f322f2f 	svccs	0x00322f2f
    14a0:	2f332f2f 	svccs	0x00332f2f
    14a4:	2f2f332f 	svccs	0x002f332f
    14a8:	2f2f2f32 	svccs	0x002f2f32
    14ac:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    14b0:	2f322f2f 	svccs	0x00322f2f
    14b4:	2f332f33 	svccs	0x00332f33
    14b8:	2f2f332f 	svccs	0x002f332f
    14bc:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    14c0:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    14c4:	2f332f2f 	svccs	0x00332f2f
    14c8:	2f322f33 	svccs	0x00322f33
    14cc:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    14d0:	2f332f2f 	svccs	0x00332f2f
    14d4:	2f332f33 	svccs	0x00332f33
    14d8:	2f332f2f 	svccs	0x00332f2f
    14dc:	2f332f2f 	svccs	0x00332f2f
    14e0:	2f332f33 	svccs	0x00332f33
    14e4:	032f2f34 	teqeq	pc, #52, 30	; 0xd0
    14e8:	2f2f2e15 	svccs	0x002f2e15
    14ec:	2f2f2f2f 	svccs	0x002f2f2f
    14f0:	2f2f2f2f 	svccs	0x002f2f2f
    14f4:	2f2f2f2f 	svccs	0x002f2f2f
    14f8:	2f2f2f30 	svccs	0x002f2f30
    14fc:	2f34302f 	svccs	0x0034302f
    1500:	2f2f2f2f 	svccs	0x002f2f2f
    1504:	2f2f2f2f 	svccs	0x002f2f2f
    1508:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    150c:	2f2f2f2f 	svccs	0x002f2f2f
    1510:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    1514:	2f2f2f34 	svccs	0x002f2f34
    1518:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    151c:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    1520:	2f33302f 	svccs	0x0033302f
    1524:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1528:	2f2f2f2f 	svccs	0x002f2f2f
    152c:	2f2f302f 	svccs	0x002f302f
    1530:	2f2f2f2f 	svccs	0x002f2f2f
    1534:	2f2f2f2f 	svccs	0x002f2f2f
    1538:	2f2f2f30 	svccs	0x002f2f30
    153c:	2f2f2f2f 	svccs	0x002f2f2f
    1540:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1544:	312e6e03 	teqcc	lr, r3, lsl #28
    1548:	2f2e1503 	svccs	0x002e1503
    154c:	2f332f33 	svccs	0x00332f33
    1550:	2f302f2f 	svccs	0x00302f2f
    1554:	02022f2f 	andeq	r2, r2, #47, 30	; 0xbc
    1558:	b1010100 	mrslt	r0, (UNDEF: 17)
    155c:	02000000 	andeq	r0, r0, #0
    1560:	00001d00 	andeq	r1, r0, r0, lsl #26
    1564:	fb010200 	blx	41d6e <IRQ_STACK_SIZE+0x39d6e>
    1568:	01000d0e 	tsteq	r0, lr, lsl #26
    156c:	00010101 	andeq	r0, r1, r1, lsl #2
    1570:	00010000 	andeq	r0, r1, r0
    1574:	63000100 	movwvs	r0, #256	; 0x100
    1578:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    157c:	00000073 	andeq	r0, r0, r3, ror r0
    1580:	05000000 	streq	r0, [r0, #-0]
    1584:	00000002 	andeq	r0, r0, r2
    1588:	010d0340 	tsteq	sp, r0, asr #6
    158c:	2f2f2f2f 	svccs	0x002f2f2f
    1590:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1594:	2f2f2e09 	svccs	0x002f2e09
    1598:	2f2f2f2f 	svccs	0x002f2f2f
    159c:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    15a0:	2f2f2e0c 	svccs	0x002f2e0c
    15a4:	2f2f2f2f 	svccs	0x002f2f2f
    15a8:	2f2f2f33 	svccs	0x002f2f33
    15ac:	31302f2f 	teqcc	r0, pc, lsr #30
    15b0:	2f2f2f2f 	svccs	0x002f2f2f
    15b4:	30322f2f 	eorscc	r2, r2, pc, lsr #30
    15b8:	2f2f2f2f 	svccs	0x002f2f2f
    15bc:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
    15c0:	2f362f2f 	svccs	0x00362f2f
    15c4:	2f312f2f 	svccs	0x00312f2f
    15c8:	2f322f31 	svccs	0x00322f31
    15cc:	2f2e1003 	svccs	0x002e1003
    15d0:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    15d4:	2f2f2f2f 	svccs	0x002f2f2f
    15d8:	2f2e0b03 	svccs	0x002e0b03
    15dc:	2f2f302f 	svccs	0x002f302f
    15e0:	2f302f32 	svccs	0x00302f32
    15e4:	2f302f30 	svccs	0x00302f30
    15e8:	2f322f30 	svccs	0x00322f30
    15ec:	d5033232 	strle	r3, [r3, #-562]	; 0xfffffdce
    15f0:	30302e7e 	eorscc	r2, r0, lr, ror lr
    15f4:	032e3203 	teqeq	lr, #805306368	; 0x30000000
    15f8:	0a032e10 	beq	cce40 <IRQ_STACK_SIZE+0xc4e40>
    15fc:	2e20032e 	cdpcs	3, 2, cr0, cr0, cr14, {1}
    1600:	2e0f0336 	mcrcs	3, 0, r0, cr15, cr6, {1}
    1604:	2e0d032f 	cdpcs	3, 0, cr0, cr13, cr15, {1}
    1608:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    160c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
   4:	53495f31 	movtpl	r5, #40753	; 0x9f31
   8:	41440052 	qdaddmi	r0, r2, r4
   c:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  10:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  14:	6174535f 	cmnvs	r4, pc, asr r3
  18:	00737574 	rsbseq	r7, r3, r4, ror r5
  1c:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
  20:	49470065 	stmdbmi	r7, {r0, r2, r5, r6}^
  24:	72575f43 	subsvc	r5, r7, #268	; 0x10c
  28:	5f657469 	svcpl	0x00657469
  2c:	00494f45 	subeq	r4, r9, r5, asr #30
  30:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
  34:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
  38:	6f687300 	svcvs	0x00687300
  3c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	6f626144 	svcvs	0x00626144
  50:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  58:	73007265 	movwvc	r7, #613	; 0x265
  5c:	64725f64 	ldrbtvs	r5, [r2], #-3940	; 0xfffff09c
  60:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
  64:	5f726566 	svcpl	0x00726566
  68:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
  6c:	5f647300 	svcpl	0x00647300
  70:	65736e69 	ldrbvs	r6, [r3, #-3689]!	; 0xfffff197
  74:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
  78:	0067616c 	rsbeq	r6, r7, ip, ror #2
  7c:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
  80:	61485f66 	cmpvs	r8, r6, ror #30
  84:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  88:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
  8c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  90:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  94:	00726168 	rsbseq	r6, r2, r8, ror #2
  98:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
  9c:	6c61465f 	stclvs	6, cr4, [r1], #-380	; 0xfffffe84
  a0:	415f7475 	cmpmi	pc, r5, ror r4	; <UNPREDICTABLE>
  a4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
  a8:	4c007373 	stcmi	3, cr7, [r0], {115}	; 0x73
  ac:	445f4445 	ldrbmi	r4, [pc], #-1093	; b4 <IRQ_BIT+0x34>
  b0:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
  b4:	61007961 	tstvs	r0, r1, ror #18
  b8:	00726464 	rsbseq	r6, r2, r4, ror #8
  bc:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
  c0:	6f697470 	svcvs	0x00697470
  c4:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  c8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
  cc:	495f3072 	ldmdbmi	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
  d0:	73005253 	movwvc	r5, #595	; 0x253
  d4:	72775f64 	rsbsvc	r5, r7, #100, 30	; 0x190
  d8:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
  dc:	5f726566 	svcpl	0x00726566
  e0:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
  e4:	43565300 	cmpmi	r6, #0, 6
  e8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  ec:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  f0:	42415000 	submi	r5, r1, #0
  f4:	61465f54 	cmpvs	r6, r4, asr pc
  f8:	5f74756c 	svcpl	0x0074756c
  fc:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
 100:	00737365 	rsbseq	r7, r3, r5, ror #6
 104:	5f434947 	svcpl	0x00434947
 108:	61656c43 	cmnvs	r5, r3, asr #24
 10c:	65505f72 	ldrbvs	r5, [r0, #-3954]	; 0xfffff08e
 110:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 114:	6c435f67 	mcrrvs	15, 6, r5, r3, cr7
 118:	00726165 	rsbseq	r6, r2, r5, ror #2
 11c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 120:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 124:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 128:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 12c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 130:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 134:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 138:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 13c:	2d20312e 	stfcss	f3, [r0, #-184]!	; 0xffffff48
 140:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 144:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 148:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 14c:	2d203961 	stccs	9, cr3, [r0, #-388]!	; 0xfffffe7c
 150:	6f6c666d 	svcvs	0x006c666d
 154:	612d7461 	teqvs	sp, r1, ror #8
 158:	733d6962 	teqvc	sp, #1605632	; 0x188000
 15c:	6674666f 	ldrbtvs	r6, [r4], -pc, ror #12
 160:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 164:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 168:	6e6f656e 	cdpvs	5, 6, cr6, cr15, cr14, {3}
 16c:	7066762d 	rsbvc	r7, r6, sp, lsr #12
 170:	2d203476 	cfstrscs	mvf3, [r0, #-472]!	; 0xfffffe28
 174:	6370616d 	cmnvs	r0, #1073741851	; 0x4000001b
 178:	672d2073 			; <UNDEFINED> instruction: 0x672d2073
 17c:	334f2d20 	movtcc	r2, #64800	; 0xfd20
 180:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 184:	75622d6f 	strbvc	r2, [r2, #-3439]!	; 0xfffff291
 188:	69746c69 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^
 18c:	662d206e 	strtvs	r2, [sp], -lr, rrx
 190:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 194:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 198:	6168632d 	cmnvs	r8, sp, lsr #6
 19c:	662d2072 			; <UNDEFINED> instruction: 0x662d2072
 1a0:	65657274 	strbvs	r7, [r5, #-628]!	; 0xfffffd8c
 1a4:	6365762d 	cmnvs	r5, #47185920	; 0x2d00000
 1a8:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 1ac:	2d20657a 	cfstr32cs	mvfx6, [r0, #-488]!	; 0xfffffe18
 1b0:	65727466 	ldrbvs	r7, [r2, #-1126]!	; 0xfffffb9a
 1b4:	65762d65 	ldrbvs	r2, [r6, #-3429]!	; 0xfffff29b
 1b8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 1bc:	72657a69 	rsbvc	r7, r5, #430080	; 0x69000
 1c0:	7265762d 	rsbvc	r7, r5, #47185920	; 0x2d00000
 1c4:	65736f62 	ldrbvs	r6, [r3, #-3938]!	; 0xfffff09e
 1c8:	2d20303d 	stccs	0, cr3, [r0, #-244]!	; 0xffffff0c
 1cc:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 3c <SYS_MODE+0x1d>
 1d0:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 1d4:	612d7463 	teqvs	sp, r3, ror #8
 1d8:	7361696c 	cmnvc	r1, #108, 18	; 0x1b0000
 1dc:	20676e69 	rsbcs	r6, r7, r9, ror #28
 1e0:	6f6e662d 	svcvs	0x006e662d
 1e4:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; 138 <NOINT+0x78>
 1e8:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 1ec:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 1f0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 1f4:	5f647300 	svcpl	0x00647300
 1f8:	665f7274 			; <UNDEFINED> instruction: 0x665f7274
 1fc:	0067616c 	rsbeq	r6, r7, ip, ror #2
 200:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 204:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 208:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 20c:	535f0074 	cmppl	pc, #116	; 0x74
 210:	555f4356 	ldrbpl	r4, [pc, #-854]	; fffffec2 <IRQ_STACK_BASE+0xbbfffec2>
 214:	5f747261 	svcpl	0x00747261
 218:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
 21c:	49006674 	stmdbmi	r0, {r2, r4, r5, r6, r9, sl, sp, lr}
 220:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 224:	495f6469 	ldmdbmi	pc, {r0, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 228:	50005253 	andpl	r5, r0, r3, asr r2
 22c:	5f544241 	svcpl	0x00544241
 230:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
 234:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 238:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 23c:	6f687300 	svcvs	0x00687300
 240:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 244:	5f00746e 	svcpl	0x0000746e
 248:	5f435653 	svcpl	0x00435653
 24c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 250:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 254:	746e4974 	strbtvc	r4, [lr], #-2420	; 0xfffff68c
 258:	006d754e 	rsbeq	r7, sp, lr, asr #10
 25c:	5f525349 	svcpl	0x00525349
 260:	74636556 	strbtvc	r6, [r3], #-1366	; 0xfffffaaa
 264:	4b00726f 	blmi	1cc28 <IRQ_STACK_SIZE+0x14c28>
 268:	5f337965 	svcpl	0x00337965
 26c:	00525349 	subseq	r5, r2, r9, asr #6
 270:	6f626150 	svcvs	0x00626150
 274:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 278:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 27c:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
 280:	31747261 	cmncc	r4, r1, ror #4
 284:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 288:	0066746e 	rsbeq	r7, r6, lr, ror #8
 28c:	43484453 	movtmi	r4, #33875	; 0x8453
 290:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 294:	5c3a4400 	cfldrspl	mvf4, [sl], #-0
 298:	696c6365 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 29c:	5c657370 	stclpl	3, cr7, [r5], #-448	; 0xfffffe40
 2a0:	6b726f77 	blvs	1c9c084 <STACK_SIZE+0x149c084>
 2a4:	63617073 	cmnvs	r1, #115	; 0x73
 2a8:	30305c65 	eorscc	r5, r0, r5, ror #24
 2ac:	6f4c2e31 	svcvs	0x004c2e31
 2b0:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
 2b4:	6578455f 	ldrbvs	r4, [r8, #-1375]!	; 0xfffffaa1
 2b8:	6f747563 	svcvs	0x00747563
 2bc:	64730072 	ldrbtvs	r0, [r3], #-114	; 0xffffff8e
 2c0:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 14c <NOINT+0x8c>
 2c4:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 2c8:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 154 <NOINT+0x94>
 2cc:	74656c70 	strbtvc	r6, [r5], #-3184	; 0xfffff390
 2d0:	6c665f65 	stclvs	15, cr5, [r6], #-404	; 0xfffffe6c
 2d4:	4c006761 	stcmi	7, cr6, [r0], {97}	; 0x61
 2d8:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 2dc:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 2e0:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 2e4:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 2e8:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 2ec:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xfffff09b
 2f0:	79615774 	stmdbvc	r1!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
 2f4:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 2f8:	4d74696e 	ldclmi	9, cr6, [r4, #-440]!	; 0xfffffe48
 2fc:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 300:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 304:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 308:	43006568 	movwmi	r6, #1384	; 0x568
 30c:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 310:	72664150 	rsbvc	r4, r6, #80, 2
 314:	41566d6f 	cmpmi	r6, pc, ror #26
 318:	43324c00 	teqmi	r2, #0, 24
 31c:	616e455f 	cmnvs	lr, pc, asr r5
 320:	00656c62 	rsbeq	r6, r5, r2, ror #24
 324:	6e797865 	cdpvs	8, 7, cr7, cr9, cr5, {3}
 328:	735f736f 	cmpvc	pc, #-1140850687	; 0xbc000001
 32c:	4300636d 	movwmi	r6, #877	; 0x36d
 330:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
 334:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 338:	6e617242 	cdpvs	2, 6, cr7, cr1, cr2, {2}
 33c:	72506863 	subsvc	r6, r0, #6488064	; 0x630000
 340:	63696465 	cmnvs	r9, #1694498816	; 0x65000000
 344:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 348:	754e6e00 	strbvc	r6, [lr, #-3584]	; 0xfffff200
 34c:	53664f6d 	cmnpl	r6, #436	; 0x1b4
 350:	4c006365 	stcmi	3, cr6, [r0], {101}	; 0x65
 354:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 358:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 35c:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 360:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 364:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 368:	41505f65 	cmpmi	r0, r5, ror #30
 36c:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
 370:	534f7465 	movtpl	r7, #62565	; 0xf465
 374:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 378:	43004150 	movwmi	r4, #336	; 0x150
 37c:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 380:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 384:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 388:	00415065 	subeq	r5, r1, r5, rrx
 38c:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 390:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 394:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 398:	43006568 	movwmi	r6, #1384	; 0x568
 39c:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
 3a0:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
 3a4:	00324c31 	eorseq	r4, r2, r1, lsr ip
 3a8:	53615675 	cmnpl	r1, #122683392	; 0x7500000
 3ac:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 3b0:	446f4300 	strbtmi	r4, [pc], #-768	; 3b8 <NOINT+0x2f8>
 3b4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 3b8:	324c656c 	subcc	r6, ip, #108, 10	; 0x1b000000
 3bc:	66657250 			; <UNDEFINED> instruction: 0x66657250
 3c0:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
 3c4:	746e6948 	strbtvc	r6, [lr], #-2376	; 0xfffff6b8
 3c8:	43324c00 	teqmi	r2, #0, 24
 3cc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 3d0:	505f6e61 	subspl	r6, pc, r1, ror #28
 3d4:	324c0041 	subcc	r0, ip, #65	; 0x41
 3d8:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 3dc:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 3e0:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 3e4:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 3e8:	74746100 	ldrbtvc	r6, [r4], #-256	; 0xffffff00
 3ec:	56750072 			; <UNDEFINED> instruction: 0x56750072
 3f0:	646e4561 	strbtvs	r4, [lr], #-1377	; 0xfffffa9f
 3f4:	456f4300 	strbmi	r4, [pc, #-768]!	; fc <NOINT+0x3c>
 3f8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 3fc:	50324c65 	eorspl	r4, r2, r5, ror #24
 400:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 404:	48686374 	stmdami	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}^
 408:	00746e69 	rsbseq	r6, r4, r9, ror #28
 40c:	5f43324c 	svcpl	0x0043324c
 410:	61656c43 	cmnvs	r5, r3, asr #24
 414:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 418:	61766e49 	cmnvs	r6, r9, asr #28
 41c:	6164696c 	cmnvs	r4, ip, ror #18
 420:	565f6574 			; <UNDEFINED> instruction: 0x565f6574
 424:	6f430041 	svcvs	0x00430041
 428:	61656c43 	cmnvs	r5, r3, asr #24
 42c:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 430:	61766e49 	cmnvs	r6, r9, asr #28
 434:	6164696c 	cmnvs	r4, ip, ror #18
 438:	43446574 	movtmi	r6, #17780	; 0x4574
 43c:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 440:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 444:	6f430078 	svcvs	0x00430078
 448:	61736944 	cmnvs	r3, r4, asr #18
 44c:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 450:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 454:	324c0065 	subcc	r0, ip, #101	; 0x65
 458:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 45c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 460:	70630065 	rsbvc	r0, r3, r5, rrx
 464:	632e3531 	teqvs	lr, #205520896	; 0xc400000
 468:	456f4300 	strbmi	r4, [pc, #-768]!	; 170 <NOINT+0xb0>
 46c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 470:	61724265 	cmnvs	r2, r5, ror #4
 474:	5068636e 	rsbpl	r6, r8, lr, ror #6
 478:	69646572 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 47c:	6f697463 	svcvs	0x00697463
 480:	6f43006e 	svcvs	0x0043006e
 484:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
 488:	314c5f74 	hvccc	50676	; 0xc5f4
 48c:	446f4300 	strbtmi	r4, [pc], #-768	; 494 <ABORT_STACK_SIZE+0x94>
 490:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 494:	6d4d656c 	cfstr64vs	mvdx6, [sp, #-432]	; 0xfffffe50
 498:	6f430075 	svcvs	0x00430075
 49c:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
 4a0:	73614254 	cmnvc	r1, #84, 4	; 0x40000005
 4a4:	324c0065 	subcc	r0, ip, #101	; 0x65
 4a8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 4ac:	5f6e6165 	svcpl	0x006e6165
 4b0:	00796157 	rsbseq	r6, r9, r7, asr r1
 4b4:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 4b8:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0xfffffa8c
 4bc:	61655272 	smcvs	21794	; 0x5522
 4c0:	00415064 	subeq	r5, r1, r4, rrx
 4c4:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 4c8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 4cc:	00756d4d 	rsbseq	r6, r5, sp, asr #26
 4d0:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 4d4:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 4d8:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 4dc:	6e69614d 	powvsem	f6, f1, #5.0
 4e0:	00626c54 	rsbeq	r6, r2, r4, asr ip
 4e4:	5f43324c 	svcpl	0x0043324c
 4e8:	61656c43 	cmnvs	r5, r3, asr #24
 4ec:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 4f0:	61766e49 	cmnvs	r6, r9, asr #28
 4f4:	6164696c 	cmnvs	r4, ip, ror #18
 4f8:	575f6574 			; <UNDEFINED> instruction: 0x575f6574
 4fc:	75007961 	strvc	r7, [r0, #-2401]	; 0xfffff69f
 500:	74536150 	ldrbvc	r6, [r3], #-336	; 0xfffffeb0
 504:	00747261 	rsbseq	r7, r4, r1, ror #4
 508:	5f43324c 	svcpl	0x0043324c
 50c:	61656c43 	cmnvs	r5, r3, asr #24
 510:	65535f6e 	ldrbvs	r5, [r3, #-3950]	; 0xfffff092
 514:	79615774 	stmdbvc	r1!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
 518:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 51c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 520:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 524:	61434965 	cmpvs	r3, r5, ror #18
 528:	00656863 	rsbeq	r6, r5, r3, ror #16
 52c:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 530:	6d4d706f 	stclvs	0, cr7, [sp, #-444]	; 0xfffffe44
 534:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 538:	324c314c 	subcc	r3, ip, #76, 2
 53c:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 540:	324c0065 	subcc	r0, ip, #101	; 0x65
 544:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 548:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 54c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 550:	0041505f 	subeq	r5, r1, pc, asr r0
 554:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 558:	4d747261 	lfmmi	f7, 2, [r4, #-388]!	; 0xfffffe7c
 55c:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 560:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 564:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 568:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 56c:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 570:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 574:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 578:	61575f65 	cmpvs	r7, r5, ror #30
 57c:	324c0079 	subcc	r0, ip, #121	; 0x79
 580:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 584:	416e6165 	cmnmi	lr, r5, ror #2
 588:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 58c:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 590:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 594:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 598:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
 59c:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
 5a0:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
 5a4:	4300656c 	movwmi	r6, #1388	; 0x56c
 5a8:	6174536f 	cmnvs	r4, pc, ror #6
 5ac:	6d4d7472 	cfstrdvs	mvd7, [sp, #-456]	; 0xfffffe38
 5b0:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 5b4:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 5b8:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5bc:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 5c0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 5c4:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 5c8:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 5cc:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 5d0:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 5d4:	61434465 	cmpvs	r3, r5, ror #8
 5d8:	49656863 	stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^
 5dc:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 5e0:	536f4300 	cmnpl	pc, #0, 6
 5e4:	6f447465 	svcvs	0x00447465
 5e8:	6e69616d 	powvsez	f6, f1, #5.0
 5ec:	456f4300 	strbmi	r4, [pc, #-768]!	; 2f4 <NOINT+0x234>
 5f0:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 5f4:	61434965 	cmpvs	r3, r5, ror #18
 5f8:	00656863 	rsbeq	r6, r5, r3, ror #16
 5fc:	5f43324c 	svcpl	0x0043324c
 600:	61766e49 	cmnvs	r6, r9, asr #28
 604:	6164696c 	cmnvs	r4, ip, ror #18
 608:	565f6574 			; <UNDEFINED> instruction: 0x565f6574
 60c:	6f430041 	svcvs	0x00430041
 610:	4f746547 	svcmi	0x00746547
 614:	69725753 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, r9, sl, ip, lr}^
 618:	41506574 	cmpmi	r0, r4, ror r5
 61c:	446f4300 	strbtmi	r4, [pc], #-768	; 624 <ABORT_STACK_SIZE+0x224>
 620:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 624:	4344656c 	movtmi	r6, #17772	; 0x456c
 628:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 62c:	43324c00 	teqmi	r2, #0, 24
 630:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 634:	565f6e61 	ldrbpl	r6, [pc], -r1, ror #28
 638:	72700041 	rsbsvc	r0, r0, #65	; 0x41
 63c:	49006f69 	stmdbmi	r0, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 640:	41494343 	cmpmi	r9, r3, asr #6
 644:	49470052 	stmdbmi	r7, {r1, r4, r6}^
 648:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 64c:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 650:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 654:	4d5f7974 	ldclmi	9, cr7, [pc, #-464]	; 48c <ABORT_STACK_SIZE+0x8c>
 658:	006b7361 	rsbeq	r7, fp, r1, ror #6
 65c:	5f757063 	svcpl	0x00757063
 660:	5f746e69 	svcpl	0x00746e69
 664:	49006469 	stmdbmi	r0, {r0, r3, r5, r6, sl, sp, lr}
 668:	43494343 	movtmi	r4, #37699	; 0x9343
 66c:	43490052 	movtmi	r0, #36946	; 0x9052
 670:	45534944 	ldrbmi	r4, [r3, #-2372]	; 0xfffff6bc
 674:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 678:	43494443 	movtmi	r4, #37955	; 0x9443
 67c:	006e5245 	rsbeq	r5, lr, r5, asr #4
 680:	5f434947 	svcpl	0x00434947
 684:	5f746553 	svcpl	0x00746553
 688:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 68c:	70757272 	rsbsvc	r7, r5, r2, ror r2
 690:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 694:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 698:	49007974 	stmdbmi	r0, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
 69c:	43494443 	movtmi	r4, #37955	; 0x9443
 6a0:	00305250 	eorseq	r5, r0, r0, asr r2
 6a4:	5f434947 	svcpl	0x00434947
 6a8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 6ac:	70757272 	rsbsvc	r7, r5, r2, ror r2
 6b0:	69445f74 	stmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 6b4:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 6b8:	49470065 	stmdbmi	r7, {r0, r2, r5, r6}^
 6bc:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 6c0:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 6c4:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
 6c8:	5f726f73 	svcpl	0x00726f73
 6cc:	67726154 			; <UNDEFINED> instruction: 0x67726154
 6d0:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 6d4:	50494443 	subpl	r4, r9, r3, asr #8
 6d8:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 6dc:	50494443 	subpl	r4, r9, r3, asr #8
 6e0:	00305254 	eorseq	r5, r0, r4, asr r2
 6e4:	45434349 	strbmi	r4, [r3, #-841]	; 0xfffffcb7
 6e8:	0052494f 	subseq	r4, r2, pc, asr #18
 6ec:	69757063 	ldmdbvs	r5!, {r0, r1, r5, r6, ip, sp, lr}^
 6f0:	49470064 	stmdbmi	r7, {r2, r5, r6}^
 6f4:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 6f8:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 6fc:	5f747075 	svcpl	0x00747075
 700:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 704:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 708:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
 70c:	5f646165 	svcpl	0x00646165
 710:	41544e49 	cmpmi	r4, r9, asr #28
 714:	49004b43 	stmdbmi	r0, {r0, r1, r6, r8, r9, fp, lr}
 718:	53494443 	movtpl	r4, #37955	; 0x9443
 71c:	006e5245 	rsbeq	r5, lr, r5, asr #4
 720:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
 724:	43490063 	movtmi	r0, #36963	; 0x9063
 728:	45434944 	strbmi	r4, [r3, #-2372]	; 0xfffff6bc
 72c:	47003052 	smlsdmi	r0, r2, r0, r3
 730:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
 734:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 738:	5f657461 	svcpl	0x00657461
 73c:	00494753 	subeq	r4, r9, r3, asr r7
 740:	50434349 	subpl	r4, r3, r9, asr #6
 744:	4700524d 	strmi	r5, [r0, -sp, asr #4]
 748:	445f4349 	ldrbmi	r4, [pc], #-841	; 750 <ABORT_STACK_SIZE+0x350>
 74c:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
 750:	74756269 	ldrbtvc	r6, [r5], #-617	; 0xfffffd97
 754:	455f726f 	ldrbmi	r7, [pc, #-623]	; 4ed <ABORT_STACK_SIZE+0xed>
 758:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 75c:	70630065 	rsbvc	r0, r3, r5, rrx
 760:	74696275 	strbtvc	r6, [r9], #-629	; 0xfffffd8b
 764:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 768:	74006469 	strvc	r6, [r0], #-1129	; 0xfffffb97
 76c:	67657261 	strbvs	r7, [r5, -r1, ror #4]!
 770:	6c696674 	stclvs	6, cr6, [r9], #-464	; 0xfffffe30
 774:	00726574 	rsbseq	r6, r2, r4, ror r5
 778:	5f434947 	svcpl	0x00434947
 77c:	5f555043 	svcpl	0x00555043
 780:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 784:	63616672 	cmnvs	r1, #119537664	; 0x7200000
 788:	6e455f65 	cdpvs	15, 4, cr5, cr5, cr5, {3}
 78c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 790:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 794:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 798:	61480073 	hvcvs	32771	; 0x8003
 79c:	6261546e 	rsbvs	r5, r1, #1845493760	; 0x6e000000
 7a0:	4100656c 	tstmi	r0, ip, ror #10
 7a4:	69577272 	ldmdbvs	r7, {r1, r4, r5, r6, r9, ip, sp, lr}^
 7a8:	666e496e 	strbtvs	r4, [lr], -lr, ror #18
 7ac:	634c006f 	movtvs	r0, #49263	; 0xc06f
 7b0:	6c435f64 	mcrrvs	15, 6, r5, r3, cr4
 7b4:	63535f72 	cmpvs	r3, #456	; 0x1c8
 7b8:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
 7bc:	73626100 	cmnvc	r2, #0, 2
 7c0:	5f700066 	svcpl	0x00700066
 7c4:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 7c8:	5f700078 	svcpl	0x00700078
 7cc:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 7d0:	6f6a0079 	svcvs	0x006a0079
 7d4:	4c00676e 	stcmi	7, cr6, [r0], {110}	; 0x6e
 7d8:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
 7dc:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 7e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
 7e4:	5f64634c 	svcpl	0x0064634c
 7e8:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 7ec:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
 7f0:	6f435f6b 	svcvs	0x00435f6b
 7f4:	00726f6c 	rsbseq	r6, r2, ip, ror #30
 7f8:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
 7fc:	634c006c 	movtvs	r0, #49260	; 0xc06c
 800:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 804:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 808:	6172445f 	cmnvs	r2, pc, asr r4
 80c:	72465f77 	subvc	r5, r6, #476	; 0x1dc
 810:	5f656d61 	svcpl	0x00656d61
 814:	66667542 	strbtvs	r7, [r6], -r2, asr #10
 818:	76007265 	strvc	r7, [r0], -r5, ror #4
 81c:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 820:	0066746e 	rsbeq	r7, r6, lr, ror #8
 824:	5f64634c 	svcpl	0x0064634c
 828:	5f746547 	svcpl	0x00746547
 82c:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 830:	634c006c 	movtvs	r0, #49260	; 0xc06c
 834:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 838:	495f7761 	ldmdbmi	pc, {r0, r5, r6, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 83c:	6567616d 	strbvs	r6, [r7, #-365]!	; 0xfffffe93
 840:	74796200 	ldrbtvc	r6, [r9], #-512	; 0xfffffe00
 844:	705f7365 	subsvc	r7, pc, r5, ror #6
 848:	705f7265 	subsvc	r7, pc, r5, ror #4
 84c:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 850:	61726700 	cmnvs	r2, r0, lsl #14
 854:	63696870 	cmnvs	r9, #112, 16	; 0x700000
 858:	00632e73 	rsbeq	r2, r3, r3, ror lr
 85c:	5f64634c 	svcpl	0x0064634c
 860:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 864:	4154535f 	cmpmi	r4, pc, asr r3
 868:	4c004b43 	stcmi	11, cr4, [r0], {67}	; 0x43
 86c:	425f6463 	subsmi	r6, pc, #1660944384	; 0x63000000
 870:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 874:	73656e74 	cmnvc	r5, #116, 28	; 0x740
 878:	6f435f73 	svcvs	0x00435f73
 87c:	6f72746e 	svcvs	0x0072746e
 880:	634c006c 	movtvs	r0, #49260	; 0xc06c
 884:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 888:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 88c:	6300504d 	movwvs	r5, #77	; 0x4d
 890:	00326f68 	eorseq	r6, r2, r8, ror #30
 894:	6d746962 	ldclvs	9, cr6, [r4, #-392]!	; 0xfffffe78
 898:	006b7361 	rsbeq	r7, fp, r1, ror #6
 89c:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
 8a0:	6f6c0074 	svcvs	0x006c0074
 8a4:	7000706f 	andvc	r7, r0, pc, rrx
 8a8:	4664634c 	strbtmi	r6, [r4], -ip, asr #6
 8ac:	73750062 	cmnvc	r5, #98	; 0x62
 8b0:	5f006365 	svcpl	0x00006365
 8b4:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 8b8:	61765f63 	cmnvs	r6, r3, ror #30
 8bc:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 8c0:	666f0074 			; <UNDEFINED> instruction: 0x666f0074
 8c4:	74657366 	strbtvc	r7, [r5], #-870	; 0xfffffc9a
 8c8:	4e495700 	cdpmi	7, 4, cr5, cr9, cr0, {0}
 8cc:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
 8d0:	54535f4f 	ldrbpl	r5, [r3], #-3919	; 0xfffff0b1
 8d4:	67617000 	strbvs	r7, [r1, -r0]!
 8d8:	69775f65 	ldmdbvs	r7!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 8dc:	00687464 	rsbeq	r7, r8, r4, ror #8
 8e0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
 8e4:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
 8e8:	6e69775f 	mcrvs	7, 3, r7, cr9, cr15, {2}
 8ec:	44434c00 	strbmi	r4, [r3], #-3072	; 0xfffff400
 8f0:	6f6c435f 	svcvs	0x006c435f
 8f4:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 8f8:	0074696e 	rsbseq	r6, r4, lr, ror #18
 8fc:	5f66666f 	svcpl	0x0066666f
 900:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 904:	696d5f00 	stmdbvs	sp!, {r8, r9, sl, fp, ip, lr}^
 908:	656c6464 	strbvs	r6, [ip, #-1124]!	; 0xfffffb9c
 90c:	72747300 	rsbsvc	r7, r4, #0, 6
 910:	00676e69 	rsbeq	r6, r7, r9, ror #28
 914:	5f6e6977 	svcpl	0x006e6977
 918:	76006469 	strvc	r6, [r0], -r9, ror #8
 91c:	7a69735f 	bvc	1a5d6a0 <STACK_SIZE+0x125d6a0>
 920:	76007865 	strvc	r7, [r0], -r5, ror #16
 924:	7a69735f 	bvc	1a5d6a8 <STACK_SIZE+0x125d6a8>
 928:	64007965 	strvs	r7, [r0], #-2405	; 0xfffff69b
 92c:	00617461 	rsbeq	r7, r1, r1, ror #8
 930:	5f64634c 	svcpl	0x0064634c
 934:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 938:	72724100 	rsbsvc	r4, r2, #0, 2
 93c:	65536246 	ldrbvs	r6, [r3, #-582]	; 0xfffffdba
 940:	5f5f006c 	svcpl	0x005f006c
 944:	4c007061 	stcmi	0, cr7, [r0], {97}	; 0x61
 948:	505f6463 	subspl	r6, pc, r3, ror #8
 94c:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
 950:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 954:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 958:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 95c:	0066746e 	rsbeq	r7, r6, lr, ror #8
 960:	5f64634c 	svcpl	0x0064634c
 964:	5f746547 	svcpl	0x00746547
 968:	6f666e49 	svcvs	0x00666e49
 96c:	504d425f 	subpl	r4, sp, pc, asr r2
 970:	69656800 	stmdbvs	r5!, {fp, sp, lr}^
 974:	00746867 	rsbseq	r6, r4, r7, ror #16
 978:	70736944 	rsbsvc	r6, r3, r4, asr #18
 97c:	5f79616c 	svcpl	0x0079616c
 980:	6d617266 	sfmvs	f7, 2, [r1, #-408]!	; 0xfffffe68
 984:	634c0065 	movtvs	r0, #49253	; 0xc065
 988:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 98c:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 990:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 994:	6e5f6675 	mrcvs	6, 2, r6, cr15, cr5, {3}
 998:	4c006d75 	stcmi	13, cr6, [r0], {117}	; 0x75
 99c:	445f6463 	ldrbmi	r6, [pc], #-1123	; 9a4 <ABORT_STACK_SIZE+0x5a4>
 9a0:	5f776172 	svcpl	0x00776172
 9a4:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
 9a8:	636b6200 	cmnvs	fp, #0, 4
 9ac:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 9b0:	676e6500 	strbvs	r6, [lr, -r0, lsl #10]!
 9b4:	36317838 			; <UNDEFINED> instruction: 0x36317838
 9b8:	5f626600 	svcpl	0x00626600
 9bc:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 9c0:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
 9c4:	656e0070 	strbvs	r0, [lr, #-112]!	; 0xffffff90
 9c8:	6c6f4377 	stclvs	3, cr4, [pc], #-476	; 7f4 <ABORT_STACK_SIZE+0x3f4>
 9cc:	5f00726f 	svcpl	0x0000726f
 9d0:	5f61765f 	svcpl	0x0061765f
 9d4:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 9d8:	6c655300 	stclvs	3, cr5, [r5], #-0
 9dc:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 9e0:	72665f64 	rsbvc	r5, r6, #100, 30	; 0x190
 9e4:	00656d61 	rsbeq	r6, r5, r1, ror #26
 9e8:	5f707062 	svcpl	0x00707062
 9ec:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
 9f0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 9f4:	6172445f 	cmnvs	r2, pc, asr r4
 9f8:	4d425f77 	stclmi	15, cr5, [r2, #-476]	; 0xfffffe24
 9fc:	69465f50 	stmdbvs	r6, {r4, r6, r8, r9, sl, fp, ip, lr}^
 a00:	325f656c 	subscc	r6, pc, #108, 10	; 0x1b000000
 a04:	70706234 	rsbsvc	r6, r0, r4, lsr r2
 a08:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a0c:	676e455f 			; <UNDEFINED> instruction: 0x676e455f
 a10:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 a14:	6c006863 	stcvs	8, cr6, [r0], {99}	; 0x63
 a18:	73706f6f 	cmnvc	r0, #444	; 0x1bc
 a1c:	65647500 	strbvs	r7, [r4, #-1280]!	; 0xfffffb00
 a20:	5f79616c 	svcpl	0x0079616c
 a24:	634c0066 	movtvs	r0, #49254	; 0xc066
 a28:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 a2c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 a30:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 a34:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 a38:	6172465f 	cmnvs	r2, pc, asr r6
 a3c:	425f656d 	subsmi	r6, pc, #457179136	; 0x1b400000
 a40:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 a44:	6f700072 	svcvs	0x00700072
 a48:	70007873 	andvc	r7, r0, r3, ror r8
 a4c:	0079736f 	rsbseq	r7, r9, pc, ror #6
 a50:	7269665f 	rsbvc	r6, r9, #99614720	; 0x5f00000
 a54:	68007473 	stmdavs	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 a58:	36316e61 	ldrtcc	r6, [r1], -r1, ror #28
 a5c:	00363178 	eorseq	r3, r6, r8, ror r1
 a60:	5f64634c 	svcpl	0x0064634c
 a64:	5f746547 	svcpl	0x00746547
 a68:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 a6c:	64415f6c 	strbvs	r5, [r1], #-3948	; 0xfffff094
 a70:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 a74:	6f640073 	svcvs	0x00640073
 a78:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 a7c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a80:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 a84:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 a88:	4b006863 	blmi	1ac1c <IRQ_STACK_SIZE+0x12c1c>
 a8c:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 a90:	5f746961 	svcpl	0x00746961
 a94:	5f79654b 	svcpl	0x0079654b
 a98:	73657250 	cmnvc	r5, #80, 4
 a9c:	00646573 	rsbeq	r6, r4, r3, ror r5
 aa0:	5f79654b 	svcpl	0x0079654b
 aa4:	5f746547 	svcpl	0x00746547
 aa8:	5f79654b 	svcpl	0x0079654b
 aac:	73657250 	cmnvc	r5, #80, 4
 ab0:	00646573 	rsbeq	r6, r4, r3, ror r5
 ab4:	5f79654b 	svcpl	0x0079654b
 ab8:	5f525349 	svcpl	0x00525349
 abc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 ac0:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 ac4:	4b00632e 	blmi	19784 <IRQ_STACK_SIZE+0x11784>
 ac8:	505f7965 	subspl	r7, pc, r5, ror #18
 acc:	5f6c6c6f 	svcpl	0x006c6c6f
 ad0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 ad4:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 ad8:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 adc:	616e455f 	cmnvs	lr, pc, asr r5
 ae0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 ae4:	5f44454c 	svcpl	0x0044454c
 ae8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 aec:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 af0:	4d00632e 	stcmi	3, cr6, [r0, #-184]	; 0xffffff48
 af4:	006e6961 	rsbeq	r6, lr, r1, ror #18
 af8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 afc:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 b00:	6d007469 	cfstrsvs	mvf7, [r0, #-420]	; 0xfffffe5c
 b04:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
 b08:	70410063 	subvc	r0, r1, r3, rrx
 b0c:	65525f70 	ldrbvs	r5, [r2, #-3952]	; 0xfffff090
 b10:	73006461 	movwvc	r6, #1121	; 0x461
 b14:	6f746365 	svcvs	0x00746365
 b18:	44530072 	ldrbmi	r0, [r3], #-114	; 0xffffff8e
 b1c:	6165525f 	cmnvs	r5, pc, asr r2
 b20:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 b24:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 b28:	6e755200 	cdpvs	2, 7, cr5, cr5, cr0, {0}
 b2c:	7070415f 	rsbsvc	r4, r0, pc, asr r1
 b30:	62735f00 	rsbsvs	r5, r3, #0, 30
 b34:	47006b72 	smlsdxmi	r0, r2, fp, r6
 b38:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 b3c:	5f706165 	svcpl	0x00706165
 b40:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 b44:	65470074 	strbvs	r0, [r7, #-116]	; 0xffffff8c
 b48:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 b4c:	5f6b6361 	svcpl	0x006b6361
 b50:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 b54:	75720074 	ldrbvc	r0, [r2, #-116]!	; 0xffffff8c
 b58:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
 b5c:	00632e65 	rsbeq	r2, r3, r5, ror #28
 b60:	70616568 	rsbvc	r6, r1, r8, ror #10
 b64:	64616300 	strbtvs	r6, [r1], #-768	; 0xfffffd00
 b68:	745f7264 	ldrbvc	r7, [pc], #-612	; b70 <ABORT_STACK_SIZE+0x770>
 b6c:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 b70:	6174535f 	cmnvs	r4, pc, asr r3
 b74:	425f6b63 	subsmi	r6, pc, #101376	; 0x18c00
 b78:	00657361 	rsbeq	r7, r5, r1, ror #6
 b7c:	76657270 			; <UNDEFINED> instruction: 0x76657270
 b80:	70616548 	rsbvc	r6, r1, r8, asr #10
 b84:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 b88:	61654874 	smcvs	21636	; 0x5484
 b8c:	65470070 	strbvs	r0, [r7, #-112]	; 0xffffff90
 b90:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
 b94:	425f7061 	subsmi	r7, pc, #97	; 0x61
 b98:	00657361 	rsbeq	r7, r5, r1, ror #6
 b9c:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 ba0:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 ba4:	5f5f5449 	svcpl	0x005f5449
 ba8:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 bac:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 bb0:	53003044 	movwpl	r3, #68	; 0x44
 bb4:	5f434844 	svcpl	0x00434844
 bb8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 bbc:	74535f6b 	ldrbvc	r5, [r3], #-3947	; 0xfffff095
 bc0:	5300706f 	movwpl	r7, #111	; 0x6f
 bc4:	5f434844 	svcpl	0x00434844
 bc8:	32444d43 	subcc	r4, r4, #4288	; 0x10c0
 bcc:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 bd0:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 bd4:	53003344 	movwpl	r3, #836	; 0x344
 bd8:	5f434844 	svcpl	0x00434844
 bdc:	37444d43 	strbcc	r4, [r4, -r3, asr #26]
 be0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 be4:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 be8:	53003844 	movwpl	r3, #2116	; 0x844
 bec:	5f434844 	svcpl	0x00434844
 bf0:	5f525349 	svcpl	0x00525349
 bf4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 bf8:	5300656c 	movwpl	r6, #1388	; 0x56c
 bfc:	5f434844 	svcpl	0x00434844
 c00:	50737542 	rsbspl	r7, r3, r2, asr #10
 c04:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 c08:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 c0c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; a44 <ABORT_STACK_SIZE+0x644>
 c10:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c14:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 c18:	00353544 	eorseq	r3, r5, r4, asr #10
 c1c:	5f706d74 	svcpl	0x00706d74
 c20:	61706163 	cmnvs	r0, r3, ror #2
 c24:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
 c28:	00632e63 	rsbeq	r2, r3, r3, ror #28
 c2c:	43484453 	movtmi	r4, #33875	; 0x8453
 c30:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
 c34:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 c38:	53007469 	movwpl	r7, #1129	; 0x469
 c3c:	72575f44 	subsvc	r5, r7, #68, 30	; 0x110
 c40:	5f657469 	svcpl	0x00657469
 c44:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 c48:	5300726f 	movwpl	r7, #623	; 0x26f
 c4c:	5f434844 	svcpl	0x00434844
 c50:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 c54:	53003134 	movwpl	r3, #308	; 0x134
 c58:	5f434844 	svcpl	0x00434844
 c5c:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 c60:	62345f36 	eorsvs	r5, r4, #54, 30	; 0xd8
 c64:	73007469 	movwvc	r7, #1129	; 0x469
 c68:	63725f64 	cmnvs	r2, #100, 30	; 0x190
 c6c:	44530061 	ldrbmi	r0, [r3], #-97	; 0xffffff9f
 c70:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 c74:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 c78:	61445f65 	cmpvs	r4, r5, ror #30
 c7c:	69575f74 	ldmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 c80:	5f687464 	svcpl	0x00687464
 c84:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
 c88:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c8c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 c90:	5f6b636f 	svcpl	0x006b636f
 c94:	70707553 	rsbsvc	r7, r0, r3, asr r5
 c98:	5300796c 	movwpl	r7, #2412	; 0x96c
 c9c:	5f434844 	svcpl	0x00434844
 ca0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 ca4:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 ca8:	0072775f 	rsbseq	r7, r2, pc, asr r7
 cac:	5f667562 	svcpl	0x00667562
 cb0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 cb4:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 cb8:	61435f43 	cmpvs	r3, r3, asr #30
 cbc:	495f6472 	ldmdbmi	pc, {r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 cc0:	0074696e 	rsbseq	r6, r4, lr, ror #18
 cc4:	6d69746d 	cfstrdvs	mvd7, [r9, #-436]!	; 0xfffffe4c
 cc8:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
 ccc:	3072656d 	rsbscc	r6, r2, sp, ror #10
 cd0:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 cd4:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
 cd8:	54007961 	strpl	r7, [r0], #-2401	; 0xfffff69f
 cdc:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 ce0:	65445f30 	strbvs	r5, [r4, #-3888]	; 0xfffff0d0
 ce4:	0079616c 	rsbseq	r6, r9, ip, ror #2
 ce8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 cec:	00632e72 	rsbeq	r2, r3, r2, ror lr
 cf0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 cf4:	6400745f 	strvs	r7, [r0], #-1119	; 0xfffffba1
 cf8:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 cfc:	72615500 	rsbvc	r5, r1, #0, 10
 d00:	535f3174 	cmppl	pc, #116, 2
 d04:	5f646e65 	svcpl	0x00646e65
 d08:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
 d0c:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 d10:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 d14:	61550063 	cmpvs	r5, r3, rrx
 d18:	5f317472 	svcpl	0x00317472
 d1c:	5f746547 	svcpl	0x00746547
 d20:	73657250 	cmnvc	r5, #80, 4
 d24:	00646573 	rsbeq	r6, r4, r3, ror r5
 d28:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 d2c:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 d30:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
 d34:	00657479 	rsbeq	r7, r5, r9, ror r4
 d38:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 d3c:	5f006e65 	svcpl	0x00006e65
 d40:	7974635f 	ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^
 d44:	705f6570 	subsvc	r6, pc, r0, ror r5	; <UNPREDICTABLE>
 d48:	5f5f7274 	svcpl	0x005f7274
 d4c:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 d50:	5f750064 	svcpl	0x00750064
 d54:	00766964 	rsbseq	r6, r6, r4, ror #18
 d58:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 d5c:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 d60:	696d0078 	stmdbvs	sp!, {r3, r4, r5, r6}^
 d64:	0073756e 	rsbseq	r7, r3, lr, ror #10
 d68:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 d6c:	6f746100 	svcvs	0x00746100
 d70:	61550069 	cmpvs	r5, r9, rrx
 d74:	5f317472 	svcpl	0x00317472
 d78:	5f746547 	svcpl	0x00746547
 d7c:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
 d80:	72747300 	rsbsvc	r7, r4, #0, 6
 d84:	32676e69 	rsbcc	r6, r7, #1680	; 0x690
 d88:	72615500 	rsbvc	r5, r1, #0, 10
 d8c:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 d90:	455f5253 	ldrbmi	r5, [pc, #-595]	; b45 <ABORT_STACK_SIZE+0x745>
 d94:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 d98:	61550065 	cmpvs	r5, r5, rrx
 d9c:	5f317472 	svcpl	0x00317472
 da0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
 da4:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 da8:	65720067 	ldrbvs	r0, [r2, #-103]!	; 0xffffff99
 dac:	746c7573 	strbtvc	r7, [ip], #-1395	; 0xfffffa8d
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	4000019c 	mulmi	r0, ip, r1
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	00000024 	andeq	r0, r0, r4, lsr #32
      3c:	00000000 	andeq	r0, r0, r0
      40:	400001c8 	andmi	r0, r0, r8, asr #3
      44:	00000030 	andeq	r0, r0, r0, lsr r0
      48:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      4c:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
      50:	0a830282 	beq	fe0c0a60 <IRQ_STACK_BASE+0xba0c0a60>
      54:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
      58:	068e078d 	streq	r0, [lr], sp, lsl #15
      5c:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
      60:	00000024 	andeq	r0, r0, r4, lsr #32
      64:	00000000 	andeq	r0, r0, r0
      68:	400001f8 	strdmi	r0, [r0], -r8
      6c:	000000f8 	strdeq	r0, [r0], -r8
      70:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      74:	07810880 	streq	r0, [r1, r0, lsl #17]
      78:	05830682 	streq	r0, [r3, #1666]	; 0x682
      7c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      80:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      84:	0000040b 	andeq	r0, r0, fp, lsl #8
      88:	00000028 	andeq	r0, r0, r8, lsr #32
      8c:	00000000 	andeq	r0, r0, r0
      90:	400002f0 	strdmi	r0, [r0], -r0	; <UNPREDICTABLE>
      94:	0000005c 	andeq	r0, r0, ip, asr r0
      98:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      9c:	09810a80 	stmibeq	r1, {r7, r9, fp}
      a0:	07830882 	streq	r0, [r3, r2, lsl #17]
      a4:	05850684 	streq	r0, [r5, #1668]	; 0x684
      a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      b0:	0000040b 	andeq	r0, r0, fp, lsl #8
      b4:	00000024 	andeq	r0, r0, r4, lsr #32
      b8:	00000000 	andeq	r0, r0, r0
      bc:	4000034c 	andmi	r0, r0, ip, asr #6
      c0:	00000050 	andeq	r0, r0, r0, asr r0
      c4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      c8:	07810880 	streq	r0, [r1, r0, lsl #17]
      cc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000024 	andeq	r0, r0, r4, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	4000039c 	mulmi	r0, ip, r3
      e8:	00000050 	andeq	r0, r0, r0, asr r0
      ec:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      f0:	07810880 	streq	r0, [r1, r0, lsl #17]
      f4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      fc:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     100:	0000040b 	andeq	r0, r0, fp, lsl #8
     104:	00000028 	andeq	r0, r0, r8, lsr #32
     108:	00000000 	andeq	r0, r0, r0
     10c:	400003ec 	andmi	r0, r0, ip, ror #7
     110:	0000007c 	andeq	r0, r0, ip, ror r0
     114:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     118:	09810a80 	stmibeq	r1, {r7, r9, fp}
     11c:	07830882 	streq	r0, [r3, r2, lsl #17]
     120:	05850684 	streq	r0, [r5, #1668]	; 0x684
     124:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     128:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     12c:	0000040b 	andeq	r0, r0, fp, lsl #8
     130:	0000001c 	andeq	r0, r0, ip, lsl r0
     134:	00000000 	andeq	r0, r0, r0
     138:	40000468 	andmi	r0, r0, r8, ror #8
     13c:	00000024 	andeq	r0, r0, r4, lsr #32
     140:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     144:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     148:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     14c:	0000040b 	andeq	r0, r0, fp, lsl #8
     150:	00000020 	andeq	r0, r0, r0, lsr #32
     154:	00000000 	andeq	r0, r0, r0
     158:	4000048c 	andmi	r0, r0, ip, lsl #9
     15c:	00000038 	andeq	r0, r0, r8, lsr r0
     160:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     164:	05840683 	streq	r0, [r4, #1667]	; 0x683
     168:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     16c:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     170:	0000040b 	andeq	r0, r0, fp, lsl #8
     174:	0000001c 	andeq	r0, r0, ip, lsl r0
     178:	00000000 	andeq	r0, r0, r0
     17c:	400004c4 	andmi	r0, r0, r4, asr #9
     180:	00000074 	andeq	r0, r0, r4, ror r0
     184:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     188:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     18c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     190:	0000040b 	andeq	r0, r0, fp, lsl #8
     194:	0000001c 	andeq	r0, r0, ip, lsl r0
     198:	00000000 	andeq	r0, r0, r0
     19c:	40000538 	andmi	r0, r0, r8, lsr r5
     1a0:	00000060 	andeq	r0, r0, r0, rrx
     1a4:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     1a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1ac:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1b0:	0000040b 	andeq	r0, r0, fp, lsl #8
     1b4:	0000000c 	andeq	r0, r0, ip
     1b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1bc:	7c020001 	stcvc	0, cr0, [r2], {1}
     1c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1c4:	00000028 	andeq	r0, r0, r8, lsr #32
     1c8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     1cc:	40000598 	mulmi	r0, r8, r5
     1d0:	00000844 	andeq	r0, r0, r4, asr #16
     1d4:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     1d8:	0a850b84 	beq	fe142ff0 <IRQ_STACK_BASE+0xba142ff0>
     1dc:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     1e0:	06890788 	streq	r0, [r9], r8, lsl #15
     1e4:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     1e8:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     1ec:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     1f0:	00000020 	andeq	r0, r0, r0, lsr #32
     1f4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     1f8:	40000ddc 	ldrdmi	r0, [r0], -ip
     1fc:	00000080 	andeq	r0, r0, r0, lsl #1
     200:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     204:	05840683 	streq	r0, [r4, #1667]	; 0x683
     208:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     20c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     210:	0000040b 	andeq	r0, r0, fp, lsl #8
     214:	00000020 	andeq	r0, r0, r0, lsr #32
     218:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     21c:	40000e5c 	andmi	r0, r0, ip, asr lr
     220:	00000088 	andeq	r0, r0, r8, lsl #1
     224:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     228:	05840683 	streq	r0, [r4, #1667]	; 0x683
     22c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     230:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     234:	0000040b 	andeq	r0, r0, fp, lsl #8
     238:	00000020 	andeq	r0, r0, r0, lsr #32
     23c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     240:	40000ee4 	andmi	r0, r0, r4, ror #29
     244:	00000088 	andeq	r0, r0, r8, lsl #1
     248:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     24c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     250:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     254:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     258:	0000040b 	andeq	r0, r0, fp, lsl #8
     25c:	00000020 	andeq	r0, r0, r0, lsr #32
     260:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     264:	40000f6c 	andmi	r0, r0, ip, ror #30
     268:	00000088 	andeq	r0, r0, r8, lsl #1
     26c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     270:	05840683 	streq	r0, [r4, #1667]	; 0x683
     274:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     278:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     27c:	0000040b 	andeq	r0, r0, fp, lsl #8
     280:	0000001c 	andeq	r0, r0, ip, lsl r0
     284:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     288:	40000ff4 	strdmi	r0, [r0], -r4
     28c:	0000005c 	andeq	r0, r0, ip, asr r0
     290:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     294:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     298:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     29c:	0000040b 	andeq	r0, r0, fp, lsl #8
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     2a8:	40001050 	andmi	r1, r0, r0, asr r0
     2ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     2b0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2b4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2b8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2bc:	0000040b 	andeq	r0, r0, fp, lsl #8
     2c0:	0000000c 	andeq	r0, r0, ip
     2c4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     2c8:	4000107c 	andmi	r1, r0, ip, ror r0
     2cc:	00000030 	andeq	r0, r0, r0, lsr r0
     2d0:	0000000c 	andeq	r0, r0, ip
     2d4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     2d8:	400010ac 	andmi	r1, r0, ip, lsr #1
     2dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     2e0:	0000000c 	andeq	r0, r0, ip
     2e4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     2e8:	400010c8 	andmi	r1, r0, r8, asr #1
     2ec:	00000034 	andeq	r0, r0, r4, lsr r0
     2f0:	0000000c 	andeq	r0, r0, ip
     2f4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     2f8:	400010fc 	strdmi	r1, [r0], -ip
     2fc:	00000030 	andeq	r0, r0, r0, lsr r0
     300:	0000000c 	andeq	r0, r0, ip
     304:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     308:	4000112c 	andmi	r1, r0, ip, lsr #2
     30c:	0000001c 	andeq	r0, r0, ip, lsl r0
     310:	0000000c 	andeq	r0, r0, ip
     314:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     318:	40001148 	andmi	r1, r0, r8, asr #2
     31c:	00000020 	andeq	r0, r0, r0, lsr #32
     320:	0000000c 	andeq	r0, r0, ip
     324:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     328:	40001168 	andmi	r1, r0, r8, ror #2
     32c:	00000034 	andeq	r0, r0, r4, lsr r0
     330:	0000000c 	andeq	r0, r0, ip
     334:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     338:	4000119c 	mulmi	r0, ip, r1
     33c:	00000030 	andeq	r0, r0, r0, lsr r0
     340:	0000000c 	andeq	r0, r0, ip
     344:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     348:	400011cc 	andmi	r1, r0, ip, asr #3
     34c:	0000001c 	andeq	r0, r0, ip, lsl r0
     350:	0000000c 	andeq	r0, r0, ip
     354:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     358:	400011e8 	andmi	r1, r0, r8, ror #3
     35c:	00000020 	andeq	r0, r0, r0, lsr #32
     360:	0000000c 	andeq	r0, r0, ip
     364:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     368:	40001208 	andmi	r1, r0, r8, lsl #4
     36c:	00000034 	andeq	r0, r0, r4, lsr r0
     370:	00000014 	andeq	r0, r0, r4, lsl r0
     374:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     378:	4000123c 	andmi	r1, r0, ip, lsr r2
     37c:	00000044 	andeq	r0, r0, r4, asr #32
     380:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     384:	00000001 	andeq	r0, r0, r1
     388:	00000024 	andeq	r0, r0, r4, lsr #32
     38c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     390:	40001280 	andmi	r1, r0, r0, lsl #5
     394:	000000a8 	andeq	r0, r0, r8, lsr #1
     398:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     39c:	07840883 	streq	r0, [r4, r3, lsl #17]
     3a0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     3a4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3a8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3ac:	0000040b 	andeq	r0, r0, fp, lsl #8
     3b0:	00000028 	andeq	r0, r0, r8, lsr #32
     3b4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     3b8:	40001328 	andmi	r1, r0, r8, lsr #6
     3bc:	000008dc 	ldrdeq	r0, [r0], -ip
     3c0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3c4:	0a850b84 	beq	fe1431dc <IRQ_STACK_BASE+0xba1431dc>
     3c8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     3cc:	06890788 	streq	r0, [r9], r8, lsl #15
     3d0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     3d4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     3d8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     3dc:	00000024 	andeq	r0, r0, r4, lsr #32
     3e0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     3e4:	40001c04 	andmi	r1, r0, r4, lsl #24
     3e8:	000000e0 	andeq	r0, r0, r0, ror #1
     3ec:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3f0:	07840883 	streq	r0, [r4, r3, lsl #17]
     3f4:	05860685 	streq	r0, [r6, #1669]	; 0x685
     3f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3fc:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     400:	0000040b 	andeq	r0, r0, fp, lsl #8
     404:	00000024 	andeq	r0, r0, r4, lsr #32
     408:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     40c:	40001ce4 	andmi	r1, r0, r4, ror #25
     410:	000000f8 	strdeq	r0, [r0], -r8
     414:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     418:	07840883 	streq	r0, [r4, r3, lsl #17]
     41c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     420:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     424:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     428:	0000040b 	andeq	r0, r0, fp, lsl #8
     42c:	0000000c 	andeq	r0, r0, ip
     430:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     434:	7c020001 	stcvc	0, cr0, [r2], {1}
     438:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     43c:	0000000c 	andeq	r0, r0, ip
     440:	0000042c 	andeq	r0, r0, ip, lsr #8
     444:	40001ddc 	ldrdmi	r1, [r0], -ip
     448:	00000018 	andeq	r0, r0, r8, lsl r0
     44c:	0000000c 	andeq	r0, r0, ip
     450:	0000042c 	andeq	r0, r0, ip, lsr #8
     454:	40001df4 	strdmi	r1, [r0], -r4
     458:	00000014 	andeq	r0, r0, r4, lsl r0
     45c:	0000000c 	andeq	r0, r0, ip
     460:	0000042c 	andeq	r0, r0, ip, lsr #8
     464:	40001e08 	andmi	r1, r0, r8, lsl #28
     468:	00000018 	andeq	r0, r0, r8, lsl r0
     46c:	0000000c 	andeq	r0, r0, ip
     470:	0000042c 	andeq	r0, r0, ip, lsr #8
     474:	40001e20 	andmi	r1, r0, r0, lsr #28
     478:	0000004c 	andeq	r0, r0, ip, asr #32
     47c:	0000000c 	andeq	r0, r0, ip
     480:	0000042c 	andeq	r0, r0, ip, lsr #8
     484:	40001e6c 	andmi	r1, r0, ip, ror #28
     488:	0000004c 	andeq	r0, r0, ip, asr #32
     48c:	00000014 	andeq	r0, r0, r4, lsl r0
     490:	0000042c 	andeq	r0, r0, ip, lsr #8
     494:	40001eb8 			; <UNDEFINED> instruction: 0x40001eb8
     498:	00000084 	andeq	r0, r0, r4, lsl #1
     49c:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     4a0:	00018502 	andeq	r8, r1, r2, lsl #10
     4a4:	00000014 	andeq	r0, r0, r4, lsl r0
     4a8:	0000042c 	andeq	r0, r0, ip, lsr #8
     4ac:	40001f3c 	andmi	r1, r0, ip, lsr pc
     4b0:	0000008c 	andeq	r0, r0, ip, lsl #1
     4b4:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     4b8:	00018502 	andeq	r8, r1, r2, lsl #10
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	0000042c 	andeq	r0, r0, ip, lsr #8
     4c4:	40001fc8 	andmi	r1, r0, r8, asr #31
     4c8:	00000048 	andeq	r0, r0, r8, asr #32
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	0000042c 	andeq	r0, r0, ip, lsr #8
     4d4:	40002010 	andmi	r2, r0, r0, lsl r0
     4d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	0000042c 	andeq	r0, r0, ip, lsr #8
     4e4:	4000202c 	andmi	r2, r0, ip, lsr #32
     4e8:	00000018 	andeq	r0, r0, r8, lsl r0
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	0000042c 	andeq	r0, r0, ip, lsr #8
     4f4:	40002044 	andmi	r2, r0, r4, asr #32
     4f8:	00000018 	andeq	r0, r0, r8, lsl r0
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     504:	7c020001 	stcvc	0, cr0, [r2], {1}
     508:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     50c:	00000028 	andeq	r0, r0, r8, lsr #32
     510:	000004fc 	strdeq	r0, [r0], -ip
     514:	4000205c 	andmi	r2, r0, ip, asr r0
     518:	000007c4 	andeq	r0, r0, r4, asr #15
     51c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     520:	0a850b84 	beq	fe143338 <IRQ_STACK_BASE+0xba143338>
     524:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     528:	06890788 	streq	r0, [r9], r8, lsl #15
     52c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     530:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     534:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     538:	0000000c 	andeq	r0, r0, ip
     53c:	000004fc 	strdeq	r0, [r0], -ip
     540:	40002820 	andmi	r2, r0, r0, lsr #16
     544:	00000004 	andeq	r0, r0, r4
     548:	0000000c 	andeq	r0, r0, ip
     54c:	000004fc 	strdeq	r0, [r0], -ip
     550:	40002824 	andmi	r2, r0, r4, lsr #16
     554:	00000068 	andeq	r0, r0, r8, rrx
     558:	0000001c 	andeq	r0, r0, ip, lsl r0
     55c:	000004fc 	strdeq	r0, [r0], -ip
     560:	4000288c 	andmi	r2, r0, ip, lsl #17
     564:	000001c8 	andeq	r0, r0, r8, asr #3
     568:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     56c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     570:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     574:	00018902 	andeq	r8, r1, r2, lsl #18
     578:	00000020 	andeq	r0, r0, r0, lsr #32
     57c:	000004fc 	strdeq	r0, [r0], -ip
     580:	40002a54 	andmi	r2, r0, r4, asr sl
     584:	0000017c 	andeq	r0, r0, ip, ror r1
     588:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     58c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     590:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     594:	8a028903 	bhi	a29a8 <IRQ_STACK_SIZE+0x9a9a8>
     598:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     59c:	00000014 	andeq	r0, r0, r4, lsl r0
     5a0:	000004fc 	strdeq	r0, [r0], -ip
     5a4:	40002bd0 	ldrdmi	r2, [r0], -r0
     5a8:	00000030 	andeq	r0, r0, r0, lsr r0
     5ac:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     5b0:	00000001 	andeq	r0, r0, r1
     5b4:	0000000c 	andeq	r0, r0, ip
     5b8:	000004fc 	strdeq	r0, [r0], -ip
     5bc:	40002c00 	andmi	r2, r0, r0, lsl #24
     5c0:	00000028 	andeq	r0, r0, r8, lsr #32
     5c4:	0000000c 	andeq	r0, r0, ip
     5c8:	000004fc 	strdeq	r0, [r0], -ip
     5cc:	40002c28 	andmi	r2, r0, r8, lsr #24
     5d0:	00000024 	andeq	r0, r0, r4, lsr #32
     5d4:	00000018 	andeq	r0, r0, r8, lsl r0
     5d8:	000004fc 	strdeq	r0, [r0], -ip
     5dc:	40002c4c 	andmi	r2, r0, ip, asr #24
     5e0:	00000088 	andeq	r0, r0, r8, lsl #1
     5e4:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     5e8:	86028503 	strhi	r8, [r2], -r3, lsl #10
     5ec:	00000001 	andeq	r0, r0, r1
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	000004fc 	strdeq	r0, [r0], -ip
     5f8:	40002cd4 	ldrdmi	r2, [r0], -r4
     5fc:	00000088 	andeq	r0, r0, r8, lsl #1
     600:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     604:	86028503 	strhi	r8, [r2], -r3, lsl #10
     608:	00000001 	andeq	r0, r0, r1
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000004fc 	strdeq	r0, [r0], -ip
     614:	40002d5c 	andmi	r2, r0, ip, asr sp
     618:	00000014 	andeq	r0, r0, r4, lsl r0
     61c:	00000020 	andeq	r0, r0, r0, lsr #32
     620:	000004fc 	strdeq	r0, [r0], -ip
     624:	40002d70 	andmi	r2, r0, r0, ror sp
     628:	000000a4 	andeq	r0, r0, r4, lsr #1
     62c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     630:	86068507 	strhi	r8, [r6], -r7, lsl #10
     634:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     638:	8a028903 	bhi	a2a4c <IRQ_STACK_SIZE+0x9aa4c>
     63c:	300e4201 	andcc	r4, lr, r1, lsl #4
     640:	00000020 	andeq	r0, r0, r0, lsr #32
     644:	000004fc 	strdeq	r0, [r0], -ip
     648:	40002e14 	andmi	r2, r0, r4, lsl lr
     64c:	0000008c 	andeq	r0, r0, ip, lsl #1
     650:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     654:	86068507 	strhi	r8, [r6], -r7, lsl #10
     658:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     65c:	8a028903 	bhi	a2a70 <IRQ_STACK_SIZE+0x9aa70>
     660:	280e4201 	stmdacs	lr, {r0, r9, lr}
     664:	0000000c 	andeq	r0, r0, ip
     668:	000004fc 	strdeq	r0, [r0], -ip
     66c:	40002ea0 	andmi	r2, r0, r0, lsr #29
     670:	00000028 	andeq	r0, r0, r8, lsr #32
     674:	0000000c 	andeq	r0, r0, ip
     678:	000004fc 	strdeq	r0, [r0], -ip
     67c:	40002ec8 	andmi	r2, r0, r8, asr #29
     680:	00000034 	andeq	r0, r0, r4, lsr r0
     684:	0000000c 	andeq	r0, r0, ip
     688:	000004fc 	strdeq	r0, [r0], -ip
     68c:	40002efc 	strdmi	r2, [r0], -ip
     690:	0000001c 	andeq	r0, r0, ip, lsl r0
     694:	0000000c 	andeq	r0, r0, ip
     698:	000004fc 	strdeq	r0, [r0], -ip
     69c:	40002f18 	andmi	r2, r0, r8, lsl pc
     6a0:	00000024 	andeq	r0, r0, r4, lsr #32
     6a4:	00000028 	andeq	r0, r0, r8, lsr #32
     6a8:	000004fc 	strdeq	r0, [r0], -ip
     6ac:	40002f3c 	andmi	r2, r0, ip, lsr pc
     6b0:	00000144 	andeq	r0, r0, r4, asr #2
     6b4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     6b8:	0a850b84 	beq	fe1434d0 <IRQ_STACK_BASE+0xba1434d0>
     6bc:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     6c0:	06890788 	streq	r0, [r9], r8, lsl #15
     6c4:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     6c8:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     6cc:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     6d0:	00000020 	andeq	r0, r0, r0, lsr #32
     6d4:	000004fc 	strdeq	r0, [r0], -ip
     6d8:	40003080 	andmi	r3, r0, r0, lsl #1
     6dc:	000003c8 	andeq	r0, r0, r8, asr #7
     6e0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6e4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6e8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6ec:	8a028903 	bhi	a2b00 <IRQ_STACK_SIZE+0x9ab00>
     6f0:	780e4201 	stmdavc	lr, {r0, r9, lr}
     6f4:	00000020 	andeq	r0, r0, r0, lsr #32
     6f8:	000004fc 	strdeq	r0, [r0], -ip
     6fc:	40003448 	andmi	r3, r0, r8, asr #8
     700:	00000174 	andeq	r0, r0, r4, ror r1
     704:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     708:	86068507 	strhi	r8, [r6], -r7, lsl #10
     70c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     710:	8a028903 	bhi	a2b24 <IRQ_STACK_SIZE+0x9ab24>
     714:	680e4201 	stmdavs	lr, {r0, r9, lr}
     718:	00000028 	andeq	r0, r0, r8, lsr #32
     71c:	000004fc 	strdeq	r0, [r0], -ip
     720:	400035bc 			; <UNDEFINED> instruction: 0x400035bc
     724:	0000021c 	andeq	r0, r0, ip, lsl r2
     728:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     72c:	0a850b84 	beq	fe143544 <IRQ_STACK_BASE+0xba143544>
     730:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     734:	06890788 	streq	r0, [r9], r8, lsl #15
     738:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     73c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     740:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     744:	0000001c 	andeq	r0, r0, ip, lsl r0
     748:	000004fc 	strdeq	r0, [r0], -ip
     74c:	400037d8 	ldrdmi	r3, [r0], -r8
     750:	00000080 	andeq	r0, r0, r0, lsl #1
     754:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     758:	86048505 	strhi	r8, [r4], -r5, lsl #10
     75c:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     760:	00000001 	andeq	r0, r0, r1
     764:	00000014 	andeq	r0, r0, r4, lsl r0
     768:	000004fc 	strdeq	r0, [r0], -ip
     76c:	40003858 	andmi	r3, r0, r8, asr r8
     770:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     774:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     778:	00000001 	andeq	r0, r0, r1
     77c:	00000028 	andeq	r0, r0, r8, lsr #32
     780:	000004fc 	strdeq	r0, [r0], -ip
     784:	40003a0c 	andmi	r3, r0, ip, lsl #20
     788:	00000238 	andeq	r0, r0, r8, lsr r2
     78c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     790:	0a850b84 	beq	fe1435a8 <IRQ_STACK_BASE+0xba1435a8>
     794:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     798:	06890788 	streq	r0, [r9], r8, lsl #15
     79c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     7a0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     7a4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     7a8:	0000001c 	andeq	r0, r0, ip, lsl r0
     7ac:	000004fc 	strdeq	r0, [r0], -ip
     7b0:	40003c44 	andmi	r3, r0, r4, asr #24
     7b4:	0000004c 	andeq	r0, r0, ip, asr #32
     7b8:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     7bc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     7c0:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     7c4:	0000040b 	andeq	r0, r0, fp, lsl #8
     7c8:	0000000c 	andeq	r0, r0, ip
     7cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7d0:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7d8:	0000000c 	andeq	r0, r0, ip
     7dc:	000007c8 	andeq	r0, r0, r8, asr #15
     7e0:	40003c90 	mulmi	r0, r0, ip
     7e4:	00000014 	andeq	r0, r0, r4, lsl r0
     7e8:	0000000c 	andeq	r0, r0, ip
     7ec:	000007c8 	andeq	r0, r0, r8, asr #15
     7f0:	40003ca4 	andmi	r3, r0, r4, lsr #25
     7f4:	00000014 	andeq	r0, r0, r4, lsl r0
     7f8:	0000000c 	andeq	r0, r0, ip
     7fc:	000007c8 	andeq	r0, r0, r8, asr #15
     800:	40003cb8 			; <UNDEFINED> instruction: 0x40003cb8
     804:	00000018 	andeq	r0, r0, r8, lsl r0
     808:	0000000c 	andeq	r0, r0, ip
     80c:	000007c8 	andeq	r0, r0, r8, asr #15
     810:	40003cd0 	ldrdmi	r3, [r0], -r0
     814:	0000001c 	andeq	r0, r0, ip, lsl r0
     818:	0000000c 	andeq	r0, r0, ip
     81c:	000007c8 	andeq	r0, r0, r8, asr #15
     820:	40003cec 	andmi	r3, r0, ip, ror #25
     824:	00000030 	andeq	r0, r0, r0, lsr r0
     828:	00000020 	andeq	r0, r0, r0, lsr #32
     82c:	000007c8 	andeq	r0, r0, r8, asr #15
     830:	40003d1c 	andmi	r3, r0, ip, lsl sp
     834:	000000a8 	andeq	r0, r0, r8, lsr #1
     838:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     83c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     840:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     844:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     848:	0000040b 	andeq	r0, r0, fp, lsl #8
     84c:	0000000c 	andeq	r0, r0, ip
     850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     854:	7c020001 	stcvc	0, cr0, [r2], {1}
     858:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     85c:	0000000c 	andeq	r0, r0, ip
     860:	0000084c 	andeq	r0, r0, ip, asr #16
     864:	40003dc4 	andmi	r3, r0, r4, asr #27
     868:	00000024 	andeq	r0, r0, r4, lsr #32
     86c:	0000000c 	andeq	r0, r0, ip
     870:	0000084c 	andeq	r0, r0, ip, asr #16
     874:	40003de8 	andmi	r3, r0, r8, ror #27
     878:	0000001c 	andeq	r0, r0, ip, lsl r0
     87c:	0000000c 	andeq	r0, r0, ip
     880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     884:	7c020001 	stcvc	0, cr0, [r2], {1}
     888:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     88c:	00000024 	andeq	r0, r0, r4, lsr #32
     890:	0000087c 	andeq	r0, r0, ip, ror r8
     894:	40003e04 	andmi	r3, r0, r4, lsl #28
     898:	0000004c 	andeq	r0, r0, ip, asr #32
     89c:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     8a0:	07840883 	streq	r0, [r4, r3, lsl #17]
     8a4:	05860685 	streq	r0, [r6, #1669]	; 0x685
     8a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8ac:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     8b0:	0000040b 	andeq	r0, r0, fp, lsl #8
     8b4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8b8:	0000087c 	andeq	r0, r0, ip, ror r8
     8bc:	40003e50 	andmi	r3, r0, r0, asr lr
     8c0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8c4:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     8c8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8cc:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     8d0:	0000040b 	andeq	r0, r0, fp, lsl #8
     8d4:	0000000c 	andeq	r0, r0, ip
     8d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8dc:	7c020001 	stcvc	0, cr0, [r2], {1}
     8e0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8e4:	0000000c 	andeq	r0, r0, ip
     8e8:	000008d4 	ldrdeq	r0, [r0], -r4
     8ec:	40003f40 	andmi	r3, r0, r0, asr #30
     8f0:	0000004c 	andeq	r0, r0, ip, asr #32
     8f4:	0000000c 	andeq	r0, r0, ip
     8f8:	000008d4 	ldrdeq	r0, [r0], -r4
     8fc:	40003f8c 	andmi	r3, r0, ip, lsl #31
     900:	00000008 	andeq	r0, r0, r8
     904:	0000000c 	andeq	r0, r0, ip
     908:	000008d4 	ldrdeq	r0, [r0], -r4
     90c:	40003f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
     910:	0000000c 	andeq	r0, r0, ip
     914:	0000000c 	andeq	r0, r0, ip
     918:	000008d4 	ldrdeq	r0, [r0], -r4
     91c:	40003fa0 	andmi	r3, r0, r0, lsr #31
     920:	00000010 	andeq	r0, r0, r0, lsl r0
     924:	0000000c 	andeq	r0, r0, ip
     928:	000008d4 	ldrdeq	r0, [r0], -r4
     92c:	40003fb0 			; <UNDEFINED> instruction: 0x40003fb0
     930:	0000000c 	andeq	r0, r0, ip
     934:	00000010 	andeq	r0, r0, r0, lsl r0
     938:	000008d4 	ldrdeq	r0, [r0], -r4
     93c:	40003fbc 			; <UNDEFINED> instruction: 0x40003fbc
     940:	00000038 	andeq	r0, r0, r8, lsr r0
     944:	00080e42 	andeq	r0, r8, r2, asr #28
     948:	0000000c 	andeq	r0, r0, ip
     94c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     950:	7c020001 	stcvc	0, cr0, [r2], {1}
     954:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     958:	00000014 	andeq	r0, r0, r4, lsl r0
     95c:	00000948 	andeq	r0, r0, r8, asr #18
     960:	40003ff4 	strdmi	r3, [r0], -r4
     964:	000000a8 	andeq	r0, r0, r8, lsr #1
     968:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     96c:	00000001 	andeq	r0, r0, r1
     970:	0000001c 	andeq	r0, r0, ip, lsl r0
     974:	00000948 	andeq	r0, r0, r8, asr #18
     978:	4000409c 	mulmi	r0, ip, r0
     97c:	00000310 	andeq	r0, r0, r0, lsl r3
     980:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     984:	86058506 	strhi	r8, [r5], -r6, lsl #10
     988:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     98c:	00018902 	andeq	r8, r1, r2, lsl #18
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000948 	andeq	r0, r0, r8, asr #18
     998:	400043ac 	andmi	r4, r0, ip, lsr #7
     99c:	00000040 	andeq	r0, r0, r0, asr #32
     9a0:	0000000c 	andeq	r0, r0, ip
     9a4:	00000948 	andeq	r0, r0, r8, asr #18
     9a8:	400043ec 	andmi	r4, r0, ip, ror #7
     9ac:	00000044 	andeq	r0, r0, r4, asr #32
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	00000948 	andeq	r0, r0, r8, asr #18
     9b8:	40004430 	andmi	r4, r0, r0, lsr r4
     9bc:	00000018 	andeq	r0, r0, r8, lsl r0
     9c0:	0000000c 	andeq	r0, r0, ip
     9c4:	00000948 	andeq	r0, r0, r8, asr #18
     9c8:	40004448 	andmi	r4, r0, r8, asr #8
     9cc:	00000060 	andeq	r0, r0, r0, rrx
     9d0:	0000000c 	andeq	r0, r0, ip
     9d4:	00000948 	andeq	r0, r0, r8, asr #18
     9d8:	400044a8 	andmi	r4, r0, r8, lsr #9
     9dc:	00000068 	andeq	r0, r0, r8, rrx
     9e0:	0000000c 	andeq	r0, r0, ip
     9e4:	00000948 	andeq	r0, r0, r8, asr #18
     9e8:	40004510 	andmi	r4, r0, r0, lsl r5
     9ec:	00000060 	andeq	r0, r0, r0, rrx
     9f0:	0000000c 	andeq	r0, r0, ip
     9f4:	00000948 	andeq	r0, r0, r8, asr #18
     9f8:	40004570 	andmi	r4, r0, r0, ror r5
     9fc:	000000bc 	strheq	r0, [r0], -ip
     a00:	0000000c 	andeq	r0, r0, ip
     a04:	00000948 	andeq	r0, r0, r8, asr #18
     a08:	4000462c 	andmi	r4, r0, ip, lsr #12
     a0c:	00000068 	andeq	r0, r0, r8, rrx
     a10:	0000000c 	andeq	r0, r0, ip
     a14:	00000948 	andeq	r0, r0, r8, asr #18
     a18:	40004694 	mulmi	r0, r4, r6
     a1c:	0000006c 	andeq	r0, r0, ip, rrx
     a20:	0000000c 	andeq	r0, r0, ip
     a24:	00000948 	andeq	r0, r0, r8, asr #18
     a28:	40004700 	andmi	r4, r0, r0, lsl #14
     a2c:	00000088 	andeq	r0, r0, r8, lsl #1
     a30:	0000000c 	andeq	r0, r0, ip
     a34:	00000948 	andeq	r0, r0, r8, asr #18
     a38:	40004788 	andmi	r4, r0, r8, lsl #15
     a3c:	000000c0 	andeq	r0, r0, r0, asr #1
     a40:	00000024 	andeq	r0, r0, r4, lsr #32
     a44:	00000948 	andeq	r0, r0, r8, asr #18
     a48:	40004848 	andmi	r4, r0, r8, asr #16
     a4c:	000000e0 	andeq	r0, r0, r0, ror #1
     a50:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     a54:	07840883 	streq	r0, [r4, r3, lsl #17]
     a58:	05860685 	streq	r0, [r6, #1669]	; 0x685
     a5c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a60:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     a64:	0000040b 	andeq	r0, r0, fp, lsl #8
     a68:	0000000c 	andeq	r0, r0, ip
     a6c:	00000948 	andeq	r0, r0, r8, asr #18
     a70:	40004928 	andmi	r4, r0, r8, lsr #18
     a74:	0000008c 	andeq	r0, r0, ip, lsl #1
     a78:	0000000c 	andeq	r0, r0, ip
     a7c:	00000948 	andeq	r0, r0, r8, asr #18
     a80:	400049b4 			; <UNDEFINED> instruction: 0x400049b4
     a84:	000000cc 	andeq	r0, r0, ip, asr #1
     a88:	00000018 	andeq	r0, r0, r8, lsl r0
     a8c:	00000948 	andeq	r0, r0, r8, asr #18
     a90:	40004a80 	andmi	r4, r0, r0, lsl #21
     a94:	00000110 	andeq	r0, r0, r0, lsl r1
     a98:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     a9c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     aa0:	00000001 	andeq	r0, r0, r1
     aa4:	00000018 	andeq	r0, r0, r8, lsl r0
     aa8:	00000948 	andeq	r0, r0, r8, asr #18
     aac:	40004b90 	mulmi	r0, r0, fp
     ab0:	00000124 	andeq	r0, r0, r4, lsr #2
     ab4:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     ab8:	86028503 	strhi	r8, [r2], -r3, lsl #10
     abc:	00000001 	andeq	r0, r0, r1
     ac0:	0000000c 	andeq	r0, r0, ip
     ac4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ac8:	7c020001 	stcvc	0, cr0, [r2], {1}
     acc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ad0:	0000000c 	andeq	r0, r0, ip
     ad4:	00000ac0 	andeq	r0, r0, r0, asr #21
     ad8:	40004cb4 			; <UNDEFINED> instruction: 0x40004cb4
     adc:	00000084 	andeq	r0, r0, r4, lsl #1
     ae0:	0000001c 	andeq	r0, r0, ip, lsl r0
     ae4:	00000ac0 	andeq	r0, r0, r0, asr #21
     ae8:	40004d38 	andmi	r4, r0, r8, lsr sp
     aec:	000000b8 	strheq	r0, [r0], -r8
     af0:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     af4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     af8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     afc:	0000040b 	andeq	r0, r0, fp, lsl #8
     b00:	0000000c 	andeq	r0, r0, ip
     b04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b08:	7c020001 	stcvc	0, cr0, [r2], {1}
     b0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b10:	00000018 	andeq	r0, r0, r8, lsl r0
     b14:	00000b00 	andeq	r0, r0, r0, lsl #22
     b18:	40004df0 	strdmi	r4, [r0], -r0
     b1c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b20:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     b24:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     b28:	0000100e 	andeq	r1, r0, lr
     b2c:	0000000c 	andeq	r0, r0, ip
     b30:	00000b00 	andeq	r0, r0, r0, lsl #22
     b34:	40004ec0 	andmi	r4, r0, r0, asr #29
     b38:	00000054 	andeq	r0, r0, r4, asr r0
     b3c:	00000014 	andeq	r0, r0, r4, lsl r0
     b40:	00000b00 	andeq	r0, r0, r0, lsl #22
     b44:	40004f14 	andmi	r4, r0, r4, lsl pc
     b48:	0000006c 	andeq	r0, r0, ip, rrx
     b4c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     b50:	00000001 	andeq	r0, r0, r1
     b54:	00000024 	andeq	r0, r0, r4, lsr #32
     b58:	00000b00 	andeq	r0, r0, r0, lsl #22
     b5c:	40004f80 	andmi	r4, r0, r0, lsl #31
     b60:	00000098 	muleq	r0, r8, r0
     b64:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     b68:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     b6c:	01830282 	orreq	r0, r3, r2, lsl #5
     b70:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     b74:	068e078d 	streq	r0, [lr], sp, lsl #15
     b78:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	00000b00 	andeq	r0, r0, r0, lsl #22
     b84:	40005018 	andmi	r5, r0, r8, lsl r0
     b88:	00000028 	andeq	r0, r0, r8, lsr #32
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b00 	andeq	r0, r0, r0, lsl #22
     b94:	40005040 	andmi	r5, r0, r0, asr #32
     b98:	0000001c 	andeq	r0, r0, ip, lsl r0
     b9c:	00000024 	andeq	r0, r0, r4, lsr #32
     ba0:	00000b00 	andeq	r0, r0, r0, lsl #22
     ba4:	4000505c 	andmi	r5, r0, ip, asr r0
     ba8:	000000cc 	andeq	r0, r0, ip, asr #1
     bac:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     bb0:	07850884 	streq	r0, [r5, r4, lsl #17]
     bb4:	05870686 	streq	r0, [r7, #1670]	; 0x686
     bb8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     bbc:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     bc0:	0000040b 	andeq	r0, r0, fp, lsl #8
     bc4:	00000024 	andeq	r0, r0, r4, lsr #32
     bc8:	00000b00 	andeq	r0, r0, r0, lsl #22
     bcc:	40005128 	andmi	r5, r0, r8, lsr #2
     bd0:	000000f8 	strdeq	r0, [r0], -r8
     bd4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     bd8:	07850884 	streq	r0, [r5, r4, lsl #17]
     bdc:	05870686 	streq	r0, [r7, #1670]	; 0x686
     be0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     be4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     be8:	0000040b 	andeq	r0, r0, fp, lsl #8
     bec:	00000024 	andeq	r0, r0, r4, lsr #32
     bf0:	00000b00 	andeq	r0, r0, r0, lsl #22
     bf4:	40005220 	andmi	r5, r0, r0, lsr #4
     bf8:	000001fc 	strdeq	r0, [r0], -ip
     bfc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c00:	07850884 	streq	r0, [r5, r4, lsl #17]
     c04:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c08:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c0c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     c10:	0000040b 	andeq	r0, r0, fp, lsl #8
     c14:	0000000c 	andeq	r0, r0, ip
     c18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c1c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c20:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c24:	00000014 	andeq	r0, r0, r4, lsl r0
     c28:	00000c14 	andeq	r0, r0, r4, lsl ip
     c2c:	400059dc 	ldrdmi	r5, [r0], -ip
     c30:	00000018 	andeq	r0, r0, r8, lsl r0
     c34:	83080e42 	movwhi	r0, #36418	; 0x8e42
     c38:	00018e02 	andeq	r8, r1, r2, lsl #28
     c3c:	00000014 	andeq	r0, r0, r4, lsl r0
     c40:	00000c14 	andeq	r0, r0, r4, lsl ip
     c44:	400059f4 	strdmi	r5, [r0], -r4
     c48:	00000018 	andeq	r0, r0, r8, lsl r0
     c4c:	83080e42 	movwhi	r0, #36418	; 0x8e42
     c50:	00018e02 	andeq	r8, r1, r2, lsl #28
     c54:	0000000c 	andeq	r0, r0, ip
     c58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c5c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c60:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c64:	0000000c 	andeq	r0, r0, ip
     c68:	00000c54 	andeq	r0, r0, r4, asr ip
     c6c:	40005a0c 	andmi	r5, r0, ip, lsl #20
     c70:	00000060 	andeq	r0, r0, r0, rrx
     c74:	0000000c 	andeq	r0, r0, ip
     c78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c84:	00000024 	andeq	r0, r0, r4, lsr #32
     c88:	00000c74 	andeq	r0, r0, r4, ror ip
     c8c:	40005a6c 	andmi	r5, r0, ip, ror #20
     c90:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c94:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     c98:	86088509 	strhi	r8, [r8], -r9, lsl #10
     c9c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ca0:	8a048905 	bhi	1230bc <IRQ_STACK_SIZE+0x11b0bc>
     ca4:	8e028b03 	vmlahi.f64	d8, d2, d3
     ca8:	380e4401 	stmdacc	lr, {r0, sl, lr}
     cac:	00000014 	andeq	r0, r0, r4, lsl r0
     cb0:	00000c74 	andeq	r0, r0, r4, ror ip
     cb4:	40005c3c 	andmi	r5, r0, ip, lsr ip
     cb8:	00000028 	andeq	r0, r0, r8, lsr #32
     cbc:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     cc0:	00000001 	andeq	r0, r0, r1
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ccc:	7c020001 	stcvc	0, cr0, [r2], {1}
     cd0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cd4:	00000018 	andeq	r0, r0, r8, lsl r0
     cd8:	00000cc4 	andeq	r0, r0, r4, asr #25
     cdc:	40005c64 	andmi	r5, r0, r4, ror #24
     ce0:	00000050 	andeq	r0, r0, r0, asr r0
     ce4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     ce8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     cec:	780e4201 	stmdavc	lr, {r0, r9, lr}
     cf0:	00000014 	andeq	r0, r0, r4, lsl r0
     cf4:	00000cc4 	andeq	r0, r0, r4, asr #25
     cf8:	40005cb4 			; <UNDEFINED> instruction: 0x40005cb4
     cfc:	00000028 	andeq	r0, r0, r8, lsr #32
     d00:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     d04:	00000001 	andeq	r0, r0, r1
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d10:	7c020001 	stcvc	0, cr0, [r2], {1}
     d14:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d18:	00000028 	andeq	r0, r0, r8, lsr #32
     d1c:	00000d08 	andeq	r0, r0, r8, lsl #26
     d20:	40005cdc 	ldrdmi	r5, [r0], -ip
     d24:	00001f0c 	andeq	r1, r0, ip, lsl #30
     d28:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d2c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d30:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d34:	8a048905 	bhi	123150 <IRQ_STACK_SIZE+0x11b150>
     d38:	8e028b03 	vmlahi.f64	d8, d2, d3
     d3c:	b00e4201 	andlt	r4, lr, r1, lsl #4
     d40:	00000002 	andeq	r0, r0, r2
     d44:	0000000c 	andeq	r0, r0, ip
     d48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d4c:	7c020001 	stcvc	0, cr0, [r2], {1}
     d50:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d54:	00000024 	andeq	r0, r0, r4, lsr #32
     d58:	00000d44 	andeq	r0, r0, r4, asr #26
     d5c:	40007be8 	andmi	r7, r0, r8, ror #23
     d60:	000001e0 	andeq	r0, r0, r0, ror #3
     d64:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d68:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d6c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d70:	8a048905 	bhi	12318c <IRQ_STACK_SIZE+0x11b18c>
     d74:	8e028b03 	vmlahi.f64	d8, d2, d3
     d78:	300e4a01 	andcc	r4, lr, r1, lsl #20
     d7c:	00000028 	andeq	r0, r0, r8, lsr #32
     d80:	00000d44 	andeq	r0, r0, r4, asr #26
     d84:	40007dc8 	andmi	r7, r0, r8, asr #27
     d88:	000016f4 	strdeq	r1, [r0], -r4
     d8c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d90:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d94:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d98:	8a048905 	bhi	1231b4 <IRQ_STACK_SIZE+0x11b1b4>
     d9c:	8e028b03 	vmlahi.f64	d8, d2, d3
     da0:	980e4401 	stmdals	lr, {r0, sl, lr}
     da4:	00000001 	andeq	r0, r0, r1
     da8:	0000000c 	andeq	r0, r0, ip
     dac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     db0:	7c020001 	stcvc	0, cr0, [r2], {1}
     db4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     db8:	00000014 	andeq	r0, r0, r4, lsl r0
     dbc:	00000da8 	andeq	r0, r0, r8, lsr #27
     dc0:	400094c0 	andmi	r9, r0, r0, asr #9
     dc4:	00000070 	andeq	r0, r0, r0, ror r0
     dc8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     dcc:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd0:	0000000c 	andeq	r0, r0, ip
     dd4:	00000da8 	andeq	r0, r0, r8, lsr #27
     dd8:	40009530 	andmi	r9, r0, r0, lsr r5
     ddc:	0000000c 	andeq	r0, r0, ip
     de0:	0000000c 	andeq	r0, r0, ip
     de4:	00000da8 	andeq	r0, r0, r8, lsr #27
     de8:	4000953c 	andmi	r9, r0, ip, lsr r5
     dec:	00000010 	andeq	r0, r0, r0, lsl r0
     df0:	0000000c 	andeq	r0, r0, ip
     df4:	00000da8 	andeq	r0, r0, r8, lsr #27
     df8:	4000954c 	andmi	r9, r0, ip, asr #10
     dfc:	0000000c 	andeq	r0, r0, ip
     e00:	0000000c 	andeq	r0, r0, ip
     e04:	00000da8 	andeq	r0, r0, r8, lsr #27
     e08:	40009558 	andmi	r9, r0, r8, asr r5
     e0c:	00000008 	andeq	r0, r0, r8
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	00000da8 	andeq	r0, r0, r8, lsr #27
     e18:	40009560 	andmi	r9, r0, r0, ror #10
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	00000da8 	andeq	r0, r0, r8, lsr #27
     e28:	4000956c 	andmi	r9, r0, ip, ror #10
     e2c:	00000018 	andeq	r0, r0, r8, lsl r0
     e30:	0000000c 	andeq	r0, r0, ip
     e34:	00000da8 	andeq	r0, r0, r8, lsr #27
     e38:	40009584 	andmi	r9, r0, r4, lsl #11
     e3c:	0000000c 	andeq	r0, r0, ip
     e40:	0000000c 	andeq	r0, r0, ip
     e44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e48:	7c020001 	stcvc	0, cr0, [r2], {1}
     e4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e50:	00000024 	andeq	r0, r0, r4, lsr #32
     e54:	00000e40 	andeq	r0, r0, r0, asr #28
     e58:	40009590 	mulmi	r0, r0, r5
     e5c:	0000072c 	andeq	r0, r0, ip, lsr #14
     e60:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e64:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e68:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e6c:	8a048905 	bhi	123288 <IRQ_STACK_SIZE+0x11b288>
     e70:	8e028b03 	vmlahi.f64	d8, d2, d3
     e74:	300e5801 	andcc	r5, lr, r1, lsl #16
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e80:	7c020001 	stcvc	0, cr0, [r2], {1}
     e84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e88:	00000018 	andeq	r0, r0, r8, lsl r0
     e8c:	00000e78 	andeq	r0, r0, r8, ror lr
     e90:	40009cbc 			; <UNDEFINED> instruction: 0x40009cbc
     e94:	00000114 	andeq	r0, r0, r4, lsl r1
     e98:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     e9c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     ea0:	00000001 	andeq	r0, r0, r1
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eac:	7c020001 	stcvc	0, cr0, [r2], {1}
     eb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb4:	00000018 	andeq	r0, r0, r8, lsl r0
     eb8:	00000ea4 	andeq	r0, r0, r4, lsr #29
     ebc:	40009dd0 	ldrdmi	r9, [r0], -r0
     ec0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ec4:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     ec8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ecc:	00018702 	andeq	r8, r1, r2, lsl #14
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ed8:	7c020001 	stcvc	0, cr0, [r2], {1}
     edc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ee8:	40009ec0 	andmi	r9, r0, r0, asr #29
     eec:	00000004 	andeq	r0, r0, r4
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ef8:	40009ec4 	andmi	r9, r0, r4, asr #29
     efc:	00000004 	andeq	r0, r0, r4
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f08:	7c020001 	stcvc	0, cr0, [r2], {1}
     f0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f10:	00000018 	andeq	r0, r0, r8, lsl r0
     f14:	00000f00 	andeq	r0, r0, r0, lsl #30
     f18:	40009ec8 	andmi	r9, r0, r8, asr #29
     f1c:	0000008c 	andeq	r0, r0, ip, lsl #1
     f20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
     f24:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f28:	00018e02 	andeq	r8, r1, r2, lsl #28
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000f00 	andeq	r0, r0, r0, lsl #30
     f34:	40009f54 	andmi	r9, r0, r4, asr pc
     f38:	0000001c 	andeq	r0, r0, ip, lsl r0
     f3c:	00000020 	andeq	r0, r0, r0, lsr #32
     f40:	00000f00 	andeq	r0, r0, r0, lsl #30
     f44:	40009f70 	andmi	r9, r0, r0, ror pc
     f48:	000000dc 	ldrdeq	r0, [r0], -ip
     f4c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     f50:	86068507 	strhi	r8, [r6], -r7, lsl #10
     f54:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     f58:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     f5c:	280e4401 	stmdacs	lr, {r0, sl, lr}
     f60:	00000020 	andeq	r0, r0, r0, lsr #32
     f64:	00000f00 	andeq	r0, r0, r0, lsl #30
     f68:	4000a04c 	andmi	sl, r0, ip, asr #32
     f6c:	000000e8 	andeq	r0, r0, r8, ror #1
     f70:	83200e42 	teqhi	r0, #1056	; 0x420
     f74:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     f78:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     f7c:	89038804 	stmdbhi	r3, {r2, fp, pc}
     f80:	00018e02 	andeq	r8, r1, r2, lsl #28
     f84:	0000000c 	andeq	r0, r0, ip
     f88:	00000f00 	andeq	r0, r0, r0, lsl #30
     f8c:	4000a134 	andmi	sl, r0, r4, lsr r1
     f90:	0000005c 	andeq	r0, r0, ip, asr r0
     f94:	0000000c 	andeq	r0, r0, ip
     f98:	00000f00 	andeq	r0, r0, r0, lsl #30
     f9c:	4000a190 	mulmi	r0, r0, r1
     fa0:	00000094 	muleq	r0, r4, r0
     fa4:	00000014 	andeq	r0, r0, r4, lsl r0
     fa8:	00000f00 	andeq	r0, r0, r0, lsl #30
     fac:	4000a224 	andmi	sl, r0, r4, lsr #4
     fb0:	00000024 	andeq	r0, r0, r4, lsr #32
     fb4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     fb8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fbc:	00000024 	andeq	r0, r0, r4, lsr #32
     fc0:	00000f00 	andeq	r0, r0, r0, lsl #30
     fc4:	4000a248 	andmi	sl, r0, r8, asr #4
     fc8:	000001e8 	andeq	r0, r0, r8, ror #3
     fcc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     fd0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     fd4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     fd8:	8a048905 	bhi	1233f4 <IRQ_STACK_SIZE+0x11b3f4>
     fdc:	8e028b03 	vmlahi.f64	d8, d2, d3
     fe0:	380e4801 	stmdacc	lr, {r0, fp, lr}
     fe4:	0000001c 	andeq	r0, r0, ip, lsl r0
     fe8:	00000f00 	andeq	r0, r0, r0, lsl #30
     fec:	4000a430 	andmi	sl, r0, r0, lsr r4
     ff0:	00000104 	andeq	r0, r0, r4, lsl #2
     ff4:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     ff8:	86058506 	strhi	r8, [r5], -r6, lsl #10
     ffc:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1000:	00018e02 	andeq	r8, r1, r2, lsl #28
    1004:	00000020 	andeq	r0, r0, r0, lsr #32
    1008:	00000f00 	andeq	r0, r0, r0, lsl #30
    100c:	4000a534 	andmi	sl, r0, r4, lsr r5
    1010:	0000010c 	andeq	r0, r0, ip, lsl #2
    1014:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1018:	86078508 	strhi	r8, [r7], -r8, lsl #10
    101c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1020:	8a038904 	bhi	e3438 <IRQ_STACK_SIZE+0xdb438>
    1024:	00018e02 	andeq	r8, r1, r2, lsl #28
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1030:	4000a640 	andmi	sl, r0, r0, asr #12
    1034:	00000060 	andeq	r0, r0, r0, rrx
    1038:	00000020 	andeq	r0, r0, r0, lsr #32
    103c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1040:	4000a6a0 	andmi	sl, r0, r0, lsr #13
    1044:	00000144 	andeq	r0, r0, r4, asr #2
    1048:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    104c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1050:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1054:	8a038904 	bhi	e346c <IRQ_STACK_SIZE+0xdb46c>
    1058:	00018e02 	andeq	r8, r1, r2, lsl #28
    105c:	0000000c 	andeq	r0, r0, ip
    1060:	00000f00 	andeq	r0, r0, r0, lsl #30
    1064:	4000a7e4 	andmi	sl, r0, r4, ror #15
    1068:	00000064 	andeq	r0, r0, r4, rrx
    106c:	00000018 	andeq	r0, r0, r8, lsl r0
    1070:	00000f00 	andeq	r0, r0, r0, lsl #30
    1074:	4000a848 	andmi	sl, r0, r8, asr #16
    1078:	000000d4 	ldrdeq	r0, [r0], -r4
    107c:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1080:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1084:	00018e02 	andeq	r8, r1, r2, lsl #28
    1088:	00000020 	andeq	r0, r0, r0, lsr #32
    108c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1090:	4000a91c 	andmi	sl, r0, ip, lsl r9
    1094:	0000010c 	andeq	r0, r0, ip, lsl #2
    1098:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    109c:	86058506 	strhi	r8, [r5], -r6, lsl #10
    10a0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    10a4:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    10a8:	0000200e 	andeq	r2, r0, lr
    10ac:	0000001c 	andeq	r0, r0, ip, lsl r0
    10b0:	00000f00 	andeq	r0, r0, r0, lsl #30
    10b4:	4000aa28 	andmi	sl, r0, r8, lsr #20
    10b8:	00000088 	andeq	r0, r0, r8, lsl #1
    10bc:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    10c0:	86048505 	strhi	r8, [r4], -r5, lsl #10
    10c4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    10c8:	200e4201 	andcs	r4, lr, r1, lsl #4
    10cc:	00000014 	andeq	r0, r0, r4, lsl r0
    10d0:	00000f00 	andeq	r0, r0, r0, lsl #30
    10d4:	4000aab0 			; <UNDEFINED> instruction: 0x4000aab0
    10d8:	00000058 	andeq	r0, r0, r8, asr r0
    10dc:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    10e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10e4:	00000014 	andeq	r0, r0, r4, lsl r0
    10e8:	00000f00 	andeq	r0, r0, r0, lsl #30
    10ec:	4000ab08 	andmi	sl, r0, r8, lsl #22
    10f0:	00000070 	andeq	r0, r0, r0, ror r0
    10f4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    10f8:	00018502 	andeq	r8, r1, r2, lsl #10
    10fc:	0000000c 	andeq	r0, r0, ip
    1100:	00000f00 	andeq	r0, r0, r0, lsl #30
    1104:	4000ab78 	andmi	sl, r0, r8, ror fp
    1108:	0000007c 	andeq	r0, r0, ip, ror r0
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1114:	7c020001 	stcvc	0, cr0, [r2], {1}
    1118:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    111c:	0000000c 	andeq	r0, r0, ip
    1120:	0000110c 	andeq	r1, r0, ip, lsl #2
    1124:	4000abf4 	strdmi	sl, [r0], -r4
    1128:	0000006c 	andeq	r0, r0, ip, rrx
    112c:	0000000c 	andeq	r0, r0, ip
    1130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1134:	7c020001 	stcvc	0, cr0, [r2], {1}
    1138:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    113c:	00000018 	andeq	r0, r0, r8, lsl r0
    1140:	0000112c 	andeq	r1, r0, ip, lsr #2
    1144:	4000ac60 	andmi	sl, r0, r0, ror #24
    1148:	00000044 	andeq	r0, r0, r4, asr #32
    114c:	83100e42 	tsthi	r0, #1056	; 0x420
    1150:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1154:	00018e02 	andeq	r8, r1, r2, lsl #28
    1158:	0000000c 	andeq	r0, r0, ip
    115c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1160:	7c020001 	stcvc	0, cr0, [r2], {1}
    1164:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1168:	00000024 	andeq	r0, r0, r4, lsr #32
    116c:	00001158 	andeq	r1, r0, r8, asr r1
    1170:	4000aed4 	ldrdmi	sl, [r0], -r4
    1174:	000001ac 	andeq	r0, r0, ip, lsr #3
    1178:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    117c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1180:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1184:	8a048905 	bhi	1235a0 <IRQ_STACK_SIZE+0x11b5a0>
    1188:	8e028b03 	vmlahi.f64	d8, d2, d3
    118c:	300e4601 	andcc	r4, lr, r1, lsl #12
    1190:	00000028 	andeq	r0, r0, r8, lsr #32
    1194:	00001158 	andeq	r1, r0, r8, asr r1
    1198:	4000b080 	andmi	fp, r0, r0, lsl #1
    119c:	000010e0 	andeq	r1, r0, r0, ror #1
    11a0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11a4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11a8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11ac:	8a048905 	bhi	1235c8 <IRQ_STACK_SIZE+0x11b5c8>
    11b0:	8e028b03 	vmlahi.f64	d8, d2, d3
    11b4:	e80e4201 	stmda	lr, {r0, r9, lr}
    11b8:	00000001 	andeq	r0, r0, r1
    11bc:	0000000c 	andeq	r0, r0, ip
    11c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    11c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11cc:	00000014 	andeq	r0, r0, r4, lsl r0
    11d0:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    11d4:	4000c160 	andmi	ip, r0, r0, ror #2
    11d8:	0000009c 	muleq	r0, ip, r0
    11dc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    11e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    11e4:	0000000c 	andeq	r0, r0, ip
    11e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    11f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    11f8:	000011e4 	andeq	r1, r0, r4, ror #3
    11fc:	4000c1fc 	strdmi	ip, [r0], -ip	; <UNPREDICTABLE>
    1200:	00000100 	andeq	r0, r0, r0, lsl #2
    1204:	83180e42 	tsthi	r8, #1056	; 0x420
    1208:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    120c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1210:	00018e02 	andeq	r8, r1, r2, lsl #28
    1214:	0000001c 	andeq	r0, r0, ip, lsl r0
    1218:	000011e4 	andeq	r1, r0, r4, ror #3
    121c:	4000c2fc 	strdmi	ip, [r0], -ip	; <UNPREDICTABLE>
    1220:	0000026c 	andeq	r0, r0, ip, ror #4
    1224:	83180e42 	tsthi	r8, #1056	; 0x420
    1228:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    122c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1230:	00018e02 	andeq	r8, r1, r2, lsl #28
    1234:	0000000c 	andeq	r0, r0, ip
    1238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    123c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1240:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1244:	00000018 	andeq	r0, r0, r8, lsl r0
    1248:	00001234 	andeq	r1, r0, r4, lsr r2
    124c:	4000c568 	andmi	ip, r0, r8, ror #10
    1250:	00000134 	andeq	r0, r0, r4, lsr r1
    1254:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    1258:	86038504 	strhi	r8, [r3], -r4, lsl #10
    125c:	00018702 	andeq	r8, r1, r2, lsl #14
    1260:	0000000c 	andeq	r0, r0, ip
    1264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1268:	7c020001 	stcvc	0, cr0, [r2], {1}
    126c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1270:	00000018 	andeq	r0, r0, r8, lsl r0
    1274:	00001260 	andeq	r1, r0, r0, ror #4
    1278:	4000c69c 	mulmi	r0, ip, r6
    127c:	000000f4 	strdeq	r0, [r0], -r4
    1280:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    1284:	86028503 	strhi	r8, [r2], -r3, lsl #10
    1288:	00000001 	andeq	r0, r0, r1
    128c:	0000000c 	andeq	r0, r0, ip
    1290:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1294:	7c020001 	stcvc	0, cr0, [r2], {1}
    1298:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    129c:	00000024 	andeq	r0, r0, r4, lsr #32
    12a0:	0000128c 	andeq	r1, r0, ip, lsl #5
    12a4:	4000c790 	mulmi	r0, r0, r7
    12a8:	0000056c 	andeq	r0, r0, ip, ror #10
    12ac:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    12b0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    12b4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    12b8:	8a048905 	bhi	1236d4 <IRQ_STACK_SIZE+0x11b6d4>
    12bc:	8e028b03 	vmlahi.f64	d8, d2, d3
    12c0:	300e4401 	andcc	r4, lr, r1, lsl #8
    12c4:	0000000c 	andeq	r0, r0, ip
    12c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12cc:	7c020001 	stcvc	0, cr0, [r2], {1}
    12d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12d4:	00000018 	andeq	r0, r0, r8, lsl r0
    12d8:	000012c4 	andeq	r1, r0, r4, asr #5
    12dc:	4000ccfc 	strdmi	ip, [r0], -ip	; <UNPREDICTABLE>
    12e0:	0000002c 	andeq	r0, r0, ip, lsr #32
    12e4:	83100e42 	tsthi	r0, #1056	; 0x420
    12e8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    12ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    12f0:	00000018 	andeq	r0, r0, r8, lsl r0
    12f4:	000012c4 	andeq	r1, r0, r4, asr #5
    12f8:	4000cd28 	andmi	ip, r0, r8, lsr #26
    12fc:	00000108 	andeq	r0, r0, r8, lsl #2
    1300:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    1304:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1308:	00018e02 	andeq	r8, r1, r2, lsl #28
    130c:	0000000c 	andeq	r0, r0, ip
    1310:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1314:	7c010001 	stcvc	0, cr0, [r1], {1}
    1318:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    131c:	0000000c 	andeq	r0, r0, ip
    1320:	0000130c 	andeq	r1, r0, ip, lsl #6
    1324:	4000ce30 	andmi	ip, r0, r0, lsr lr
    1328:	000000f4 	strdeq	r0, [r0], -r4
    132c:	0000000c 	andeq	r0, r0, ip
    1330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1334:	7c010001 	stcvc	0, cr0, [r1], {1}
    1338:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    133c:	00000014 	andeq	r0, r0, r4, lsl r0
    1340:	0000132c 	andeq	r1, r0, ip, lsr #6
    1344:	4000d9a0 	andmi	sp, r0, r0, lsr #19
    1348:	0000003c 	andeq	r0, r0, ip, lsr r0
    134c:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    1350:	00000010 	andeq	r0, r0, r0, lsl r0
    1354:	0000000c 	andeq	r0, r0, ip
    1358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    135c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1360:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1364:	00000020 	andeq	r0, r0, r0, lsr #32
    1368:	00001354 	andeq	r1, r0, r4, asr r3
    136c:	4000d9dc 	ldrdmi	sp, [r0], -ip
    1370:	00000044 	andeq	r0, r0, r4, asr #32
    1374:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1378:	86078508 	strhi	r8, [r7], -r8, lsl #10
    137c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1380:	8a038904 	bhi	e3798 <IRQ_STACK_SIZE+0xdb798>
    1384:	00018e02 	andeq	r8, r1, r2, lsl #28
    1388:	00000020 	andeq	r0, r0, r0, lsr #32
    138c:	00001354 	andeq	r1, r0, r4, asr r3
    1390:	4000da20 	andmi	sp, r0, r0, lsr #20
    1394:	00000040 	andeq	r0, r0, r0, asr #32
    1398:	83200e42 	teqhi	r0, #1056	; 0x420
    139c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    13a0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    13a4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    13a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ac:	0000000c 	andeq	r0, r0, ip
    13b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    13b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13bc:	00000024 	andeq	r0, r0, r4, lsr #32
    13c0:	000013ac 	andeq	r1, r0, ip, lsr #7
    13c4:	4000da60 	andmi	sp, r0, r0, ror #20
    13c8:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13cc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    13d0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    13d4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    13d8:	8a048905 	bhi	1237f4 <IRQ_STACK_SIZE+0x11b7f4>
    13dc:	8e028b03 	vmlahi.f64	d8, d2, d3
    13e0:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    13e4:	0000000c 	andeq	r0, r0, ip
    13e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    13f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13f4:	00000024 	andeq	r0, r0, r4, lsr #32
    13f8:	000013e4 	andeq	r1, r0, r4, ror #7
    13fc:	4000df30 	andmi	sp, r0, r0, lsr pc
    1400:	00000470 	andeq	r0, r0, r0, ror r4
    1404:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1408:	86088509 	strhi	r8, [r8], -r9, lsl #10
    140c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1410:	8a048905 	bhi	12382c <IRQ_STACK_SIZE+0x11b82c>
    1414:	8e028b03 	vmlahi.f64	d8, d2, d3
    1418:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	00000038 	andeq	r0, r0, r8, lsr r0
   c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  18:	000001ec 	andeq	r0, r0, ip, ror #3
  1c:	000002e8 	andeq	r0, r0, r8, ror #5
  20:	000002ec 	andeq	r0, r0, ip, ror #5
  24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  28:	000002f4 	strdeq	r0, [r0], -r4
  2c:	000002f8 	strdeq	r0, [r0], -r8
	...
  38:	000002e8 	andeq	r0, r0, r8, ror #5
  3c:	000002ec 	andeq	r0, r0, ip, ror #5
  40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  44:	000002f4 	strdeq	r0, [r0], -r4
  48:	000002f8 	strdeq	r0, [r0], -r8
  4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
  58:	00000420 	andeq	r0, r0, r0, lsr #8
  5c:	00000424 	andeq	r0, r0, r4, lsr #8
  60:	00000428 	andeq	r0, r0, r8, lsr #8
  64:	0000042c 	andeq	r0, r0, ip, lsr #8
  68:	00000434 	andeq	r0, r0, r4, lsr r4
  6c:	00000438 	andeq	r0, r0, r8, lsr r4
  70:	000005a4 	andeq	r0, r0, r4, lsr #11
  74:	000005a8 	andeq	r0, r0, r8, lsr #11
  78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
  7c:	000005c0 	andeq	r0, r0, r0, asr #11
  80:	000005c4 	andeq	r0, r0, r4, asr #11
  84:	000005c8 	andeq	r0, r0, r8, asr #11
  88:	000005cc 	andeq	r0, r0, ip, asr #11
  8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  90:	000005e8 	andeq	r0, r0, r8, ror #11
  94:	000005f8 	strdeq	r0, [r0], -r8
  98:	000005fc 	strdeq	r0, [r0], -ip
  9c:	00000600 	andeq	r0, r0, r0, lsl #12
  a0:	00000618 	andeq	r0, r0, r8, lsl r6
  a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
  b0:	00000424 	andeq	r0, r0, r4, lsr #8
  b4:	00000428 	andeq	r0, r0, r8, lsr #8
  b8:	0000042c 	andeq	r0, r0, ip, lsr #8
  bc:	00000434 	andeq	r0, r0, r4, lsr r4
  c0:	00000438 	andeq	r0, r0, r8, lsr r4
  c4:	00000444 	andeq	r0, r0, r4, asr #8
  c8:	00000464 	andeq	r0, r0, r4, ror #8
  cc:	0000046c 	andeq	r0, r0, ip, ror #8
  d0:	0000047c 	andeq	r0, r0, ip, ror r4
  d4:	00000480 	andeq	r0, r0, r0, lsl #9
  d8:	00000484 	andeq	r0, r0, r4, lsl #9
  dc:	00000488 	andeq	r0, r0, r8, lsl #9
  e0:	000004a0 	andeq	r0, r0, r0, lsr #9
  e4:	000004ac 	andeq	r0, r0, ip, lsr #9
  e8:	000004e4 	andeq	r0, r0, r4, ror #9
  ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
  f8:	00000444 	andeq	r0, r0, r4, asr #8
  fc:	00000454 	andeq	r0, r0, r4, asr r4
 100:	0000046c 	andeq	r0, r0, ip, ror #8
 104:	00000470 	andeq	r0, r0, r0, ror r4
 108:	00000478 	andeq	r0, r0, r8, ror r4
 10c:	0000047c 	andeq	r0, r0, ip, ror r4
 110:	00000488 	andeq	r0, r0, r8, lsl #9
 114:	00000490 	muleq	r0, r0, r4
 118:	000004ac 	andeq	r0, r0, ip, lsr #9
 11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 128:	000004e8 	andeq	r0, r0, r8, ror #9
 12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
 138:	00000454 	andeq	r0, r0, r4, asr r4
 13c:	00000464 	andeq	r0, r0, r4, ror #8
 140:	00000470 	andeq	r0, r0, r0, ror r4
 144:	00000474 	andeq	r0, r0, r4, ror r4
 148:	00000480 	andeq	r0, r0, r0, lsl #9
 14c:	00000484 	andeq	r0, r0, r4, lsl #9
 150:	00000490 	muleq	r0, r0, r4
 154:	00000494 	muleq	r0, r4, r4
 158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 164:	000004c4 	andeq	r0, r0, r4, asr #9
 168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 16c:	000004f4 	strdeq	r0, [r0], -r4
 170:	000004f8 	strdeq	r0, [r0], -r8
 174:	000004fc 	strdeq	r0, [r0], -ip
	...
 180:	00000474 	andeq	r0, r0, r4, ror r4
 184:	00000478 	andeq	r0, r0, r8, ror r4
 188:	00000494 	muleq	r0, r4, r4
 18c:	00000498 	muleq	r0, r8, r4
 190:	000004c4 	andeq	r0, r0, r4, asr #9
 194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 198:	000004ec 	andeq	r0, r0, ip, ror #9
 19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a0:	00000514 	andeq	r0, r0, r4, lsl r5
 1a4:	00000520 	andeq	r0, r0, r0, lsr #10
 1a8:	00000540 	andeq	r0, r0, r0, asr #10
 1ac:	00000544 	andeq	r0, r0, r4, asr #10
 1b0:	00000548 	andeq	r0, r0, r8, asr #10
 1b4:	0000054c 	andeq	r0, r0, ip, asr #10
 1b8:	00000550 	andeq	r0, r0, r0, asr r5
 1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
 1c8:	00000498 	muleq	r0, r8, r4
 1cc:	0000049c 	muleq	r0, ip, r4
 1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1d4:	000004d8 	ldrdeq	r0, [r0], -r8
 1d8:	000004f4 	strdeq	r0, [r0], -r4
 1dc:	000004f8 	strdeq	r0, [r0], -r8
 1e0:	000004fc 	strdeq	r0, [r0], -ip
 1e4:	00000500 	andeq	r0, r0, r0, lsl #10
 1e8:	00000510 	andeq	r0, r0, r0, lsl r5
 1ec:	00000514 	andeq	r0, r0, r4, lsl r5
 1f0:	00000520 	andeq	r0, r0, r0, lsr #10
 1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
 1f8:	00000558 	andeq	r0, r0, r8, asr r5
 1fc:	0000055c 	andeq	r0, r0, ip, asr r5
 200:	00000560 	andeq	r0, r0, r0, ror #10
 204:	00000564 	andeq	r0, r0, r4, ror #10
 208:	00000570 	andeq	r0, r0, r0, ror r5
 20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
 218:	0000049c 	muleq	r0, ip, r4
 21c:	000004a0 	andeq	r0, r0, r0, lsr #9
 220:	000004d8 	ldrdeq	r0, [r0], -r8
 224:	000004dc 	ldrdeq	r0, [r0], -ip
 228:	000004e0 	andeq	r0, r0, r0, ror #9
 22c:	000004e4 	andeq	r0, r0, r4, ror #9
 230:	00000500 	andeq	r0, r0, r0, lsl #10
 234:	0000050c 	andeq	r0, r0, ip, lsl #10
 238:	0000052c 	andeq	r0, r0, ip, lsr #10
 23c:	00000538 	andeq	r0, r0, r8, lsr r5
 240:	00000578 	andeq	r0, r0, r8, ror r5
 244:	0000057c 	andeq	r0, r0, ip, ror r5
 248:	00000580 	andeq	r0, r0, r0, lsl #11
 24c:	00000584 	andeq	r0, r0, r4, lsl #11
 250:	00000588 	andeq	r0, r0, r8, lsl #11
 254:	0000058c 	andeq	r0, r0, ip, lsl #11
 258:	00000590 	muleq	r0, r0, r5
 25c:	00000594 	muleq	r0, r4, r5
 260:	000005c0 	andeq	r0, r0, r0, asr #11
 264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
 270:	000004dc 	ldrdeq	r0, [r0], -ip
 274:	000004e0 	andeq	r0, r0, r0, ror #9
 278:	00000544 	andeq	r0, r0, r4, asr #10
 27c:	00000548 	andeq	r0, r0, r8, asr #10
 280:	0000054c 	andeq	r0, r0, ip, asr #10
 284:	00000550 	andeq	r0, r0, r0, asr r5
 288:	00000554 	andeq	r0, r0, r4, asr r5
 28c:	00000558 	andeq	r0, r0, r8, asr r5
 290:	00000564 	andeq	r0, r0, r4, ror #10
 294:	00000568 	andeq	r0, r0, r8, ror #10
 298:	0000056c 	andeq	r0, r0, ip, ror #10
 29c:	00000570 	andeq	r0, r0, r0, ror r5
 2a0:	00000574 	andeq	r0, r0, r4, ror r5
 2a4:	00000578 	andeq	r0, r0, r8, ror r5
 2a8:	0000057c 	andeq	r0, r0, ip, ror r5
 2ac:	00000580 	andeq	r0, r0, r0, lsl #11
 2b0:	00000598 	muleq	r0, r8, r5
 2b4:	0000059c 	muleq	r0, ip, r5
 2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
 2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
 2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
 2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
 2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
 2dc:	00000510 	andeq	r0, r0, r0, lsl r5
 2e0:	00000538 	andeq	r0, r0, r8, lsr r5
 2e4:	00000540 	andeq	r0, r0, r0, asr #10
 2e8:	0000055c 	andeq	r0, r0, ip, asr r5
 2ec:	00000560 	andeq	r0, r0, r0, ror #10
 2f0:	00000568 	andeq	r0, r0, r8, ror #10
 2f4:	0000056c 	andeq	r0, r0, ip, ror #10
 2f8:	00000584 	andeq	r0, r0, r4, lsl #11
 2fc:	00000588 	andeq	r0, r0, r8, lsl #11
 300:	0000058c 	andeq	r0, r0, ip, lsl #11
 304:	00000590 	muleq	r0, r0, r5
 308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 310:	000005c8 	andeq	r0, r0, r8, asr #11
 314:	000005cc 	andeq	r0, r0, ip, asr #11
 318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 31c:	000005d8 	ldrdeq	r0, [r0], -r8
 320:	000005f8 	strdeq	r0, [r0], -r8
 324:	000005fc 	strdeq	r0, [r0], -ip
 328:	00000600 	andeq	r0, r0, r0, lsl #12
 32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
 338:	00000594 	muleq	r0, r4, r5
 33c:	00000598 	muleq	r0, r8, r5
 340:	0000059c 	muleq	r0, ip, r5
 344:	000005a0 	andeq	r0, r0, r0, lsr #11
 348:	000005ac 	andeq	r0, r0, ip, lsr #11
 34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 358:	000005d8 	ldrdeq	r0, [r0], -r8
 35c:	000005e8 	andeq	r0, r0, r8, ror #11
 360:	00000608 	andeq	r0, r0, r8, lsl #12
 364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
 370:	000008d4 	ldrdeq	r0, [r0], -r4
 374:	00000908 	andeq	r0, r0, r8, lsl #18
 378:	0000092c 	andeq	r0, r0, ip, lsr #18
 37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
 388:	0000095c 	andeq	r0, r0, ip, asr r9
 38c:	00000990 	muleq	r0, r0, r9
 390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
 3a0:	000009e4 	andeq	r0, r0, r4, ror #19
 3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
 3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
 3b8:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3bc:	00000e30 	andeq	r0, r0, r0, lsr lr
 3c0:	00000e50 	andeq	r0, r0, r0, asr lr
 3c4:	00001654 	andeq	r1, r0, r4, asr r6
	...
 3d0:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3d4:	00000e30 	andeq	r0, r0, r0, lsr lr
 3d8:	00000e50 	andeq	r0, r0, r0, asr lr
 3dc:	00000f18 	andeq	r0, r0, r8, lsl pc
	...
 3e8:	00001004 	andeq	r1, r0, r4
 3ec:	00001100 	andeq	r1, r0, r0, lsl #2
 3f0:	00001104 	andeq	r1, r0, r4, lsl #2
 3f4:	00001108 	andeq	r1, r0, r8, lsl #2
 3f8:	0000110c 	andeq	r1, r0, ip, lsl #2
 3fc:	00001110 	andeq	r1, r0, r0, lsl r1
	...
 408:	00001100 	andeq	r1, r0, r0, lsl #2
 40c:	00001104 	andeq	r1, r0, r4, lsl #2
 410:	00001108 	andeq	r1, r0, r8, lsl #2
 414:	0000110c 	andeq	r1, r0, ip, lsl #2
 418:	00001110 	andeq	r1, r0, r0, lsl r1
 41c:	00001130 	andeq	r1, r0, r0, lsr r1
	...
 428:	00001238 	andeq	r1, r0, r8, lsr r2
 42c:	0000123c 	andeq	r1, r0, ip, lsr r2
 430:	00001240 	andeq	r1, r0, r0, asr #4
 434:	00001244 	andeq	r1, r0, r4, asr #4
 438:	0000124c 	andeq	r1, r0, ip, asr #4
 43c:	00001250 	andeq	r1, r0, r0, asr r2
 440:	000013cc 	andeq	r1, r0, ip, asr #7
 444:	000013d0 	ldrdeq	r1, [r0], -r0
 448:	000013d4 	ldrdeq	r1, [r0], -r4
 44c:	000013d8 	ldrdeq	r1, [r0], -r8
 450:	000013dc 	ldrdeq	r1, [r0], -ip
 454:	000013e0 	andeq	r1, r0, r0, ror #7
 458:	000013e4 	andeq	r1, r0, r4, ror #7
 45c:	000013e8 	andeq	r1, r0, r8, ror #7
 460:	00001404 	andeq	r1, r0, r4, lsl #8
 464:	00001414 	andeq	r1, r0, r4, lsl r4
 468:	0000141c 	andeq	r1, r0, ip, lsl r4
 46c:	00001420 	andeq	r1, r0, r0, lsr #8
 470:	00001430 	andeq	r1, r0, r0, lsr r4
 474:	00001444 	andeq	r1, r0, r4, asr #8
	...
 480:	0000123c 	andeq	r1, r0, ip, lsr r2
 484:	00001240 	andeq	r1, r0, r0, asr #4
 488:	00001244 	andeq	r1, r0, r4, asr #4
 48c:	0000124c 	andeq	r1, r0, ip, asr #4
 490:	00001250 	andeq	r1, r0, r0, asr r2
 494:	0000125c 	andeq	r1, r0, ip, asr r2
 498:	0000127c 	andeq	r1, r0, ip, ror r2
 49c:	00001284 	andeq	r1, r0, r4, lsl #5
 4a0:	000012ac 	andeq	r1, r0, ip, lsr #5
 4a4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 4a8:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 4ac:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4b0:	000012e0 	andeq	r1, r0, r0, ror #5
 4b4:	000012e4 	andeq	r1, r0, r4, ror #5
 4b8:	000012e8 	andeq	r1, r0, r8, ror #5
 4bc:	000012ec 	andeq	r1, r0, ip, ror #5
 4c0:	000012f0 	strdeq	r1, [r0], -r0
 4c4:	000012f4 	strdeq	r1, [r0], -r4
	...
 4d0:	0000125c 	andeq	r1, r0, ip, asr r2
 4d4:	0000126c 	andeq	r1, r0, ip, ror #4
 4d8:	00001284 	andeq	r1, r0, r4, lsl #5
 4dc:	00001288 	andeq	r1, r0, r8, lsl #5
 4e0:	00001290 	muleq	r0, r0, r2
 4e4:	00001298 	muleq	r0, r8, r2
 4e8:	000012a8 	andeq	r1, r0, r8, lsr #5
 4ec:	000012ac 	andeq	r1, r0, ip, lsr #5
 4f0:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4f4:	000012c4 	andeq	r1, r0, r4, asr #5
 4f8:	000012f8 	strdeq	r1, [r0], -r8
 4fc:	000012fc 	strdeq	r1, [r0], -ip
 500:	00001300 	andeq	r1, r0, r0, lsl #6
 504:	00001304 	andeq	r1, r0, r4, lsl #6
	...
 510:	0000126c 	andeq	r1, r0, ip, ror #4
 514:	0000127c 	andeq	r1, r0, ip, ror r2
 518:	00001288 	andeq	r1, r0, r8, lsl #5
 51c:	0000128c 	andeq	r1, r0, ip, lsl #5
 520:	00001298 	muleq	r0, r8, r2
 524:	0000129c 	muleq	r0, ip, r2
 528:	000012c4 	andeq	r1, r0, r4, asr #5
 52c:	000012d0 	ldrdeq	r1, [r0], -r0
 530:	00001308 	andeq	r1, r0, r8, lsl #6
 534:	0000130c 	andeq	r1, r0, ip, lsl #6
 538:	00001310 	andeq	r1, r0, r0, lsl r3
 53c:	00001314 	andeq	r1, r0, r4, lsl r3
 540:	00001318 	andeq	r1, r0, r8, lsl r3
 544:	0000131c 	andeq	r1, r0, ip, lsl r3
	...
 550:	0000128c 	andeq	r1, r0, ip, lsl #5
 554:	00001290 	muleq	r0, r0, r2
 558:	0000129c 	muleq	r0, ip, r2
 55c:	000012a0 	andeq	r1, r0, r0, lsr #5
 560:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 564:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 568:	000012e4 	andeq	r1, r0, r4, ror #5
 56c:	000012e8 	andeq	r1, r0, r8, ror #5
 570:	000012ec 	andeq	r1, r0, ip, ror #5
 574:	000012f0 	strdeq	r1, [r0], -r0
 578:	000012f4 	strdeq	r1, [r0], -r4
 57c:	000012f8 	strdeq	r1, [r0], -r8
 580:	00001324 	andeq	r1, r0, r4, lsr #6
 584:	00001328 	andeq	r1, r0, r8, lsr #6
 588:	00001334 	andeq	r1, r0, r4, lsr r3
 58c:	0000133c 	andeq	r1, r0, ip, lsr r3
 590:	00001358 	andeq	r1, r0, r8, asr r3
 594:	0000135c 	andeq	r1, r0, ip, asr r3
 598:	00001360 	andeq	r1, r0, r0, ror #6
 59c:	00001364 	andeq	r1, r0, r4, ror #6
 5a0:	00001368 	andeq	r1, r0, r8, ror #6
 5a4:	0000136c 	andeq	r1, r0, ip, ror #6
	...
 5b0:	000012a0 	andeq	r1, r0, r0, lsr #5
 5b4:	000012a4 	andeq	r1, r0, r4, lsr #5
 5b8:	000012d0 	ldrdeq	r1, [r0], -r0
 5bc:	000012d4 	ldrdeq	r1, [r0], -r4
 5c0:	000012d8 	ldrdeq	r1, [r0], -r8
 5c4:	000012dc 	ldrdeq	r1, [r0], -ip
 5c8:	000012fc 	strdeq	r1, [r0], -ip
 5cc:	00001300 	andeq	r1, r0, r0, lsl #6
 5d0:	00001304 	andeq	r1, r0, r4, lsl #6
 5d4:	00001308 	andeq	r1, r0, r8, lsl #6
 5d8:	00001328 	andeq	r1, r0, r8, lsr #6
 5dc:	0000132c 	andeq	r1, r0, ip, lsr #6
 5e0:	0000133c 	andeq	r1, r0, ip, lsr r3
 5e4:	00001348 	andeq	r1, r0, r8, asr #6
 5e8:	00001370 	andeq	r1, r0, r0, ror r3
 5ec:	00001374 	andeq	r1, r0, r4, ror r3
 5f0:	00001378 	andeq	r1, r0, r8, ror r3
 5f4:	0000137c 	andeq	r1, r0, ip, ror r3
 5f8:	00001388 	andeq	r1, r0, r8, lsl #7
 5fc:	0000138c 	andeq	r1, r0, ip, lsl #7
	...
 608:	000012a4 	andeq	r1, r0, r4, lsr #5
 60c:	000012a8 	andeq	r1, r0, r8, lsr #5
 610:	000012dc 	ldrdeq	r1, [r0], -ip
 614:	000012e0 	andeq	r1, r0, r0, ror #5
 618:	0000130c 	andeq	r1, r0, ip, lsl #6
 61c:	00001310 	andeq	r1, r0, r0, lsl r3
 620:	00001314 	andeq	r1, r0, r4, lsl r3
 624:	00001318 	andeq	r1, r0, r8, lsl r3
 628:	0000131c 	andeq	r1, r0, ip, lsl r3
 62c:	00001324 	andeq	r1, r0, r4, lsr #6
 630:	00001348 	andeq	r1, r0, r8, asr #6
 634:	00001354 	andeq	r1, r0, r4, asr r3
 638:	00001390 	muleq	r0, r0, r3
 63c:	00001394 	muleq	r0, r4, r3
 640:	00001398 	muleq	r0, r8, r3
 644:	0000139c 	muleq	r0, ip, r3
 648:	000013a0 	andeq	r1, r0, r0, lsr #7
 64c:	000013a4 	andeq	r1, r0, r4, lsr #7
 650:	000013a8 	andeq	r1, r0, r8, lsr #7
 654:	000013ac 	andeq	r1, r0, ip, lsr #7
 658:	000013c0 	andeq	r1, r0, r0, asr #7
 65c:	000013c4 	andeq	r1, r0, r4, asr #7
	...
 668:	000012d4 	ldrdeq	r1, [r0], -r4
 66c:	000012d8 	ldrdeq	r1, [r0], -r8
 670:	0000135c 	andeq	r1, r0, ip, asr r3
 674:	00001360 	andeq	r1, r0, r0, ror #6
 678:	00001364 	andeq	r1, r0, r4, ror #6
 67c:	00001368 	andeq	r1, r0, r8, ror #6
 680:	0000136c 	andeq	r1, r0, ip, ror #6
 684:	00001370 	andeq	r1, r0, r0, ror r3
 688:	0000137c 	andeq	r1, r0, ip, ror r3
 68c:	00001380 	andeq	r1, r0, r0, lsl #7
 690:	00001384 	andeq	r1, r0, r4, lsl #7
 694:	00001388 	andeq	r1, r0, r8, lsl #7
 698:	0000138c 	andeq	r1, r0, ip, lsl #7
 69c:	00001390 	muleq	r0, r0, r3
 6a0:	00001394 	muleq	r0, r4, r3
 6a4:	00001398 	muleq	r0, r8, r3
 6a8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 6ac:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 6b0:	000013c8 	andeq	r1, r0, r8, asr #7
 6b4:	000013cc 	andeq	r1, r0, ip, asr #7
 6b8:	000013d0 	ldrdeq	r1, [r0], -r0
 6bc:	000013d4 	ldrdeq	r1, [r0], -r4
 6c0:	000013d8 	ldrdeq	r1, [r0], -r8
 6c4:	000013dc 	ldrdeq	r1, [r0], -ip
	...
 6d0:	0000132c 	andeq	r1, r0, ip, lsr #6
 6d4:	00001334 	andeq	r1, r0, r4, lsr r3
 6d8:	00001354 	andeq	r1, r0, r4, asr r3
 6dc:	00001358 	andeq	r1, r0, r8, asr r3
 6e0:	00001374 	andeq	r1, r0, r4, ror r3
 6e4:	00001378 	andeq	r1, r0, r8, ror r3
 6e8:	00001380 	andeq	r1, r0, r0, lsl #7
 6ec:	00001384 	andeq	r1, r0, r4, lsl #7
 6f0:	0000139c 	muleq	r0, ip, r3
 6f4:	000013a0 	andeq	r1, r0, r0, lsr #7
 6f8:	000013a4 	andeq	r1, r0, r4, lsr #7
 6fc:	000013a8 	andeq	r1, r0, r8, lsr #7
 700:	000013ac 	andeq	r1, r0, ip, lsr #7
 704:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 708:	000013e0 	andeq	r1, r0, r0, ror #7
 70c:	000013e4 	andeq	r1, r0, r4, ror #7
 710:	000013e8 	andeq	r1, r0, r8, ror #7
 714:	000013f4 	strdeq	r1, [r0], -r4
 718:	00001414 	andeq	r1, r0, r4, lsl r4
 71c:	0000141c 	andeq	r1, r0, ip, lsl r4
	...
 728:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 72c:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 730:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 734:	000013c0 	andeq	r1, r0, r0, asr #7
 738:	000013c4 	andeq	r1, r0, r4, asr #7
 73c:	000013c8 	andeq	r1, r0, r8, asr #7
 740:	000013f4 	strdeq	r1, [r0], -r4
 744:	00001404 	andeq	r1, r0, r4, lsl #8
 748:	00001420 	andeq	r1, r0, r0, lsr #8
 74c:	00001430 	andeq	r1, r0, r0, lsr r4
	...
 758:	0000001c 	andeq	r0, r0, ip, lsl r0
 75c:	00000020 	andeq	r0, r0, r0, lsr #32
 760:	00000020 	andeq	r0, r0, r0, lsr #32
 764:	00000024 	andeq	r0, r0, r4, lsr #32
 768:	00000040 	andeq	r0, r0, r0, asr #32
 76c:	0000005c 	andeq	r0, r0, ip, asr r0
 770:	00000068 	andeq	r0, r0, r8, rrx
 774:	00000074 	andeq	r0, r0, r4, ror r0
 778:	00000088 	andeq	r0, r0, r8, lsl #1
 77c:	00000504 	andeq	r0, r0, r4, lsl #10
 780:	0000050c 	andeq	r0, r0, ip, lsl #10
 784:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 790:	0000001c 	andeq	r0, r0, ip, lsl r0
 794:	00000020 	andeq	r0, r0, r0, lsr #32
 798:	00000020 	andeq	r0, r0, r0, lsr #32
 79c:	00000024 	andeq	r0, r0, r4, lsr #32
 7a0:	00000040 	andeq	r0, r0, r0, asr #32
 7a4:	00000048 	andeq	r0, r0, r8, asr #32
 7a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 7ac:	000000b4 	strheq	r0, [r0], -r4
 7b0:	000000b8 	strheq	r0, [r0], -r8
 7b4:	000004e8 	andeq	r0, r0, r8, ror #9
 7b8:	00000700 	andeq	r0, r0, r0, lsl #14
 7bc:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 7c8:	00000248 	andeq	r0, r0, r8, asr #4
 7cc:	0000024c 	andeq	r0, r0, ip, asr #4
 7d0:	00000258 	andeq	r0, r0, r8, asr r2
 7d4:	0000025c 	andeq	r0, r0, ip, asr r2
 7d8:	00000264 	andeq	r0, r0, r4, ror #4
 7dc:	00000268 	andeq	r0, r0, r8, ror #4
 7e0:	0000029c 	muleq	r0, ip, r2
 7e4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
 7f0:	00000048 	andeq	r0, r0, r8, asr #32
 7f4:	0000005c 	andeq	r0, r0, ip, asr r0
 7f8:	00000068 	andeq	r0, r0, r8, rrx
 7fc:	00000074 	andeq	r0, r0, r4, ror r0
 800:	0000050c 	andeq	r0, r0, ip, lsl #10
 804:	000006ec 	andeq	r0, r0, ip, ror #13
	...
 810:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 814:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 818:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 81c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 820:	000005c0 	andeq	r0, r0, r0, asr #11
 824:	000005c4 	andeq	r0, r0, r4, asr #11
 828:	000005c8 	andeq	r0, r0, r8, asr #11
 82c:	000005cc 	andeq	r0, r0, ip, asr #11
 830:	000005dc 	ldrdeq	r0, [r0], -ip
 834:	000006d4 	ldrdeq	r0, [r0], -r4
	...
 840:	00000830 	andeq	r0, r0, r0, lsr r8
 844:	00000834 	andeq	r0, r0, r4, lsr r8
 848:	00000838 	andeq	r0, r0, r8, lsr r8
 84c:	00000890 	muleq	r0, r0, r8
 850:	000008a4 	andeq	r0, r0, r4, lsr #17
 854:	000008a8 	andeq	r0, r0, r8, lsr #17
 858:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
 85c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
 868:	00000c30 	andeq	r0, r0, r0, lsr ip
 86c:	00000c38 	andeq	r0, r0, r8, lsr ip
 870:	00000c40 	andeq	r0, r0, r0, asr #24
 874:	00000c48 	andeq	r0, r0, r8, asr #24
	...
 880:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
 884:	00000cc0 	andeq	r0, r0, r0, asr #25
 888:	00000cc8 	andeq	r0, r0, r8, asr #25
 88c:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 898:	00000d60 	andeq	r0, r0, r0, ror #26
 89c:	00000d68 	andeq	r0, r0, r8, ror #26
 8a0:	00000d78 	andeq	r0, r0, r8, ror sp
 8a4:	00000d90 	muleq	r0, r0, sp
	...
 8b0:	00000df8 	strdeq	r0, [r0], -r8
 8b4:	00000dfc 	strdeq	r0, [r0], -ip
 8b8:	00000e00 	andeq	r0, r0, r0, lsl #28
 8bc:	00000e14 	andeq	r0, r0, r4, lsl lr
 8c0:	00000e18 	andeq	r0, r0, r8, lsl lr
 8c4:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
 8d0:	00000fac 	andeq	r0, r0, ip, lsr #31
 8d4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
 8d8:	00000fc4 	andeq	r0, r0, r4, asr #31
 8dc:	00000fc8 	andeq	r0, r0, r8, asr #31
 8e0:	00000fcc 	andeq	r0, r0, ip, asr #31
 8e4:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8e8:	00000fd8 	ldrdeq	r0, [r0], -r8
 8ec:	00000fdc 	ldrdeq	r0, [r0], -ip
 8f0:	00000fe4 	andeq	r0, r0, r4, ror #31
 8f4:	00000fe8 	andeq	r0, r0, r8, ror #31
 8f8:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8fc:	00000ff4 	strdeq	r0, [r0], -r4
 900:	00000ff8 	strdeq	r0, [r0], -r8
 904:	00000ffc 	strdeq	r0, [r0], -ip
	...
 910:	000011f0 	strdeq	r1, [r0], -r0
 914:	000011f4 	strdeq	r1, [r0], -r4
 918:	00001200 	andeq	r1, r0, r0, lsl #4
 91c:	00001204 	andeq	r1, r0, r4, lsl #4
 920:	0000120c 	andeq	r1, r0, ip, lsl #4
 924:	00001220 	andeq	r1, r0, r0, lsr #4
	...
 930:	0000128c 	andeq	r1, r0, ip, lsl #5
 934:	00001290 	muleq	r0, r0, r2
 938:	0000129c 	muleq	r0, ip, r2
 93c:	000012a0 	andeq	r1, r0, r0, lsr #5
 940:	000012a8 	andeq	r1, r0, r8, lsr #5
 944:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
 950:	000014e4 	andeq	r1, r0, r4, ror #9
 954:	000014e8 	andeq	r1, r0, r8, ror #9
 958:	000014f4 	strdeq	r1, [r0], -r4
 95c:	000014f8 	strdeq	r1, [r0], -r8
 960:	00001500 	andeq	r1, r0, r0, lsl #10
 964:	00001514 	andeq	r1, r0, r4, lsl r5
	...
 970:	000015a0 	andeq	r1, r0, r0, lsr #11
 974:	000015a4 	andeq	r1, r0, r4, lsr #11
 978:	000015a8 	andeq	r1, r0, r8, lsr #11
 97c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
 980:	00001634 	andeq	r1, r0, r4, lsr r6
 984:	00001764 	andeq	r1, r0, r4, ror #14
	...
 990:	000016f4 	strdeq	r1, [r0], -r4
 994:	000016f8 	strdeq	r1, [r0], -r8
 998:	00001704 	andeq	r1, r0, r4, lsl #14
 99c:	00001708 	andeq	r1, r0, r8, lsl #14
 9a0:	00001710 	andeq	r1, r0, r0, lsl r7
 9a4:	00001724 	andeq	r1, r0, r4, lsr #14
	...
 9b0:	000017c0 	andeq	r1, r0, r0, asr #15
 9b4:	000017d4 	ldrdeq	r1, [r0], -r4
 9b8:	000017dc 	ldrdeq	r1, [r0], -ip
 9bc:	000017e4 	andeq	r1, r0, r4, ror #15
	...
 9c8:	00001820 	andeq	r1, r0, r0, lsr #16
 9cc:	0000182c 	andeq	r1, r0, ip, lsr #16
 9d0:	00001830 	andeq	r1, r0, r0, lsr r8
 9d4:	00001834 	andeq	r1, r0, r4, lsr r8
	...
 9e0:	0000182c 	andeq	r1, r0, ip, lsr #16
 9e4:	00001830 	andeq	r1, r0, r0, lsr r8
 9e8:	00001834 	andeq	r1, r0, r4, lsr r8
 9ec:	00001838 	andeq	r1, r0, r8, lsr r8
 9f0:	00001840 	andeq	r1, r0, r0, asr #16
 9f4:	00001844 	andeq	r1, r0, r4, asr #16
 9f8:	00001858 	andeq	r1, r0, r8, asr r8
 9fc:	0000185c 	andeq	r1, r0, ip, asr r8
	...
 a08:	00001850 	andeq	r1, r0, r0, asr r8
 a0c:	00001858 	andeq	r1, r0, r8, asr r8
 a10:	00001914 	andeq	r1, r0, r4, lsl r9
 a14:	00001924 	andeq	r1, r0, r4, lsr #18
	...
 a20:	000018a4 	andeq	r1, r0, r4, lsr #17
 a24:	000018a8 	andeq	r1, r0, r8, lsr #17
 a28:	000018ac 	andeq	r1, r0, ip, lsr #17
 a2c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
 a30:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
 a34:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
 a38:	000018c0 	andeq	r1, r0, r0, asr #17
 a3c:	000018c4 	andeq	r1, r0, r4, asr #17
 a40:	000018d0 	ldrdeq	r1, [r0], -r0
 a44:	000018dc 	ldrdeq	r1, [r0], -ip
	...
 a50:	000018e0 	andeq	r1, r0, r0, ror #17
 a54:	000018e4 	andeq	r1, r0, r4, ror #17
 a58:	000018e8 	andeq	r1, r0, r8, ror #17
 a5c:	000018f0 	strdeq	r1, [r0], -r0
 a60:	000018f8 	strdeq	r1, [r0], -r8
 a64:	000018fc 	strdeq	r1, [r0], -ip
 a68:	00001900 	andeq	r1, r0, r0, lsl #18
 a6c:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
 a78:	00001964 	andeq	r1, r0, r4, ror #18
 a7c:	0000196c 	andeq	r1, r0, ip, ror #18
 a80:	00001974 	andeq	r1, r0, r4, ror r9
 a84:	00001978 	andeq	r1, r0, r8, ror r9
 a88:	00001980 	andeq	r1, r0, r0, lsl #19
 a8c:	00001984 	andeq	r1, r0, r4, lsl #19
 a90:	0000198c 	andeq	r1, r0, ip, lsl #19
 a94:	00001990 	muleq	r0, r0, r9
 a98:	00001994 	muleq	r0, r4, r9
 a9c:	0000199c 	muleq	r0, ip, r9
	...
 aa8:	000019dc 	ldrdeq	r1, [r0], -ip
 aac:	000019e4 	andeq	r1, r0, r4, ror #19
 ab0:	000019fc 	strdeq	r1, [r0], -ip
 ab4:	00001a04 	andeq	r1, r0, r4, lsl #20
 ab8:	00001a10 	andeq	r1, r0, r0, lsl sl
 abc:	00001a8c 	andeq	r1, r0, ip, lsl #21
 ac0:	00001a94 	muleq	r0, r4, sl
 ac4:	00001be8 	andeq	r1, r0, r8, ror #23
	...
 ad0:	000019dc 	ldrdeq	r1, [r0], -ip
 ad4:	000019e4 	andeq	r1, r0, r4, ror #19
 ad8:	00001a00 	andeq	r1, r0, r0, lsl #20
 adc:	00001a04 	andeq	r1, r0, r4, lsl #20
 ae0:	00001a94 	muleq	r0, r4, sl
 ae4:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
 af0:	00001b60 	andeq	r1, r0, r0, ror #22
 af4:	00001b64 	andeq	r1, r0, r4, ror #22
 af8:	00001b70 	andeq	r1, r0, r0, ror fp
 afc:	00001b74 	andeq	r1, r0, r4, ror fp
 b00:	00001b7c 	andeq	r1, r0, ip, ror fp
 b04:	00001b90 	muleq	r0, r0, fp
	...
 b14:	00000004 	andeq	r0, r0, r4
 b18:	00000008 	andeq	r0, r0, r8
 b1c:	00000014 	andeq	r0, r0, r4, lsl r0
 b20:	00000020 	andeq	r0, r0, r0, lsr #32
 b24:	00000024 	andeq	r0, r0, r4, lsr #32
 b28:	00000028 	andeq	r0, r0, r8, lsr #32
 b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
 b30:	00000030 	andeq	r0, r0, r0, lsr r0
 b34:	00000034 	andeq	r0, r0, r4, lsr r0
 b38:	00000038 	andeq	r0, r0, r8, lsr r0
 b3c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 b48:	000000a8 	andeq	r0, r0, r8, lsr #1
 b4c:	000000b4 	strheq	r0, [r0], -r4
 b50:	000000b8 	strheq	r0, [r0], -r8
 b54:	000000e4 	andeq	r0, r0, r4, ror #1
 b58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 b5c:	000000f8 	strdeq	r0, [r0], -r8
	...
 b68:	000000e4 	andeq	r0, r0, r4, ror #1
 b6c:	000000e8 	andeq	r0, r0, r8, ror #1
 b70:	0000010c 	andeq	r0, r0, ip, lsl #2
 b74:	00000158 	andeq	r0, r0, r8, asr r1
 b78:	0000015c 	andeq	r0, r0, ip, asr r1
 b7c:	00000160 	andeq	r0, r0, r0, ror #2
 b80:	00000178 	andeq	r0, r0, r8, ror r1
 b84:	00000180 	andeq	r0, r0, r0, lsl #3
	...
 b90:	00000158 	andeq	r0, r0, r8, asr r1
 b94:	0000015c 	andeq	r0, r0, ip, asr r1
 b98:	00000160 	andeq	r0, r0, r0, ror #2
 b9c:	00000178 	andeq	r0, r0, r8, ror r1
 ba0:	00000180 	andeq	r0, r0, r0, lsl #3
 ba4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
 bb0:	00000160 	andeq	r0, r0, r0, ror #2
 bb4:	0000016c 	andeq	r0, r0, ip, ror #2
 bb8:	00000170 	andeq	r0, r0, r0, ror r1
 bbc:	00000174 	andeq	r0, r0, r4, ror r1
 bc0:	00000180 	andeq	r0, r0, r0, lsl #3
 bc4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
 bd0:	000001dc 	ldrdeq	r0, [r0], -ip
 bd4:	0000022c 	andeq	r0, r0, ip, lsr #4
 bd8:	00000230 	andeq	r0, r0, r0, lsr r2
 bdc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
 be8:	0000022c 	andeq	r0, r0, ip, lsr #4
 bec:	00000230 	andeq	r0, r0, r0, lsr r2
 bf0:	0000023c 	andeq	r0, r0, ip, lsr r2
 bf4:	00000284 	andeq	r0, r0, r4, lsl #5
 bf8:	00000288 	andeq	r0, r0, r8, lsl #5
 bfc:	00000298 	muleq	r0, r8, r2
	...
 c08:	00000284 	andeq	r0, r0, r4, lsl #5
 c0c:	00000288 	andeq	r0, r0, r8, lsl #5
 c10:	000002a0 	andeq	r0, r0, r0, lsr #5
 c14:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c18:	000002f4 	strdeq	r0, [r0], -r4
 c1c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
 c28:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c2c:	000002f4 	strdeq	r0, [r0], -r4
 c30:	00000300 	andeq	r0, r0, r0, lsl #6
 c34:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
 c40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c44:	000002f4 	strdeq	r0, [r0], -r4
 c48:	00000300 	andeq	r0, r0, r0, lsl #6
 c4c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 c58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c5c:	000002f4 	strdeq	r0, [r0], -r4
 c60:	00000300 	andeq	r0, r0, r0, lsl #6
 c64:	0000033c 	andeq	r0, r0, ip, lsr r3
 c68:	00000340 	andeq	r0, r0, r0, asr #6
 c6c:	00000344 	andeq	r0, r0, r4, asr #6
 c70:	00000348 	andeq	r0, r0, r8, asr #6
 c74:	0000034c 	andeq	r0, r0, ip, asr #6
	...
 c80:	0000057c 	andeq	r0, r0, ip, ror r5
 c84:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c88:	000005d4 	ldrdeq	r0, [r0], -r4
 c8c:	000005d8 	ldrdeq	r0, [r0], -r8
 c90:	000005dc 	ldrdeq	r0, [r0], -ip
 c94:	000005e0 	andeq	r0, r0, r0, ror #11
	...
 ca0:	00000794 	muleq	r0, r4, r7
 ca4:	000007e8 	andeq	r0, r0, r8, ror #15
 ca8:	000007ec 	andeq	r0, r0, ip, ror #15
 cac:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 cb0:	000007f4 	strdeq	r0, [r0], -r4
 cb4:	000007f8 	strdeq	r0, [r0], -r8
	...
 cc0:	000009c0 	andeq	r0, r0, r0, asr #19
 cc4:	00000a14 	andeq	r0, r0, r4, lsl sl
 cc8:	00000a18 	andeq	r0, r0, r8, lsl sl
 ccc:	00000a1c 	andeq	r0, r0, ip, lsl sl
 cd0:	00000a20 	andeq	r0, r0, r0, lsr #20
 cd4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
 ce0:	00000134 	andeq	r0, r0, r4, lsr r1
 ce4:	00000160 	andeq	r0, r0, r0, ror #2
 ce8:	00000174 	andeq	r0, r0, r4, ror r1
 cec:	00000190 	muleq	r0, r0, r1
	...
 cf8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 cfc:	00000204 	andeq	r0, r0, r4, lsl #4
 d00:	0000020c 	andeq	r0, r0, ip, lsl #4
 d04:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d10:	000001c8 	andeq	r0, r0, r8, asr #3
 d14:	000001f8 	strdeq	r0, [r0], -r8
 d18:	0000020c 	andeq	r0, r0, ip, lsl #4
 d1c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d28:	00000340 	andeq	r0, r0, r0, asr #6
 d2c:	00000344 	andeq	r0, r0, r4, asr #6
 d30:	00000350 	andeq	r0, r0, r0, asr r3
 d34:	00000354 	andeq	r0, r0, r4, asr r3
 d38:	00000358 	andeq	r0, r0, r8, asr r3
 d3c:	00000374 	andeq	r0, r0, r4, ror r3
	...
 d48:	00000354 	andeq	r0, r0, r4, asr r3
 d4c:	00000358 	andeq	r0, r0, r8, asr r3
 d50:	00000384 	andeq	r0, r0, r4, lsl #7
 d54:	00000388 	andeq	r0, r0, r8, lsl #7
 d58:	00000390 	muleq	r0, r0, r3
 d5c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
 d68:	00000440 	andeq	r0, r0, r0, asr #8
 d6c:	00000448 	andeq	r0, r0, r8, asr #8
 d70:	00000448 	andeq	r0, r0, r8, asr #8
 d74:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 d80:	00000444 	andeq	r0, r0, r4, asr #8
 d84:	00000448 	andeq	r0, r0, r8, asr #8
 d88:	0000044c 	andeq	r0, r0, ip, asr #8
 d8c:	00000450 	andeq	r0, r0, r0, asr r4
 d90:	00000454 	andeq	r0, r0, r4, asr r4
 d94:	00000470 	andeq	r0, r0, r0, ror r4
	...
 da0:	00000450 	andeq	r0, r0, r0, asr r4
 da4:	00000454 	andeq	r0, r0, r4, asr r4
 da8:	00000480 	andeq	r0, r0, r0, lsl #9
 dac:	00000484 	andeq	r0, r0, r4, lsl #9
 db0:	0000048c 	andeq	r0, r0, ip, lsl #9
 db4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
