XGENE_DMA_DESC_EMPTY_SIGNATURE,VAR_0
XGENE_DMA_RING_ACCEPTLERR_SET,FUNC_0
XGENE_DMA_RING_ADDRH_SET,FUNC_1
XGENE_DMA_RING_ADDRL_SET,FUNC_2
XGENE_DMA_RING_COHERENT_SET,FUNC_3
XGENE_DMA_RING_ID,VAR_1
XGENE_DMA_RING_ID_BUF,VAR_2
XGENE_DMA_RING_ID_BUF_SETUP,FUNC_4
XGENE_DMA_RING_ID_SETUP,FUNC_5
XGENE_DMA_RING_NE_INT_MODE,VAR_3
XGENE_DMA_RING_NE_INT_MODE_SET,FUNC_6
XGENE_DMA_RING_OWNER_CPU,VAR_4
XGENE_DMA_RING_OWNER_DMA,VAR_5
XGENE_DMA_RING_RECOMBBUF_SET,FUNC_7
XGENE_DMA_RING_RECOMTIMEOUTH_SET,FUNC_8
XGENE_DMA_RING_RECOMTIMEOUTL_SET,FUNC_9
XGENE_DMA_RING_SELTHRSH_SET,FUNC_10
XGENE_DMA_RING_SIZE_SET,FUNC_11
XGENE_DMA_RING_TYPE_REGULAR,VAR_6
XGENE_DMA_RING_TYPE_SET,FUNC_12
XGENE_DMA_RING_WQ_DESC_SIZE,VAR_7
cpu_to_le64,FUNC_13
ioread32,FUNC_14
iowrite32,FUNC_15
xgene_dma_clr_ring_state,FUNC_16
xgene_dma_wr_ring_state,FUNC_17
xgene_dma_setup_ring,FUNC_18
ring,VAR_8
ring_cfg,VAR_9
addr,VAR_10
i,VAR_11
val,VAR_12
desc,VAR_13
