// Seed: 2711267162
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output tri1 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
  assign id_5 = id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd39,
    parameter id_8 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire _id_5;
  output uwire id_4;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_4,
      id_7,
      id_3,
      id_7
  );
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_5;
  assign id_4 = -1;
  wire _id_8;
  wire id_9;
  wire [id_8 : id_5] id_10;
endmodule
