// Seed: 2154063337
module module_0 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wire id_7,
    output wor id_8,
    input tri id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wire id_13,
    output supply0 id_14,
    input wire id_15,
    output tri id_16,
    input wire id_17,
    output wire id_18
);
  wire id_20;
  assign id_1 = id_2 & id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd11,
    parameter id_13 = 32'd65,
    parameter id_2  = 32'd68,
    parameter id_4  = 32'd81,
    parameter id_6  = 32'd13,
    parameter id_8  = 32'd83
) (
    output supply1 id_0,
    output wire id_1,
    input wire _id_2,
    input tri1 id_3,
    input tri1 _id_4,
    input wand id_5,
    input supply0 _id_6,
    input tri module_1,
    output wand _id_8,
    input wire id_9,
    input supply0 id_10,
    output wor id_11
    , id_17,
    output supply0 _id_12
    , id_18,
    input supply0 _id_13,
    input wand id_14,
    output uwire id_15
);
  module_0 modCall_1 (
      id_14,
      id_11,
      id_3,
      id_9,
      id_3,
      id_1,
      id_15,
      id_0,
      id_0,
      id_10,
      id_1,
      id_5,
      id_9,
      id_14,
      id_15,
      id_9,
      id_0,
      id_3,
      id_15
  );
  assign modCall_1.id_15 = 0;
  wire [1 : id_6] id_19;
  wire [id_13 : id_13] id_20;
  logic [-1 : id_2] id_21;
  logic [id_4  ==  id_12 : id_8] id_22;
  assign id_21[-1] = -1;
endmodule
