OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_correction/work/@_opt
