0.6
2019.1
May 24 2019
15:06:07
D:/github/memory_system/memory_system.sim/sim_1/synth/timing/xsim/Dcache_D_V_buffer_tb_time_synth.v,1721988772,verilog,,D:/github/memory_system/memory_system.srcs/sim_1/new/replace_fifo_buffer_tb.v,,Dcache_D_V_buffer;IBUF_HD49;IBUF_HD50;IBUF_HD51;IBUF_HD52;IBUF_HD53;IBUF_HD54;IBUF_HD55;IBUF_HD56;IBUF_HD57;IBUF_HD58;IBUF_HD59;IBUF_HD60;IBUF_UNIQ_BASE_;glbl,,,,,,,,
D:/github/memory_system/memory_system.srcs/sim_1/new/Dcache_D_V_buffer_tb.v,1721986486,verilog,,,,Dcache_D_V_buffer_tb,,,,,,,,
D:/github/memory_system/memory_system.srcs/sim_1/new/Icache_tb.v,1720962335,verilog,,D:/github/memory_system/memory_system.srcs/sim_1/new/Dcache_D_V_buffer_tb.v,,Icache_tb,,,,,,,,
D:/github/memory_system/memory_system.srcs/sim_1/new/replace_fifo_buffer_tb.v,1720870736,verilog,,D:/github/memory_system/memory_system.srcs/sim_1/new/Icache_tb.v,,replace_fifo_buffer_tb,,,,,,,,
