\hypertarget{structGPIO__RegDef__t}{}\doxysection{GPIO\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structGPIO__RegDef__t}\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}


GPIO peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_a28459b8f63638a9f274a5b60808ca80f}{MODER}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_a0ede38e3229982bd798714d26d81d2f7}{OTYPER}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_a05469c7138ecee103aa7289399178c3d}{OSPEEDR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_a9998efab4c46666c354bb537e354e8da}{PUPDR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_aab9e07ccb67a5c1e1e06a354df8cd962}{IDR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_a0730a653c44ef982baa2234cc0007073}{ODR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_af334c57267ac013584c3f4abb4809b09}{BSRR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_afeb2fa2384f88a469dd627d559d289e0}{LCKR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__RegDef__t_a052db91d0ac293ee231a58a5e3709dcd}{AFR}} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO peripheral register definition structure. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structGPIO__RegDef__t_a052db91d0ac293ee231a58a5e3709dcd}\label{structGPIO__RegDef__t_a052db91d0ac293ee231a58a5e3709dcd}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!AFR@{AFR}}
\index{AFR@{AFR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+AFR\mbox{[}2\mbox{]}}

GPIO alternate function registers (AFR\mbox{[}0\mbox{]} = low, AFR\mbox{[}1\mbox{]} = high) \mbox{\Hypertarget{structGPIO__RegDef__t_af334c57267ac013584c3f4abb4809b09}\label{structGPIO__RegDef__t_af334c57267ac013584c3f4abb4809b09}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+BSRR}

GPIO port bit set/reset register \mbox{\Hypertarget{structGPIO__RegDef__t_aab9e07ccb67a5c1e1e06a354df8cd962}\label{structGPIO__RegDef__t_aab9e07ccb67a5c1e1e06a354df8cd962}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+IDR}

GPIO port input data register \mbox{\Hypertarget{structGPIO__RegDef__t_afeb2fa2384f88a469dd627d559d289e0}\label{structGPIO__RegDef__t_afeb2fa2384f88a469dd627d559d289e0}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+LCKR}

GPIO port configuration lock register \mbox{\Hypertarget{structGPIO__RegDef__t_a28459b8f63638a9f274a5b60808ca80f}\label{structGPIO__RegDef__t_a28459b8f63638a9f274a5b60808ca80f}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!MODER@{MODER}}
\index{MODER@{MODER}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+MODER}

GPIO port mode register \mbox{\Hypertarget{structGPIO__RegDef__t_a0730a653c44ef982baa2234cc0007073}\label{structGPIO__RegDef__t_a0730a653c44ef982baa2234cc0007073}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+ODR}

GPIO port output data register \mbox{\Hypertarget{structGPIO__RegDef__t_a05469c7138ecee103aa7289399178c3d}\label{structGPIO__RegDef__t_a05469c7138ecee103aa7289399178c3d}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+OSPEEDR}

GPIO port output speed register \mbox{\Hypertarget{structGPIO__RegDef__t_a0ede38e3229982bd798714d26d81d2f7}\label{structGPIO__RegDef__t_a0ede38e3229982bd798714d26d81d2f7}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+OTYPER}

GPIO port output type register \mbox{\Hypertarget{structGPIO__RegDef__t_a9998efab4c46666c354bb537e354e8da}\label{structGPIO__RegDef__t_a9998efab4c46666c354bb537e354e8da}} 
\index{GPIO\_RegDef\_t@{GPIO\_RegDef\_t}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIO\_RegDef\_t@{GPIO\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t GPIO\+\_\+\+Reg\+Def\+\_\+t\+::\+PUPDR}

GPIO port pull-\/up/pull-\/down register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
