

================================================================
== Vivado HLS Report for 'led'
================================================================
* Date:           Wed Jul  8 22:09:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        led
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  50000001|  50000001|  50000001|  50000001|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+----------+----------+
        |          |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+----------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |  50000000|  50000000|         1|          -|          -|  50000000|    no    |
        +----------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     37|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|      28|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      28|     43|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_57_p2       |     +    |      0|  0|  26|          26|           1|
    |exitcond_fu_51_p2  |   icmp   |      0|  0|  11|          26|          26|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  37|          52|          27|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   3|          3|    1|          3|
    |i_reg_40   |   3|          2|   26|         52|
    +-----------+----+-----------+-----+-----------+
    |Total      |   6|          5|   27|         55|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |i_reg_40   |  26|   0|   26|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  28|   0|   28|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none |      led     | return value |
|ap_rst    |  in |    1| ap_ctrl_none |      led     | return value |
|led_V     | out |    1|    ap_none   |     led_V    |    pointer   |
+----------+-----+-----+--------------+--------------+--------------+

