// Seed: 438877804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_19;
  wire id_20;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2  = 32'd36,
    parameter id_26 = 32'd11
) (
    output tri id_0,
    input tri1 id_1,
    input wire _id_2,
    input wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output logic id_6,
    output wand id_7,
    input supply0 id_8,
    output wand id_9,
    output wor id_10,
    input wire id_11,
    input wire id_12,
    output tri0 id_13
    , _id_26,
    output tri1 id_14,
    output supply1 id_15,
    input tri id_16,
    output tri id_17,
    input supply0 id_18,
    input uwire id_19,
    output uwire id_20,
    input uwire id_21,
    output wor id_22,
    input wor id_23,
    input uwire id_24
);
  logic [7:0] id_27;
  wire [-1 : 1] id_28;
  always @(1 or posedge id_1)
    if (1) begin : LABEL_0
      id_6 <= -1;
    end
  parameter id_29 = 1;
  assign id_27[id_2] = id_23;
  wire  id_30;
  logic id_31;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_29,
      id_31,
      id_29,
      id_30,
      id_31,
      id_28,
      id_31,
      id_31,
      id_31,
      id_30,
      id_29,
      id_29,
      id_28,
      id_28,
      id_28,
      id_31
  );
  wire [1 : id_26  /  -1] id_32;
endmodule
