--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 82517 paths analyzed, 946 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.188ns.
--------------------------------------------------------------------------------
Slack:                  8.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.072ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.633 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[3].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X4Y45.D5       net (fanout=11)       1.694   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X4Y45.D        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data38_SW0_SW0_SW0
    SLICE_X5Y43.B2       net (fanout=1)        1.310   addgame/N238
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data38
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     11.072ns (2.135ns logic, 8.937ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  8.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.016ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.638 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[10].L_reg/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y38.A4       net (fanout=6)        1.175   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y38.A        Tilo                  0.235   addgame/N209
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X7Y46.B2       net (fanout=8)        1.691   addgame/Msub_M_reg_out[63]_PWR_10_o_sub_174_OUT_lut[3]
    SLICE_X7Y46.B        Tilo                  0.259   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data20611
    SLICE_X4Y46.C6       net (fanout=4)        1.256   addgame/Mmux_M_reg_data2061
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2371
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.016ns (2.087ns logic, 8.929ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  8.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.954ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.628 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.954ns (2.102ns logic, 8.852ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[3].L_reg/M_regs_q_1 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.763ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[3].L_reg/M_regs_q_1 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AQ       Tcko                  0.430   M_addgame_segment_display[17]
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_1
    SLICE_X13Y41.B1      net (fanout=5)        2.260   M_addgame_segment_display[13]
    SLICE_X13Y41.B       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Sh1881
    SLICE_X8Y39.C6       net (fanout=6)        1.155   addgame/Sh188
    SLICE_X8Y39.C        Tilo                  0.255   addgame/Sh695
                                                       addgame/Sh6961
    SLICE_X12Y44.C5      net (fanout=8)        1.081   addgame/Sh696
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.763ns (2.051ns logic, 8.712ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  9.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.638 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[10].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X11Y43.B3      net (fanout=11)       1.077   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X11Y43.B       Tilo                  0.259   M_addgame_segment_display[46]
                                                       addgame/Mmux_M_reg_data13811
    SLICE_X4Y46.A4       net (fanout=4)        1.294   addgame/Mmux_M_reg_data1381
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2253
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.606ns (2.102ns logic, 8.504ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  9.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_1_1 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.666ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.323 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_1_1 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   addgame/M_regs_q_1_1
                                                       addgame/reg_position/M_regs_q_1_1
    SLICE_X13Y42.A2      net (fanout=12)       1.724   addgame/M_regs_q_1_1
    SLICE_X13Y42.A       Tilo                  0.259   addgame/M_regs_q_0_3
                                                       addgame/Sh2361
    SLICE_X12Y41.A5      net (fanout=5)        1.823   addgame/Sh236
    SLICE_X12Y41.A       Tilo                  0.254   addgame/M_regs_q_2_2
                                                       addgame/Sh3151
    SLICE_X12Y44.C3      net (fanout=8)        0.807   addgame/Sh315
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.666ns (2.096ns logic, 8.570ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  9.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.584ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.638 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[10].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y37.A3       net (fanout=6)        1.255   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y37.A        Tilo                  0.235   addgame/N180
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o11
    SLICE_X11Y43.B4      net (fanout=10)       1.141   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out1
    SLICE_X11Y43.B       Tilo                  0.259   M_addgame_segment_display[46]
                                                       addgame/Mmux_M_reg_data13811
    SLICE_X4Y46.A4       net (fanout=4)        1.294   addgame/Mmux_M_reg_data1381
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2253
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.584ns (2.087ns logic, 8.497ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  9.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[8].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.584ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.638 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[8].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X2Y41.CX       net (fanout=11)       1.516   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X2Y41.CMUX     Tcxc                  0.192   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out2
                                                       addgame/Mmux_M_reg_data15011_SW0_SW0
    SLICE_X7Y46.A6       net (fanout=1)        1.062   addgame/N233
    SLICE_X7Y46.CLK      Tas                   0.373   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data1751
                                                       addgame/reg_gen_0[8].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.584ns (2.073ns logic, 8.511ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  9.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.633 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[3].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y37.A3       net (fanout=6)        1.255   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y37.A        Tilo                  0.235   addgame/N180
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o11
    SLICE_X4Y45.B3       net (fanout=10)       1.625   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out1
    SLICE_X4Y45.B        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data32_SW0_SW0_SW0
    SLICE_X5Y43.A1       net (fanout=1)        0.754   addgame/N207
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data32
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.557ns (2.116ns logic, 8.441ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  9.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[9].L_reg/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.613ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[9].L_reg/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y38.A4       net (fanout=6)        1.175   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y38.A        Tilo                  0.235   addgame/N209
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X7Y46.B2       net (fanout=8)        1.691   addgame/Msub_M_reg_out[63]_PWR_10_o_sub_174_OUT_lut[3]
    SLICE_X7Y46.B        Tilo                  0.259   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data20611
    SLICE_X8Y48.B6       net (fanout=4)        0.853   addgame/Mmux_M_reg_data2061
    SLICE_X8Y48.CLK      Tas                   0.339   M_addgame_segment_display[40]
                                                       addgame/Mmux_M_reg_data2061
                                                       addgame/reg_gen_0[9].L_reg/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.613ns (2.087ns logic, 8.526ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  9.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_1_1 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.561ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.323 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_1_1 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   addgame/M_regs_q_1_1
                                                       addgame/reg_position/M_regs_q_1_1
    SLICE_X13Y42.A2      net (fanout=12)       1.724   addgame/M_regs_q_1_1
    SLICE_X13Y42.A       Tilo                  0.259   addgame/M_regs_q_0_3
                                                       addgame/Sh2361
    SLICE_X8Y39.C3       net (fanout=5)        1.443   addgame/Sh236
    SLICE_X8Y39.C        Tilo                  0.255   addgame/Sh695
                                                       addgame/Sh6961
    SLICE_X12Y44.C5      net (fanout=8)        1.081   addgame/Sh696
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.561ns (2.097ns logic, 8.464ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  9.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[5].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.544ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.328 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[5].L_reg/M_regs_q_0 to addgame/reg_gen_0[3].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   M_addgame_segment_display[21]
                                                       addgame/reg_gen_0[5].L_reg/M_regs_q_0
    SLICE_X5Y39.B1       net (fanout=5)        1.521   M_addgame_segment_display[20]
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X4Y45.D5       net (fanout=11)       1.694   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X4Y45.D        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data38_SW0_SW0_SW0
    SLICE_X5Y43.B2       net (fanout=1)        1.310   addgame/N238
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data38
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.544ns (2.064ns logic, 8.480ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  9.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_0_1 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.576ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.633 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_0_1 to addgame/reg_gen_0[3].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   addgame/M_regs_q_0_3
                                                       addgame/reg_position/M_regs_q_0_1
    SLICE_X5Y39.B3       net (fanout=14)       1.553   addgame/M_regs_q_0_1
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X4Y45.D5       net (fanout=11)       1.694   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X4Y45.D        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data38_SW0_SW0_SW0
    SLICE_X5Y43.B2       net (fanout=1)        1.310   addgame/N238
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data38
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.576ns (2.064ns logic, 8.512ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  9.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[1].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.328 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[1].L_reg/M_regs_q_0 to addgame/reg_gen_0[3].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_addgame_segment_display[57]
                                                       addgame/reg_gen_0[1].L_reg/M_regs_q_0
    SLICE_X5Y39.B4       net (fanout=18)       1.413   M_addgame_segment_display[56]
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X4Y45.D5       net (fanout=11)       1.694   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X4Y45.D        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data38_SW0_SW0_SW0
    SLICE_X5Y43.B2       net (fanout=1)        1.310   addgame/N238
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data38
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (2.159ns logic, 8.372ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  9.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_1_1 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.502ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.328 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_1_1 to addgame/reg_gen_0[3].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   addgame/M_regs_q_1_1
                                                       addgame/reg_position/M_regs_q_1_1
    SLICE_X13Y42.A2      net (fanout=12)       1.724   addgame/M_regs_q_1_1
    SLICE_X13Y42.A       Tilo                  0.259   addgame/M_regs_q_0_3
                                                       addgame/Sh2361
    SLICE_X12Y41.A5      net (fanout=5)        1.823   addgame/Sh236
    SLICE_X12Y41.A       Tilo                  0.254   addgame/M_regs_q_2_2
                                                       addgame/Sh3151
    SLICE_X13Y41.D1      net (fanout=8)        0.696   addgame/Sh315
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X4Y45.D5       net (fanout=11)       1.694   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X4Y45.D        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data38_SW0_SW0_SW0
    SLICE_X5Y43.B2       net (fanout=1)        1.310   addgame/N238
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data38
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.502ns (2.129ns logic, 8.373ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[5].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.488ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.333 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[5].L_reg/M_regs_q_0 to addgame/reg_gen_0[10].L_reg/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   M_addgame_segment_display[21]
                                                       addgame/reg_gen_0[5].L_reg/M_regs_q_0
    SLICE_X5Y39.B1       net (fanout=5)        1.521   M_addgame_segment_display[20]
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y38.A4       net (fanout=6)        1.175   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y38.A        Tilo                  0.235   addgame/N209
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X7Y46.B2       net (fanout=8)        1.691   addgame/Msub_M_reg_out[63]_PWR_10_o_sub_174_OUT_lut[3]
    SLICE_X7Y46.B        Tilo                  0.259   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data20611
    SLICE_X4Y46.C6       net (fanout=4)        1.256   addgame/Mmux_M_reg_data2061
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2371
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.488ns (2.016ns logic, 8.472ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[8].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.420ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.635 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[8].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X11Y43.B3      net (fanout=11)       1.077   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X11Y43.B       Tilo                  0.259   M_addgame_segment_display[46]
                                                       addgame/Mmux_M_reg_data13811
    SLICE_X6Y44.D1       net (fanout=4)        1.098   addgame/Mmux_M_reg_data1381
    SLICE_X6Y44.CLK      Tas                   0.349   M_addgame_segment_display[33]
                                                       addgame/Mmux_M_reg_data1691
                                                       addgame/reg_gen_0[8].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.420ns (2.112ns logic, 8.308ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_0_1 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.520ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.638 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_0_1 to addgame/reg_gen_0[10].L_reg/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   addgame/M_regs_q_0_3
                                                       addgame/reg_position/M_regs_q_0_1
    SLICE_X5Y39.B3       net (fanout=14)       1.553   addgame/M_regs_q_0_1
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y38.A4       net (fanout=6)        1.175   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y38.A        Tilo                  0.235   addgame/N209
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X7Y46.B2       net (fanout=8)        1.691   addgame/Msub_M_reg_out[63]_PWR_10_o_sub_174_OUT_lut[3]
    SLICE_X7Y46.B        Tilo                  0.259   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data20611
    SLICE_X4Y46.C6       net (fanout=4)        1.256   addgame/Mmux_M_reg_data2061
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2371
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.520ns (2.016ns logic, 8.504ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[1].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.475ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[1].L_reg/M_regs_q_0 to addgame/reg_gen_0[10].L_reg/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_addgame_segment_display[57]
                                                       addgame/reg_gen_0[1].L_reg/M_regs_q_0
    SLICE_X5Y39.B4       net (fanout=18)       1.413   M_addgame_segment_display[56]
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y38.A4       net (fanout=6)        1.175   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y38.A        Tilo                  0.235   addgame/N209
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X7Y46.B2       net (fanout=8)        1.691   addgame/Msub_M_reg_out[63]_PWR_10_o_sub_174_OUT_lut[3]
    SLICE_X7Y46.B        Tilo                  0.259   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data20611
    SLICE_X4Y46.C6       net (fanout=4)        1.256   addgame/Mmux_M_reg_data2061
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2371
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.475ns (2.111ns logic, 8.364ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  9.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[8].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.398ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.635 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[8].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y37.A3       net (fanout=6)        1.255   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y37.A        Tilo                  0.235   addgame/N180
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o11
    SLICE_X11Y43.B4      net (fanout=10)       1.141   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out1
    SLICE_X11Y43.B       Tilo                  0.259   M_addgame_segment_display[46]
                                                       addgame/Mmux_M_reg_data13811
    SLICE_X6Y44.D1       net (fanout=4)        1.098   addgame/Mmux_M_reg_data1381
    SLICE_X6Y44.CLK      Tas                   0.349   M_addgame_segment_display[33]
                                                       addgame/Mmux_M_reg_data1691
                                                       addgame/reg_gen_0[8].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.398ns (2.097ns logic, 8.301ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  9.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[1].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[3].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.459ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.328 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[1].L_reg/M_regs_q_0 to addgame/reg_gen_0[3].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_addgame_segment_display[57]
                                                       addgame/reg_gen_0[1].L_reg/M_regs_q_0
    SLICE_X6Y39.D1       net (fanout=18)       1.611   M_addgame_segment_display[56]
    SLICE_X6Y39.D        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2351
    SLICE_X6Y39.A5       net (fanout=6)        0.332   addgame/Sh235
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X13Y41.D2      net (fanout=10)       2.251   addgame/Sh314
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X8Y38.A2       net (fanout=6)        1.126   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X8Y38.A        Tilo                  0.254   addgame/N67
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o21
    SLICE_X4Y45.D5       net (fanout=11)       1.694   addgame/PWR_10_o_M_reg_out[63]_LessThan_173_o_mmx_out2
    SLICE_X4Y45.D        Tilo                  0.254   addgame/N238
                                                       addgame/Mmux_M_reg_data38_SW0_SW0_SW0
    SLICE_X5Y43.B2       net (fanout=1)        1.310   addgame/N238
    SLICE_X5Y43.CLK      Tas                   0.373   M_addgame_segment_display[17]
                                                       addgame/Mmux_M_reg_data38
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.459ns (2.135ns logic, 8.324ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_1_1 (FF)
  Destination:          addgame/reg_gen_0[5].L_reg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.454ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.328 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_1_1 to addgame/reg_gen_0[5].L_reg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   addgame/M_regs_q_1_1
                                                       addgame/reg_position/M_regs_q_1_1
    SLICE_X13Y42.A2      net (fanout=12)       1.724   addgame/M_regs_q_1_1
    SLICE_X13Y42.A       Tilo                  0.259   addgame/M_regs_q_0_3
                                                       addgame/Sh2361
    SLICE_X12Y41.A5      net (fanout=5)        1.823   addgame/Sh236
    SLICE_X12Y41.A       Tilo                  0.254   addgame/M_regs_q_2_2
                                                       addgame/Sh3151
    SLICE_X8Y39.B6       net (fanout=8)        0.930   addgame/Sh315
    SLICE_X8Y39.B        Tilo                  0.254   addgame/Sh695
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_13_OUT_xor<3>111
    SLICE_X2Y41.B3       net (fanout=5)        1.268   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_13_OUT_xor<3>11
    SLICE_X2Y41.B        Tilo                  0.235   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out2
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o21
    SLICE_X8Y38.B1       net (fanout=11)       1.572   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out2
    SLICE_X8Y38.B        Tilo                  0.254   addgame/N67
                                                       addgame/Mmux_M_reg_data94_SW0
    SLICE_X7Y43.A4       net (fanout=1)        1.032   addgame/N67
    SLICE_X7Y43.CLK      Tas                   0.373   M_addgame_segment_display[23]
                                                       addgame/Mmux_M_reg_data94
                                                       addgame/reg_gen_0[5].L_reg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.454ns (2.105ns logic, 8.349ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  9.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[5].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.426ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.323 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[5].L_reg/M_regs_q_0 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   M_addgame_segment_display[21]
                                                       addgame/reg_gen_0[5].L_reg/M_regs_q_0
    SLICE_X5Y39.B1       net (fanout=5)        1.521   M_addgame_segment_display[20]
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.426ns (2.031ns logic, 8.395ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  9.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[14].L_reg/M_regs_q_1 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.432ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[14].L_reg/M_regs_q_1 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   M_addgame_segment_display[57]
                                                       addgame/reg_gen_0[14].L_reg/M_regs_q_1
    SLICE_X13Y42.A1      net (fanout=7)        1.441   M_addgame_segment_display[57]
    SLICE_X13Y42.A       Tilo                  0.259   addgame/M_regs_q_0_3
                                                       addgame/Sh2361
    SLICE_X12Y41.A5      net (fanout=5)        1.823   addgame/Sh236
    SLICE_X12Y41.A       Tilo                  0.254   addgame/M_regs_q_2_2
                                                       addgame/Sh3151
    SLICE_X12Y44.C3      net (fanout=8)        0.807   addgame/Sh315
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.432ns (2.145ns logic, 8.287ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  9.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_0_1 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.458ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.628 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_0_1 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   addgame/M_regs_q_0_3
                                                       addgame/reg_position/M_regs_q_0_1
    SLICE_X5Y39.B3       net (fanout=14)       1.553   addgame/M_regs_q_0_1
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.458ns (2.031ns logic, 8.427ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  9.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_position/M_regs_q_1_1 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.446ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_position/M_regs_q_1_1 to addgame/reg_gen_0[10].L_reg/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   addgame/M_regs_q_1_1
                                                       addgame/reg_position/M_regs_q_1_1
    SLICE_X13Y42.A2      net (fanout=12)       1.724   addgame/M_regs_q_1_1
    SLICE_X13Y42.A       Tilo                  0.259   addgame/M_regs_q_0_3
                                                       addgame/Sh2361
    SLICE_X12Y41.A5      net (fanout=5)        1.823   addgame/Sh236
    SLICE_X12Y41.A       Tilo                  0.254   addgame/M_regs_q_2_2
                                                       addgame/Sh3151
    SLICE_X13Y41.D1      net (fanout=8)        0.696   addgame/Sh315
    SLICE_X13Y41.D       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>111
    SLICE_X6Y38.A4       net (fanout=6)        1.175   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X6Y38.A        Tilo                  0.235   addgame/N209
                                                       addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
    SLICE_X7Y46.B2       net (fanout=8)        1.691   addgame/Msub_M_reg_out[63]_PWR_10_o_sub_174_OUT_lut[3]
    SLICE_X7Y46.B        Tilo                  0.259   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data20611
    SLICE_X4Y46.C6       net (fanout=4)        1.256   addgame/Mmux_M_reg_data2061
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2371
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.446ns (2.081ns logic, 8.365ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  9.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[9].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.361ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.638 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[9].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X11Y43.B3      net (fanout=11)       1.077   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X11Y43.B       Tilo                  0.259   M_addgame_segment_display[46]
                                                       addgame/Mmux_M_reg_data13811
    SLICE_X7Y46.D5       net (fanout=4)        1.015   addgame/Mmux_M_reg_data1381
    SLICE_X7Y46.CLK      Tas                   0.373   M_addgame_segment_display[37]
                                                       addgame/Mmux_M_reg_data1943
                                                       addgame/reg_gen_0[9].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.361ns (2.136ns logic, 8.225ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  9.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[10].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[14].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.348ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.627 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[10].L_reg/M_regs_q_0 to addgame/reg_gen_0[14].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.DQ       Tcko                  0.525   M_addgame_segment_display[40]
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_0
    SLICE_X6Y39.C1       net (fanout=5)        2.011   M_addgame_segment_display[40]
    SLICE_X6Y39.C        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh2191
    SLICE_X6Y39.A1       net (fanout=7)        0.545   addgame/Sh219
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X8Y47.C3       net (fanout=11)       1.480   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X8Y47.C        Tilo                  0.255   addgame/N199
                                                       addgame/Mmux_M_reg_data332_SW2
    SLICE_X8Y44.D5       net (fanout=1)        0.637   addgame/N199
    SLICE_X8Y44.CLK      Tas                   0.339   M_addgame_segment_display[57]
                                                       addgame/Mmux_M_reg_data332
                                                       addgame/reg_gen_0[14].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.348ns (2.098ns logic, 8.250ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[1].L_reg/M_regs_q_0 (FF)
  Destination:          addgame/reg_gen_0[13].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[1].L_reg/M_regs_q_0 to addgame/reg_gen_0[13].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_addgame_segment_display[57]
                                                       addgame/reg_gen_0[1].L_reg/M_regs_q_0
    SLICE_X5Y39.B4       net (fanout=18)       1.413   M_addgame_segment_display[56]
    SLICE_X5Y39.B        Tilo                  0.259   addgame/Sh10761
                                                       addgame/Sh107611
    SLICE_X6Y39.A6       net (fanout=7)        0.578   addgame/Sh10761
    SLICE_X6Y39.A        Tilo                  0.235   addgame/Sh235
                                                       addgame/Sh3141
    SLICE_X12Y44.C1      net (fanout=10)       2.080   addgame/Sh314
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X3Y41.C1       net (fanout=11)       1.737   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X3Y41.C        Tilo                  0.259   addgame/Mmux_M_reg_data1251
                                                       addgame/Mmux_M_reg_data11311_SW0_SW0_SW0
    SLICE_X4Y41.A1       net (fanout=1)        0.982   addgame/N190
    SLICE_X4Y41.CLK      Tas                   0.339   M_addgame_segment_display[55]
                                                       addgame/Mmux_M_reg_data3073
                                                       addgame/reg_gen_0[13].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.413ns (2.126ns logic, 8.287ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addgame/reg_gen_0[3].L_reg/M_regs_q_1 (FF)
  Destination:          addgame/reg_gen_0[10].L_reg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: addgame/reg_gen_0[3].L_reg/M_regs_q_1 to addgame/reg_gen_0[10].L_reg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AQ       Tcko                  0.430   M_addgame_segment_display[17]
                                                       addgame/reg_gen_0[3].L_reg/M_regs_q_1
    SLICE_X13Y41.B1      net (fanout=5)        2.260   M_addgame_segment_display[13]
    SLICE_X13Y41.B       Tilo                  0.259   addgame/Madd_M_reg_out[63]_M_reg_out[63]_add_171_OUT_xor<3>11
                                                       addgame/Sh1881
    SLICE_X8Y39.C6       net (fanout=6)        1.155   addgame/Sh188
    SLICE_X8Y39.C        Tilo                  0.255   addgame/Sh695
                                                       addgame/Sh6961
    SLICE_X12Y44.C5      net (fanout=8)        1.081   addgame/Sh696
    SLICE_X12Y44.C       Tilo                  0.255   addgame/N244
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11_SW5
    SLICE_X8Y39.A1       net (fanout=1)        1.497   addgame/N244
    SLICE_X8Y39.A        Tilo                  0.254   addgame/Sh695
                                                       addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o11
    SLICE_X11Y43.B3      net (fanout=11)       1.077   addgame/PWR_10_o_M_reg_out[63]_LessThan_15_o_mmx_out1
    SLICE_X11Y43.B       Tilo                  0.259   M_addgame_segment_display[46]
                                                       addgame/Mmux_M_reg_data13811
    SLICE_X4Y46.A4       net (fanout=4)        1.294   addgame/Mmux_M_reg_data1381
    SLICE_X4Y46.CLK      Tas                   0.339   M_addgame_segment_display[43]
                                                       addgame/Mmux_M_reg_data2253
                                                       addgame/reg_gen_0[10].L_reg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.415ns (2.051ns logic, 8.364ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: addgame/button_condleft/M_sync_out/CLK
  Logical resource: addgame/button_conddown/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: addgame/button_condleft/M_sync_out/CLK
  Logical resource: addgame/button_condright/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: addgame/button_condleft/M_sync_out/CLK
  Logical resource: addgame/button_condup/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: addgame/button_condleft/M_sync_out/CLK
  Logical resource: addgame/button_condleft/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[3]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_0/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[3]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_1/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[3]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_2/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[3]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_3/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[7]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_4/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[7]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_5/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[7]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_6/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[7]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_7/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[11]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_8/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[11]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_9/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[11]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_10/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[11]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_11/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[15]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_12/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[15]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_13/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[15]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_14/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[15]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_15/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[19]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_16/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[19]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_17/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[19]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_18/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_condright/M_ctr_q[19]/CLK
  Logical resource: addgame/button_condright/M_ctr_q_19/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_conddown/M_ctr_q[3]/CLK
  Logical resource: addgame/button_conddown/M_ctr_q_0/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_conddown/M_ctr_q[3]/CLK
  Logical resource: addgame/button_conddown/M_ctr_q_1/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_conddown/M_ctr_q[3]/CLK
  Logical resource: addgame/button_conddown/M_ctr_q_2/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_conddown/M_ctr_q[3]/CLK
  Logical resource: addgame/button_conddown/M_ctr_q_3/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addgame/button_conddown/M_ctr_q[7]/CLK
  Logical resource: addgame/button_conddown/M_ctr_q_4/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.188|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 82517 paths, 0 nets, and 2274 connections

Design statistics:
   Minimum period:  11.188ns{1}   (Maximum frequency:  89.381MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 15:45:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



