<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/alpha/utility.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/alpha/utility.hh</h1><a href="alpha_2utility_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Nathan Binkert</span>
<a name="l00029"></a>00029 <span class="comment"> *          Steve Reinhardt</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="preprocessor">#ifndef __ARCH_ALPHA_UTILITY_HH__</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ALPHA_UTILITY_HH__</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="alpha_2isa__traits_8hh.html">arch/alpha/isa_traits.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="alpha_2registers_8hh.html">arch/alpha/registers.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2types_8hh.html">arch/alpha/types.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="base_2misc_8hh.html">base/misc.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="ev5_8hh.html">arch/alpha/ev5.hh</a>&quot;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="keyword">namespace </span>AlphaISA {
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="keyword">inline</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a>
<a name="l00046"></a><a class="code" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">00046</a> <a class="code" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;callPC)
<a name="l00047"></a>00047 {
<a name="l00048"></a>00048     <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> retPC = callPC;
<a name="l00049"></a>00049     retPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">advance</a>();
<a name="l00050"></a>00050     <span class="keywordflow">return</span> retPC;
<a name="l00051"></a>00051 }
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 uint64_t <a class="code" href="namespaceAlphaISA.html#a3f9560369e934be05b1dd8f23fbd6104">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>);
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00056"></a><a class="code" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">00056</a> <a class="code" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">return</span> (tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>) &amp; 0x18) != 0;
<a name="l00059"></a>00059 }
<a name="l00060"></a>00060 
<a name="l00065"></a>00065 <span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;
<a name="l00066"></a>00066 <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#ac1e586c013057b642701d473139aa444">zeroRegisters</a>(TC *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="comment">// Alpha IPR register accessors</span>
<a name="l00069"></a><a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">00069</a> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>) { <span class="keywordflow">return</span> addr &amp; 0x3; }
<a name="l00070"></a><a class="code" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">00070</a> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId)
<a name="l00071"></a>00071 { tc-&gt;<a class="code" href="classThreadContext.html#a9270160e6cce25ded6999f6e4e60a3ed">activate</a>(<a class="code" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0)); }
<a name="l00072"></a>00072 
<a name="l00074"></a>00074 <span class="comment">//</span>
<a name="l00075"></a>00075 <span class="comment">//  Translation stuff</span>
<a name="l00076"></a>00076 <span class="comment">//</span>
<a name="l00077"></a>00077 
<a name="l00078"></a><a class="code" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">00078</a> <span class="keyword">inline</span> <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">PteAddr</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a>) { <span class="keywordflow">return</span> (a &amp; <a class="code" href="namespaceAlphaISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a>) &lt;&lt; <a class="code" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a>; }
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="comment">// User Virtual</span>
<a name="l00081"></a><a class="code" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">00081</a> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">IsUSeg</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> &lt;= a &amp;&amp; a &lt;= <a class="code" href="namespaceAlphaISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a>; }
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="comment">// Kernel Direct Mapped</span>
<a name="l00084"></a><a class="code" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">00084</a> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">IsK0Seg</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a> &lt;= a &amp;&amp; a &lt;= <a class="code" href="namespaceAlphaISA.html#acc102ef1fcdb799119ec7b33af4198f0">K0SegEnd</a>; }
<a name="l00085"></a><a class="code" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">00085</a> <span class="keyword">inline</span> <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">K0Seg2Phys</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>) { <span class="keywordflow">return</span> addr &amp; ~<a class="code" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a>; }
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="comment">// Kernel Virtual</span>
<a name="l00088"></a><a class="code" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">00088</a> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">IsK1Seg</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#af3e520006557877e41eafa56b43b35b8">K1SegBase</a> &lt;= a &amp;&amp; a &lt;= <a class="code" href="namespaceAlphaISA.html#a1c845959a4414a849c86e1064d650fc7">K1SegEnd</a>; }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>
<a name="l00091"></a><a class="code" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">00091</a> <a class="code" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">TruncPage</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>)
<a name="l00092"></a>00092 { <span class="keywordflow">return</span> addr &amp; ~(<a class="code" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1); }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>
<a name="l00095"></a><a class="code" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">00095</a> <a class="code" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">RoundPage</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>)
<a name="l00096"></a>00096 { <span class="keywordflow">return</span> (addr + <a class="code" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1) &amp; ~(<a class="code" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1); }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a69ad890f318cd923f9a65897a06cbf50">initIPRs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId);
<a name="l00099"></a>00099 <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#aded557a1e716c6f849b0e0b05fc77676">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId);
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#aaeffcccf262b0dbd3cbcc8b4cef41168">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a42833096094e5ff0f2de948bf8e5965c">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a2624d7d8bac3eb03de2eb6e83903c208">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00108"></a><a class="code" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">00108</a> <a class="code" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">advancePC</a>(<a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00109"></a>00109 {
<a name="l00110"></a>00110     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">advance</a>();
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 <span class="keyword">inline</span> uint64_t
<a name="l00114"></a><a class="code" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">00114</a> <a class="code" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00115"></a>00115 {
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>));
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 } <span class="comment">// namespace AlphaISA</span>
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 <span class="preprocessor">#endif // __ARCH_ALPHA_UTILITY_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
