<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 12.900.20.24</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)</text>
<text>Date: Wed Jun 23 22:10:56 2021
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>sb</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>400 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST, TYPICAL, WORST</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell>MemorySynchronizer_0/waitingtimercounter[25]:D</cell>
 <cell>15.257</cell>
 <cell></cell>
 <cell>16.879</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>15.576</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell>MemorySynchronizer_0/SynchStatusReg2[11]:EN</cell>
 <cell>15.151</cell>
 <cell></cell>
 <cell>16.773</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>15.514</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell>MemorySynchronizer_0/waitingtimercounter[24]:D</cell>
 <cell>15.056</cell>
 <cell></cell>
 <cell>16.678</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>15.376</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell>MemorySynchronizer_0/waitingtimercounter[9]:D</cell>
 <cell>14.960</cell>
 <cell></cell>
 <cell>16.582</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>15.269</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell>MemorySynchronizer_0/waitingtimercounter[11]:D</cell>
 <cell>14.938</cell>
 <cell></cell>
 <cell>16.560</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>15.253</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MemorySynchronizer_0/waitingtimercounter[25]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>16.879</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>0.224</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>0.419</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>0.786</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>1.081</cell>
 <cell>87</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.541</cell>
 <cell>1.622</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>1.749</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_nreset_59_rs_RNIVA8U:A</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.967</cell>
 <cell>2.716</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_nreset_59_rs_RNIVA8U:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>2.962</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_7:B</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/waitingtimercounter_Z[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.142</cell>
 <cell>4.104</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_7:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>4.456</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_0_CC_0:UB[7]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG843</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.456</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_0_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>5.021</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_0_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO819</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.021</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_0_CC_1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.219</cell>
 <cell>5.240</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_0_CC_2:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO820</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.240</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_0_CC_2:CC[8]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>5.655</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_31_FCINST1:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG919</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.655</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_31_FCINST1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:FCEND_BUFF_CC</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>5.733</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_31_RNISAUC:A</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_31_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.517</cell>
 <cell>6.250</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un104_in_enable_cry_31_RNISAUC:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.436</cell>
 <cell>31</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_0:A</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un105_m1_e_0_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.859</cell>
 <cell>7.295</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_0:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>7.453</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_0:P[1]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG102</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.453</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.733</cell>
 <cell>8.186</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO100</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.186</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_1:CC[6]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>8.386</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_17:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG155</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.386</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un4_waitingtimercounter_cry_17:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>8.464</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un112_in_enable_0_I_93:A</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un120_in_enable_i_A[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.065</cell>
 <cell>10.529</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un112_in_enable_0_I_93:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>10.687</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un112_in_enable_0_I_1_CC_1:P[0]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG560</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.687</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un112_in_enable_0_I_1_CC_1:CC[8]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.870</cell>
 <cell>11.557</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un112_in_enable_0_I_45_FCINST1:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG586</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.557</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un112_in_enable_0_I_45_FCINST1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:FCEND_BUFF_CC</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>11.635</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0:B</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un112_in_enable_0_data_tmp[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.164</cell>
 <cell>12.799</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>13.045</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_0:UB[1]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG626</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.045</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.714</cell>
 <cell>13.759</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO623</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.759</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>13.977</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_2:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO624</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.977</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_2:CC[2]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>14.274</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_25:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG702</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.274</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_25:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>14.339</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0_a2_1[25]:C</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_25_S</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.527</cell>
 <cell>14.866</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0_a2_1[25]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>15.103</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0[25]:C</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/N_2422</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.725</cell>
 <cell>15.828</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0[25]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>16.014</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter[25]:D</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/waitingtimercounter_10[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.865</cell>
 <cell>16.879</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.879</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>76</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter[25]:CLK</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/waitingtimercounter[25]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>stamp0_ready_temp</cell>
 <cell>STAMP_0/PREADY:EN</cell>
 <cell>6.740</cell>
 <cell></cell>
 <cell>6.740</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.524</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>stamp0_ready_dms2</cell>
 <cell>STAMP_0/PREADY:EN</cell>
 <cell>6.441</cell>
 <cell></cell>
 <cell>6.441</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.225</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>stamp0_ready_dms1</cell>
 <cell>STAMP_0/PREADY:EN</cell>
 <cell>6.223</cell>
 <cell></cell>
 <cell>6.223</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.007</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>stamp0_ready_temp</cell>
 <cell>STAMP_0/component_state[3]:D</cell>
 <cell>5.662</cell>
 <cell></cell>
 <cell>5.662</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>4.355</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>stamp0_ready_dms2</cell>
 <cell>STAMP_0/component_state[3]:D</cell>
 <cell>5.363</cell>
 <cell></cell>
 <cell>5.363</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>4.056</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: stamp0_ready_temp</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: STAMP_0/PREADY:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.740</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>stamp0_ready_temp</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>stamp0_ready_temp_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>stamp0_ready_temp</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>stamp0_ready_temp_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>1.308</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>stamp0_ready_temp_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>stamp0_ready_temp_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.283</cell>
 <cell>1.591</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>stamp0_ready_temp_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>1.700</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>STAMP_0/un27_paddr_1:B</cell>
 <cell>net</cell>
 <cell>stamp0_ready_temp_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.768</cell>
 <cell>3.468</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>STAMP_0/un27_paddr_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>3.733</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/un27_paddr:B</cell>
 <cell>net</cell>
 <cell>STAMP_0/un27_paddr_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>3.993</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/un27_paddr:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>4.095</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/PREADY_0_sqmuxa_2_0_a3:D</cell>
 <cell>net</cell>
 <cell>STAMP_0/un27_paddr_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.366</cell>
 <cell>4.461</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/PREADY_0_sqmuxa_2_0_a3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>4.799</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/un1_PREADY_0_sqmuxa_3_0:D</cell>
 <cell>net</cell>
 <cell>STAMP_0/PREADY_0_sqmuxa_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.275</cell>
 <cell>5.074</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/un1_PREADY_0_sqmuxa_3_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>5.320</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>STAMP_0/PREADY:EN</cell>
 <cell>net</cell>
 <cell>STAMP_0/un1_PREADY_0_sqmuxa_3_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.420</cell>
 <cell>6.740</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.740</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>76</cell>
 <cell>r</cell>
</row>
<row>
 <cell>STAMP_0/PREADY:CLK</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.532</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>STAMP_0/PREADY:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>resetn</cell>
 <cell>8.335</cell>
 <cell></cell>
 <cell>10.364</cell>
 <cell></cell>
 <cell>10.364</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>STAMP_0/spi/mosi_cl:CLK</cell>
 <cell>stamp0_spi_mosi</cell>
 <cell>8.275</cell>
 <cell></cell>
 <cell>9.913</cell>
 <cell></cell>
 <cell>9.913</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>ENABLE_MEMORY_LED</cell>
 <cell>7.835</cell>
 <cell></cell>
 <cell>9.864</cell>
 <cell></cell>
 <cell>9.864</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MMUART_0_TXD_M2F</cell>
 <cell>7.706</cell>
 <cell></cell>
 <cell>9.735</cell>
 <cell></cell>
 <cell>9.735</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>adc_start</cell>
 <cell>7.565</cell>
 <cell></cell>
 <cell>9.594</cell>
 <cell></cell>
 <cell>9.594</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: resetn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.364</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>0.224</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>0.418</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>0.782</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>1.077</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>1.529</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>1.775</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>2.029</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TX_EBL_MGPIO4A_H2F_B</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.214</cell>
 <cell>3.243</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ResetAND:B</cell>
 <cell>net</cell>
 <cell>sb_sb_0_GPIO_4_M2F</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.619</cell>
 <cell>4.862</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ResetAND:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>5.055</cell>
 <cell>128</cell>
 <cell>f</cell>
</row>
<row>
 <cell>resetn_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.691</cell>
 <cell>6.746</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>resetn_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>7.134</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>resetn_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>resetn_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.402</cell>
 <cell>7.536</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>resetn_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.828</cell>
 <cell>10.364</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>resetn</cell>
 <cell>net</cell>
 <cell>resetn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.364</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.364</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>resetn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</cell>
 <cell>8.446</cell>
 <cell></cell>
 <cell>10.475</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>9.304</cell>
 <cell>0.443</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MemorySynchronizer_0/N_2535_set:ALn</cell>
 <cell>8.454</cell>
 <cell></cell>
 <cell>10.483</cell>
 <cell></cell>
 <cell>0.417</cell>
 <cell>9.287</cell>
 <cell>0.416</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60_set:ALn</cell>
 <cell>8.141</cell>
 <cell></cell>
 <cell>10.170</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>9.002</cell>
 <cell>0.446</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MemorySynchronizer_0/N_1978_i_set:ALn</cell>
 <cell>7.904</cell>
 <cell></cell>
 <cell>9.933</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>8.760</cell>
 <cell>0.441</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MemorySynchronizer_0/N_2537_set:ALn</cell>
 <cell>7.828</cell>
 <cell></cell>
 <cell>9.857</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>8.678</cell>
 <cell>0.435</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.475</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>0.224</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>0.418</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>0.782</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>1.077</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>1.529</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>1.775</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>2.029</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TX_EBL_MGPIO4A_H2F_B</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.163</cell>
 <cell>3.192</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ResetAND:B</cell>
 <cell>net</cell>
 <cell>sb_sb_0_GPIO_4_M2F</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.680</cell>
 <cell>4.872</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ResetAND:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>5.058</cell>
 <cell>128</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:B</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.044</cell>
 <cell>8.102</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>8.270</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</cell>
 <cell>net</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.205</cell>
 <cell>10.475</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.475</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>22</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:CLK</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.515</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</cell>
 <cell>adc_clk</cell>
 <cell>7.690</cell>
 <cell></cell>
 <cell>10.075</cell>
 <cell></cell>
 <cell>10.075</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: adc_clk</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.075</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</cell>
 <cell>net</cell>
 <cell>sb_sb_0/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.385</cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CCC_IP</cell>
 <cell>+</cell>
 <cell>2.315</cell>
 <cell>4.700</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.256</cell>
 <cell>4.956</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>5.160</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>5.499</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/GL1_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>5.713</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>adc_clk_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>sb_sb_0/CCC_0/GL1_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.796</cell>
 <cell>6.509</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>adc_clk_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>6.897</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>adc_clk_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>adc_clk_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.390</cell>
 <cell>7.287</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>adc_clk_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.788</cell>
 <cell>10.075</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>adc_clk</cell>
 <cell>net</cell>
 <cell>adc_clk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.075</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.075</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>adc_clk</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
