vendor_name = ModelSim
source_file = 1, C:/Users/DELL/Desktop/FPGA/Test/Test.v
source_file = 1, My_Or.v
source_file = 1, C:/Users/DELL/Desktop/FPGA/Test/alu.v
source_file = 1, C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v
source_file = 1, C:/Users/DELL/Desktop/FPGA/Test/b_input_logic.v
source_file = 1, C:/Users/DELL/Desktop/FPGA/Test/full_adder.v
source_file = 1, C:/Users/DELL/Desktop/FPGA/Test/logic_part.v
design_name = Test
instance = comp, \y~output , y~output, Test, 1
instance = comp, \x~input , x~input, Test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
