<module name="NSS_0_CFG_CPSW" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_IDVER" acronym="CPSW_IDVER" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4EE71100" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CONTROL" acronym="CPSW_CONTROL" offset="0x4" width="32" description="">
    <bitfield id="ECC_CRC_MODE" width="1" begin="31" end="31" resetval="0x0" description="ECC CRC Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EEE_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Energy Efficient Ethernet enable" range="" rwaccess="RW"/>
    <bitfield id="P0_RX_PASS_CRC_ERR" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Pass Received CRC errors" range="" rwaccess="RW"/>
    <bitfield id="P0_RX_PAD" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Receive Short Packet Pad" range="" rwaccess="RW"/>
    <bitfield id="P0_TX_CRC_REMOVE" width="1" begin="13" end="13" resetval="0x0" description="Port 0 Transmit CRC remove" range="" rwaccess="RW"/>
    <bitfield id="P0_TX_CRC_TYPE" width="1" begin="12" end="12" resetval="0x0" description="Port 0 Transmit CRC Type &#8211; The type of CRC on all Port 0 transmit packet (egress), regardless of the CRC type of in ingress Ethernet port." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="11" end="5" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="P1_PASS_PRI_TAGGED" width="1" begin="4" end="4" resetval="0x0" description="Port 1 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P0_PASS_PRI_TAGGED" width="1" begin="3" end="3" resetval="0x0" description="Port 0 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P0_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Port 0 Enable" range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="1" end="1" resetval="0x0" description="VLAN Aware Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_EM_CONTROL" acronym="CPSW_EM_CONTROL" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_STAT_PORT_EN" acronym="CPSW_STAT_PORT_EN" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Statistics Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SOFT_IDLE" acronym="CPSW_SOFT_IDLE" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFT_IDLE" width="1" begin="0" end="0" resetval="0x0" description="Software Idle" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_EEE_PRESCALE" acronym="CPSW_EEE_PRESCALE" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EEE_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Energy Efficient Ethernet Pre-scale count load value - This value is loaded into the EEE pre-scale counter each time the pre-scale count decrements to zero. The EEE counters are enabled to decrement each time the pre-scale counter reaches zero (and the EEE counters are enabled to count time). If this value is zero then the EEE counters decrement on every clock. If this value is 0x001 then the counters decrement on every other clock (and so on)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_CONTROL" acronym="CPSW_P0_CONTROL" offset="0x1004" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 0 IPv6 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 0 IPv4 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P0_FLOW_ID_OFFSET" acronym="CPSW_P0_FLOW_ID_OFFSET" offset="0x1008" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FLOW_ID_OFFSET" width="8" begin="7" end="0" resetval="0x0" description="This value is added to the thread/Flow_ID in CPPI transmit PSI Info Word 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_BLK_CNT" acronym="CPSW_P0_BLK_CNT" offset="0x1010" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x1" description="Port 0 Transmit Block Count Usage &#8211; This value is the number of blocks allocated to the FIFO logical transmit queues." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT" width="6" begin="5" end="0" resetval="0x1" description="Port 0 Receive Block Count Usage &#8211; This value is the number of blocks allocated in the receive FIFO." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P0_PORT_VLAN" acronym="CPSW_P0_PORT_VLAN" offset="0x1014" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="" rwaccess="RW"/>
    <bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="" rwaccess="RW"/>
    <bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_CTL" acronym="CPSW_P0_PRI_CTL" offset="0x101C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PTYPE" width="1" begin="8" end="8" resetval="0x0" description="Receive Priority Type" range="" rwaccess="RW"/>
    <bitfield id="RX_RLIM" width="8" begin="7" end="0" resetval="0x0" description="Receive Rate Limit Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_PRI_MAP" acronym="CPSW_P0_RX_PRI_MAP" offset="0x1020" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7 &#8211; A packet pri of 0x7 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6 &#8211; A packet pri of 0x6 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5 &#8211; A packet pri of 0x5 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4 &#8211; A packet pri of 0x4 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3 &#8211; A packet pri of 0x3 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2 &#8211; A packet pri of 0x2 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1 &#8211; A packet pri of 0x1 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0 &#8211; A packet pri of 0x0 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_MAXLEN" acronym="CPSW_P0_RX_MAXLEN" offset="0x1024" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="Rx Maximum Frame Length &#8211; This field determines the maximum length of a received frame. The reset value is 1518 (dec). Frames with byte counts greater than RX_MAXLEN are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 2020 (including VLAN)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_IDLE2LPI" acronym="CPSW_P0_IDLE2LPI" offset="0x1030" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IDLE2LPI" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE Idle to LPI counter load value - After EEE_CLKSTOP_REQ is asserted, this value is loaded into the port 0 idle to LPI counter on each clock that the port 0 transmit or receive is not idle. Port 0 enters the LPI state when this count decrements to zero (on the prescale count). This count value should be large relative to switch operations." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_LPI2WAKE" acronym="CPSW_P0_LPI2WAKE" offset="0x1034" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LPI2WAKE" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE LPI to wake counter load value &#8211; When the port is in the transmit LPI state and the EEE_CLKSTOP_REQ signal is deasserted, this value is loaded into the port 0 LPI to wake counter. Transmit and receive packet operations may begin (resume) when the LPI to wake count decrements to zero (on the prescale count). This is the time waited before CPPI packet operations begin (resume after wakeup). This count value should be large relative to switch operations." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_EEE_STATUS" acronym="CPSW_P0_EEE_STATUS" offset="0x1038" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x0" description="CPPI port 0 transmit FIFO (switch egress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x0" description="CPPI port 0 receive FIFO (switch ingress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="CPPI port 0 transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="CPPI port 0 transmit wakeup - asserted in the transmit LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="CPPI port 0 transmit LPI state - asserted when the port 0 transmit is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x0" description="CPPI port 0 receive LPI state - asserted when the port 0 receive is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_0" acronym="CPSW_P0_RX_DSCP_MAP_0" offset="0x1120" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_1" acronym="CPSW_P0_RX_DSCP_MAP_1" offset="0x1124" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_2" acronym="CPSW_P0_RX_DSCP_MAP_2" offset="0x1128" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_3" acronym="CPSW_P0_RX_DSCP_MAP_3" offset="0x112C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_4" acronym="CPSW_P0_RX_DSCP_MAP_4" offset="0x1130" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_5" acronym="CPSW_P0_RX_DSCP_MAP_5" offset="0x1134" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_6" acronym="CPSW_P0_RX_DSCP_MAP_6" offset="0x1138" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_0" acronym="CPSW_P0_PRI_SEND_0" offset="0x1140" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_1" acronym="CPSW_P0_PRI_SEND_1" offset="0x1144" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_2" acronym="CPSW_P0_PRI_SEND_2" offset="0x1148" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_3" acronym="CPSW_P0_PRI_SEND_3" offset="0x114C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_4" acronym="CPSW_P0_PRI_SEND_4" offset="0x1150" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_5" acronym="CPSW_P0_PRI_SEND_5" offset="0x1154" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_SEND_6" acronym="CPSW_P0_PRI_SEND_6" offset="0x1158" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_0" acronym="CPSW_P0_PRI_IDLE_0" offset="0x1160" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_1" acronym="CPSW_P0_PRI_IDLE_1" offset="0x1164" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_2" acronym="CPSW_P0_PRI_IDLE_2" offset="0x1168" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_3" acronym="CPSW_P0_PRI_IDLE_3" offset="0x116C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_4" acronym="CPSW_P0_PRI_IDLE_4" offset="0x1170" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_5" acronym="CPSW_P0_PRI_IDLE_5" offset="0x1174" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_IDLE_6" acronym="CPSW_P0_PRI_IDLE_6" offset="0x1178" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_SRC_ID_A" acronym="CPSW_P0_SRC_ID_A" offset="0x1300" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PORT1" width="8" begin="7" end="0" resetval="0x1" description="Port 1 CPPI Info Word0 Source ID Value. This value is contained in the CPPI Info Word 0 src_id field for packets received on port 1." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RESERVED" acronym="CPSW_P1_RESERVED" offset="0x2000" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved register for memory map alignment" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_CONTROL" acronym="CPSW_P1_CONTROL" offset="0x2004" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_LPI_CLKSTOP_EN" width="1" begin="12" end="12" resetval="0x0" description="Transmit LPI clockstop enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="11" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="IPv6 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="IPv4 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_MAX_BLKS" acronym="CPSW_P1_MAX_BLKS" offset="0x2008" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_MAX_BLKS" width="4" begin="11" end="8" resetval="0x4" description="Transmit FIFO maximum blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO&#8217;s logical transmit priority queues. The recommended value of TX_MAX_BLKS is 0x4." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_BLKS" width="4" begin="3" end="0" resetval="0x8" description="Receive FIFO maximum blocks &#8211; This value is the maximum number of 1k memory blocks that may be allocated to the FIFO&#8217;s logical receive queue. This value must be greater than or equal to 0x3. The recommended value of RX_MAX_BLKS is 0x8." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_BLK_CNT" acronym="CPSW_P1_BLK_CNT" offset="0x2010" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BLK_CNT" width="4" begin="11" end="8" resetval="0x1" description="Transmit Block Count Usage &#8211; This value is the number of blocks allocated to the port&#8217;s FIFO logical transmit queues." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT" width="4" begin="3" end="0" resetval="0x1" description="Receive Block Count Usage &#8211; This value is the number of blocks allocated to the port&#8217;s FIFO receive queue." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_PORT_VLAN" acronym="CPSW_P1_PORT_VLAN" offset="0x2014" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority (7 is highest priority)" range="" rwaccess="RW"/>
    <bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="" rwaccess="RW"/>
    <bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_CTL" acronym="CPSW_P1_PRI_CTL" offset="0x201C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_HOST_BLKS_REM" width="4" begin="15" end="12" resetval="0x9" description="Transmit FIFO Blocks that must be free before a non rate-limited CPPI Port 0 receive thread can begin sending a packet" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_RX_PRI_MAP" acronym="CPSW_P1_RX_PRI_MAP" offset="0x2020" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7 &#8211; A packet pri of 0x7 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6 &#8211; A packet pri of 0x6 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5 &#8211; A packet pri of 0x5 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4 &#8211; A packet pri of 0x4 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3 &#8211; A packet pri of 0x3 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2 &#8211; A packet pri of 0x2 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1 &#8211; A packet pri of 0x1 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0 &#8211; A packet pri of 0x0 is mapped (changed) to this header packet pri." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_MAXLEN" acronym="CPSW_P1_RX_MAXLEN" offset="0x2024" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="Rx Maximum Frame Length &#8211; This field determines the maximum length of a received frame. The reset value is 1518 (dec). Frames with byte counts greater than RX_MAXLEN are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 9604 (including VLAN)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_IDLE2LPI" acronym="CPSW_P1_IDLE2LPI" offset="0x2030" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read as zero." range="" rwaccess="R"/>
    <bitfield id="IDLE2LPI" width="24" begin="23" end="0" resetval="0x0" description="EEE Idle to LPI counter load value- After EEE_CLKSTOP_REQ is asserted, this value is loaded into the port idle to LPI counter on each clock that the port transmit is not idle. The port enters the transmit LPI state when this count decrements to zero. This count decrements each time the EEE prescale count decrements to zero." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_LPI2WAKE" acronym="CPSW_P1_LPI2WAKE" offset="0x2034" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read as zero." range="" rwaccess="R"/>
    <bitfield id="LPI2WAKE" width="24" begin="23" end="0" resetval="0x0" description="EEE LPI to wake counter load value &#8211; When the port is in the transmit LPI state and the EEE_CLKSTOP_REQ signal is deasserted, this value is loaded into the LPI to wake counter. Transmit packet operations may begin (resume) when the LPI to wake count decrements to zero (on the pre-scale count). This is the time waited before Ethernet transmit operations resume after wakeup." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_EEE_STATUS" acronym="CPSW_P1_EEE_STATUS" offset="0x2038" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x0" description="Transmit FIFO (switch egress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x0" description="Receive FIFO (switch ingress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="Transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="Transmit wakeup - asserted in the transmit LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="Transmit LPI state - asserted when the port 0 transmit is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x0" description="Receive LPI state - asserted when the port 0 receive is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_0" acronym="CPSW_P1_RX_DSCP_MAP_0" offset="0x2120" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_1" acronym="CPSW_P1_RX_DSCP_MAP_1" offset="0x2124" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_2" acronym="CPSW_P1_RX_DSCP_MAP_2" offset="0x2128" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_3" acronym="CPSW_P1_RX_DSCP_MAP_3" offset="0x212C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_4" acronym="CPSW_P1_RX_DSCP_MAP_4" offset="0x2130" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_5" acronym="CPSW_P1_RX_DSCP_MAP_5" offset="0x2134" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_RX_DSCP_MAP_6" acronym="CPSW_P1_RX_DSCP_MAP_6" offset="0x2138" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_0" acronym="CPSW_P1_PRI_SEND_0" offset="0x2140" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_1" acronym="CPSW_P1_PRI_SEND_1" offset="0x2144" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_2" acronym="CPSW_P1_PRI_SEND_2" offset="0x2148" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_3" acronym="CPSW_P1_PRI_SEND_3" offset="0x214C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_4" acronym="CPSW_P1_PRI_SEND_4" offset="0x2150" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_5" acronym="CPSW_P1_PRI_SEND_5" offset="0x2154" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_SEND_6" acronym="CPSW_P1_PRI_SEND_6" offset="0x2158" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N send count, where N = 0 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_0" acronym="CPSW_P1_PRI_IDLE_0" offset="0x2160" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_1" acronym="CPSW_P1_PRI_IDLE_1" offset="0x2164" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_2" acronym="CPSW_P1_PRI_IDLE_2" offset="0x2168" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_3" acronym="CPSW_P1_PRI_IDLE_3" offset="0x216C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_4" acronym="CPSW_P1_PRI_IDLE_4" offset="0x2170" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_5" acronym="CPSW_P1_PRI_IDLE_5" offset="0x2174" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_PRI_IDLE_6" acronym="CPSW_P1_PRI_IDLE_6" offset="0x2178" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="18" begin="17" end="0" resetval="0x0" description="Priority N idle count, where N = 0 to 7" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_SA_L" acronym="CPSW_P1_SA_L" offset="0x2308" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MACSRCADDR_7_0" width="8" begin="15" end="8" resetval="0x0" description="Source Address Lower 8 bits (byte 0)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_15_8" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 15:8 (byte 1)" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_SA_H" acronym="CPSW_P1_SA_H" offset="0x230C" width="32" description="">
    <bitfield id="MACSRCADDR_23_16" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 23:16 (byte 2)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_31_24" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 31:24 (byte 3)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_39_32" width="8" begin="15" end="8" resetval="0x0" description="Source Address bits 39:32 (byte 4)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_47_40" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 47:40 (byte 5)" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_TS_CTL" acronym="CPSW_P1_TS_CTL" offset="0x2310" width="32" description="">
    <bitfield id="TS_MSG_TYPE_EN" width="16" begin="31" end="16" resetval="0x0" description="Time Sync Message Type Enable Each bit in this field enables the corresponding message type in receive and transmit time sync messages (Bit 0 enables message type 0, etc.)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TS_TX_HOST_TS_EN" width="1" begin="11" end="11" resetval="0x0" description="Time Sync Transmit Host Time Stamp Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_E_EN" width="1" begin="10" end="10" resetval="0x0" description="Time Sync Transmit Annex E Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_E_EN" width="1" begin="9" end="9" resetval="0x0" description="Time Sync Receive Annex E Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE2_EN" width="1" begin="8" end="8" resetval="0x0" description="Time Sync LTYPE 2 enable (Transmit and Receive)" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_D_EN" width="1" begin="7" end="7" resetval="0x0" description="Time Sync Transmit Annex D Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_VLAN_LTYPE2_EN" width="1" begin="6" end="6" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 2 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_VLAN_LTYPE1_EN" width="1" begin="5" end="5" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_F_EN" width="1" begin="4" end="4" resetval="0x0" description="Time Sync Transmit Annex F Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_D_EN" width="1" begin="3" end="3" resetval="0x0" description="Time Sync Receive Annex D Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_VLAN_LTYPE2_EN" width="1" begin="2" end="2" resetval="0x0" description="Time Sync Receive VLAN LTYPE 2 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_VLAN_LTYPE1_EN" width="1" begin="1" end="1" resetval="0x0" description="Time Sync Receive VLAN LTYPE 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_F_EN" width="1" begin="0" end="0" resetval="0x0" description="Time Sync Receive Annex F Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_TS_SEQ_LTYPE" acronym="CPSW_P1_TS_SEQ_LTYPE" offset="0x2314" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TS_SEQ_ID_OFFSET" width="6" begin="21" end="16" resetval="0x1E" description="Time Sync Sequence ID Offset. This is the number of octets that the sequence ID is offset in the tx and rx time sync message header. The minimum value is 6." range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE1. This is the port&#8217;s time sync LTYPE1 value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_TS_VLAN_LTYPE" acronym="CPSW_P1_TS_VLAN_LTYPE" offset="0x2318" width="32" description="">
    <bitfield id="TS_VLAN_LTYPE2" width="16" begin="31" end="16" resetval="0x8100" description="Time Sync VLAN LTYPE2. This VLAN LTYPE value is used for the port tx and rx time sync decode." range="" rwaccess="RW"/>
    <bitfield id="TS_VLAN_LTYPE1" width="16" begin="15" end="0" resetval="0x8100" description="Time Sync VLAN LTYPE1. This VLAN LTYPE value is used for the port tx and rx time sync decode." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_TS_CTL_LTYPE2" acronym="CPSW_P1_TS_CTL_LTYPE2" offset="0x231C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TS_UNI_EN" width="1" begin="24" end="24" resetval="0x0" description="Time Sync Unicast Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TTL_NONZERO" width="1" begin="23" end="23" resetval="0x0" description="Time Sync Time to Live Non-zero Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_320" width="1" begin="22" end="22" resetval="0x0" description="Time Sync Destination IP Address 320 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_319" width="1" begin="21" end="21" resetval="0x0" description="Time Sync Destination IP Address 319 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_132" width="1" begin="20" end="20" resetval="0x0" description="Time Sync Destination IP Address 132 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_131" width="1" begin="19" end="19" resetval="0x0" description="Time Sync Destination IP Address 131 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_130" width="1" begin="18" end="18" resetval="0x0" description="Time Sync Destination IP Address 130 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_129" width="1" begin="17" end="17" resetval="0x0" description="Time Sync Destination IP Address 129 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_107" width="1" begin="16" end="16" resetval="0x0" description="Time Sync Destination IP Address 107 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE2" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE2. This is the time sync LTYPE1 value for port 1." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_TS_CTL2" acronym="CPSW_P1_TS_CTL2" offset="0x2320" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TS_DOMAIN_OFFSET" width="6" begin="21" end="16" resetval="0x4" description="Time Sync Domain Offset" range="" rwaccess="RW"/>
    <bitfield id="TS_MCAST_TYPE_EN" width="16" begin="15" end="0" resetval="0x0" description="Time Sync Multicast Destination Address Type Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_MAC_CONTROL" acronym="CPSW_P1_MAC_CONTROL" offset="0x2330" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RX_CMF_EN" width="1" begin="24" end="24" resetval="0x0" description="RX Copy MAC Control Frames Enable &#8211; Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in the MacControl register, regardless of the value of RX_CMF_EN. Frames transferred to memory due toRX_CMF_EN will have the control bit set in their EOP buffer descriptor." range="" rwaccess="RW"/>
    <bitfield id="RX_CSF_EN" width="1" begin="23" end="23" resetval="0x0" description="Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to rx_csf_en will have the fragment or undersized bit set in their receive footer. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors." range="" rwaccess="RW"/>
    <bitfield id="RX_CEF_EN" width="1" begin="22" end="22" resetval="0x0" description="RX Copy Error Frames Enable &#8211; Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame receive footer. Frames containing errors will be filtered when rx_cef _en is not set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TX_FLOW_EN" width="1" begin="20" end="20" resetval="0x0" description="External Transmit Flow Control Enable Enables the tx_flow_en to be selected from the EXT_TX_FLOW_EN input signal and not from the TX_FLOW_EN bit in this register." range="" rwaccess="RW"/>
    <bitfield id="EXT_RX_FLOW_EN" width="1" begin="19" end="19" resetval="0x0" description="External Receive Flow Control Enable &#8211; Enables the rx_flow_en to be selected from the EXT_RX_FLOW_EN input signal and not from the RX_FLOW_EN bit in this register." range="" rwaccess="RW"/>
    <bitfield id="CTL_EN" width="1" begin="18" end="18" resetval="0x0" description="Control Enable &#8211; Enables the fullduplex and gigabit mode to be selected from the FULLDUPLEX_IN and GIG_IN input signals and not from the fullduplex and gig bits in this register. The FULLDUPLEX_MODE bit reflects the actual fullduplex mode selected." range="" rwaccess="RW"/>
    <bitfield id="GIG_FORCE" width="1" begin="17" end="17" resetval="0x0" description="Gigabit Mode Force &#8211; This bit is used to force the Enet Mac into gigabit mode if the input GMII_MTCLK has been stopped by the PHY." range="" rwaccess="RW"/>
    <bitfield id="IFCTL_B" width="1" begin="16" end="16" resetval="0x0" description="Interface Control B" range="" rwaccess="RW"/>
    <bitfield id="IFCTL_A" width="1" begin="15" end="15" resetval="0x0" description="Interface Control A.Determines the RMII speed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_TYPE" width="1" begin="12" end="12" resetval="0x0" description="Port CRC Type" range="" rwaccess="RW"/>
    <bitfield id="CMD_IDLE" width="1" begin="11" end="11" resetval="0x0" description="Command Idle" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GIG" width="1" begin="7" end="7" resetval="0x0" description="Gigabit Mode The GIG_OUT output is the value of this bit." range="" rwaccess="RW"/>
    <bitfield id="TX_PACE" width="1" begin="6" end="6" resetval="0x0" description="Transmit Pacing Enable" range="" rwaccess="RW"/>
    <bitfield id="GMII_EN" width="1" begin="5" end="5" resetval="0x0" description="GMII Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_FLOW_EN" width="1" begin="4" end="4" resetval="0x0" description="Transmit Flow Control Enable &#8211; Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RX_MBP_Enable bits determine whether or not received pause frames are transferred to memory." range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_EN" width="1" begin="3" end="3" resetval="0x0" description="Receive Flow Control Enable" range="" rwaccess="RW"/>
    <bitfield id="MTEST" width="1" begin="2" end="2" resetval="0x0" description="Manufacturing Test Mode &#8211; This bit must be set to allow writes to the BACKOFF_TEST and PAUSETIMER registers." range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0x0" description="Loop Back Mode &#8211; Loopback mode forces internal fullduplex mode regardless of whether the fullduplex bit is set or not. The loopback bit should be changed only when GMII_EN is de-asserted." range="" rwaccess="RW"/>
    <bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0x0" description="Full Duplex mode &#8211; Gigabit mode forces fullduplex mode regardless of whether the fullduplex bit is set or not. The FULLDUPLEX_OUT output is the value of this register bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_MAC_STATUS" acronym="CPSW_P1_MAC_STATUS" offset="0x2334" width="32" description="">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x0" description="Enet IDLE &#8211; The Ethernet port is in the idle state (valid after an idle command)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="24" begin="30" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_RX_FLOW_EN" width="1" begin="6" end="6" resetval="0x-" description="External Receive Flow Control Enable &#8211; This is the value of the EXT_RX_FLOW_EN input bit." range="" rwaccess="R"/>
    <bitfield id="EXT_TX_FLOW_EN" width="1" begin="5" end="5" resetval="0x-" description="External Receive Flow Control Enable &#8211; This is the value of the EXT_TX_FLOW_EN input bit." range="" rwaccess="R"/>
    <bitfield id="EXT_GIG" width="1" begin="4" end="4" resetval="0x-" description="External GIG mode &#8211; This is the value of the EXT_GIG input bit." range="" rwaccess="R"/>
    <bitfield id="EXT_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x-" description="External Fullduplex &#8211; This is the value of the EXT_FULLDUPLEX input bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_FLOW_ACT" width="1" begin="1" end="1" resetval="0x0" description="Receive Flow Control Active &#8211; When asserted, indicates that receive flow control is enabled and triggered." range="" rwaccess="R"/>
    <bitfield id="TX_FLOW_ACT" width="1" begin="0" end="0" resetval="0x0" description="Transmit Flow Control Active When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_MAC_SOFT_RESET" acronym="CPSW_P1_MAC_SOFT_RESET" offset="0x2338" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset &#8211; Writing a one to this bit causes the Ethernet Mac logic to be reset. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_MAC_BOFFTEST" acronym="CPSW_P1_MAC_BOFFTEST" offset="0x233C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PACEVAL" width="5" begin="30" end="26" resetval="0x0" description="Pacing Register Current Value. A non-zero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes paceval to loaded with decimal 31, good frame transmissions (with no collisions or deferrals) cause paceval to be decremented down to zero. When paceval is nonzero, the transmitter delays 4 IPGs between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. Transmit pacing helps reduce &#8220;capture&#8221; effects improving overall network bandwidth." range="" rwaccess="RW"/>
    <bitfield id="RNDNUM" width="10" begin="25" end="16" resetval="0x0" description="Backoff Random Number Generator &#8211; This field allows the Backoff Random Number Generator to be read (or written in test mode only). This field can be written only when mtest has previously been set. Reading this field returns the generator&#8217;s current value. The value is reset to zero and begins counting on the clock after the de-assertion of reset" range="" rwaccess="RW"/>
    <bitfield id="COLL_COUNT" width="4" begin="15" end="12" resetval="0x0" description="Collision Count &#8211; The number of collisions the current frame has experienced." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BACKOFF" width="10" begin="9" end="0" resetval="0x0" description="Backoff Count &#8211; This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P1_MAC_RX_PAUSETIMER" acronym="CPSW_P1_MAC_RX_PAUSETIMER" offset="0x2340" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value &#8211; This field allows the contents of the receive pause timer to be observed (and written in test mode). The receive pause timer is loaded with 0xFF00 when the Enet port sends an outgoing pause frame (with pause time of 0xFFFF). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to zero, then another outgoing pause frame will be sent and the load/decrement process will be repeated. This register is for 802.3 Based flow control and is not used for 802.1qbb Priority Based Flow Control (PFC)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_MAC_TX_PAUSETIMER" acronym="CPSW_P1_MAC_TX_PAUSETIMER" offset="0x2370" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="802.3 Tx Pause Timer Value &#8211; This field allows the contents of the transmit pause timer to be observed (and written in test mode). The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented, at slottime intervals, down to zero at which time Ethernet Port transmit frames are again enabled. This register is for 802.3 Based flow control and is not used for 802.1qbb Priority Based Flow Control (PFC)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_MAC_EMCONTROL" acronym="CPSW_P1_MAC_EMCONTROL" offset="0x23A0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P1_MAC_TX_GAP" acronym="CPSW_P1_MAC_TX_GAP" offset="0x23A4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_GAP" width="16" begin="15" end="0" resetval="0xC" description="Transmit Inter-Packet Gap This is the default gap value and only bits 8:0 are used. This can be increased from 12 to increase the gap between packets." range="" rwaccess="RW"/>
  </register>
</module>
