<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="47" />
   <name preferredWidth="166" />
   <inputclock preferredWidth="126" />
   <export preferredWidth="233" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="399" />
   <clocksource preferredWidth="398" />
   <frequency preferredWidth="379" />
  </columns>
 </clocktable>
 <window width="1280" height="770" x="0" y="0" />
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Pattern Generators,Library/Memories and Memory Controllers/External Memory Interfaces/RLDRAM 3 Interfaces,Library,Library/Memories and Memory Controllers/External Memory Interfaces/QDR II Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Flash Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Memories and Memory Controllers/On-Chip,Library/Memories and Memory Controllers/External Memory Interfaces/RLDRAM II Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/Flash,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers,Project,Library/Memories and Memory Controllers/External Memory Interfaces/Performance Monitors,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="1" />
</preferences>
