{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1564596684635 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trx EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1564596684686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564596684754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564596684754 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "High greater than 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested High bandwidth type; current PLL requires a bandwidth value of greater than 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 0 0 } } { "" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "Design Software" 0 -1 1564596684805 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac5672_interface:inst3\|DAC_clk_signal_1 12 1 0 0 " "Implementing clock multiplication of 12, clock division of 1, and phase shift of 0 degrees (0 ps) for dac5672_interface:inst3\|DAC_clk_signal_1 port" {  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 0 0 } } { "" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1564596684805 ""}  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 0 0 } } { "" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1564596684805 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1564596684987 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1564596684993 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1564596685168 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1564596685168 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1564596685168 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1564596685168 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 20310 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564596685196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 20312 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564596685196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 20314 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564596685196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 20316 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564596685196 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1564596685196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1564596685202 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1564596685468 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "DAC_CLKOUT pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 2.5 V 16mA 0 240 MHz 225 MHz " "Output pin \"DAC_CLKOUT\" (external output clock of PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 16mA, output load 0pF, and output clock frequency of 240 MHz, but target device can support only maximum output clock frequency of 225 MHz for this combination of I/O standard, current strength and load" {  } { { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -536 848 1128 -384 "inst2" "" } } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|DAC_clk_signal_1" } { 0 "DAC_CLKOUT" } } } } { "db/pll_dac_altpll.v" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""} { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -544 1680 1856 -528 "DAC_CLKOUT" "" } } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DAC_CLKOUT } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1564596686175 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564596687504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564596687548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687548 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687549 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687549 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687549 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564596687549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687550 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 41 PLL_C0 clock " "Ignored filter at trx.sdc(41): PLL_C0 could not be matched with a clock" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564596687550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 41 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(41): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687551 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687551 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 45 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(45): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687551 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687551 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 61 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(61): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687552 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687552 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 65 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(65): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687552 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564596687552 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564596687552 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[2\] " "Node: i2s_master:inst28\|clockdiv\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[2\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|i2s_master:inst28|clockdiv[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|i2s_iq_audio JP1 " "Register setup_interface:inst12\|i2s_iq_audio is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tx_upsample2:inst\|clk_out " "Node: tx_upsample2:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req tx_upsample2:inst\|clk_out " "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req is being clocked by tx_upsample2:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564596687584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564596687584 "|trx|tx_upsample2:inst|clk_out"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1564596687595 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1564596687595 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FS_clk (Rise) FS_clk (Rise) setup and hold " "From FS_clk (Rise) to FS_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) A_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) A_clk_DAC (Rise) setup and hold " "From B_clk_DAC (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) B_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Fall) B_clk_DAC (Rise) setup and hold " "From clk20 (Fall) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564596687680 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1564596687680 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1564596687680 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333    A_clk_DAC " "   8.333    A_clk_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 800.000      ADC_clk " " 800.000      ADC_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333    B_clk_DAC " "   8.333    B_clk_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000        clk20 " "  50.000        clk20" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166       clk240 " "   4.166       clk240" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 CODEC_Serial_clk " "1000.000 CODEC_Serial_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "40000.000       FS_clk " "40000.000       FS_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000      POR_clk " "100000.000      POR_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "25000.000 rx_sample_clk " "25000.000 rx_sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000     Slow_clk " "100000.000     Slow_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "25000.000 tx_rx_sample_clk " "25000.000 tx_rx_sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564596687681 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1564596687681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 1241 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad7760_interface:inst0\|clk_counter\[10\] " "Destination node ad7760_interface:inst0\|clk_counter\[10\]" {  } { { "ad7760_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 3134 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst28\|clockdiv\[2\] " "Destination node i2s_master:inst28\|clockdiv\[2\]" {  } { { "i2s.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2s.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 285 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst28\|clockdiv\[3\] " "Destination node i2s_master:inst28\|clockdiv\[3\]" {  } { { "i2s.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2s.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 286 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Data_addr\[6\] " "Destination node control_interface:inst11\|uart:inst2\|Data_addr\[6\]" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 2817 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Data_addr\[7\] " "Destination node control_interface:inst11\|uart:inst2\|Data_addr\[7\]" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 2816 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|TXD~reg0 " "Destination node control_interface:inst11\|uart:inst2\|TXD~reg0" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 2873 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|TXD~en " "Destination node control_interface:inst11\|uart:inst2\|TXD~en" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 2874 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Strobe " "Destination node control_interface:inst11\|uart:inst2\|Strobe" {  } { { "uart.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/uart.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 2868 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_upsample2:inst\|clk_out " "Destination node tx_upsample2:inst\|clk_out" {  } { { "tx_upsample.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 523 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1564596688976 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1564596688976 ""}  } { { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 20294 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|A_clk  " "Promoted node dac5672_interface:inst3\|A_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 15 0 0 } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|A_clk" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|B_clk  " "Promoted node dac5672_interface:inst3\|B_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 14 0 0 } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|B_clk" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|DAC_clk_signal_1 (placed in counter C0 of PLL_1) " "Automatically promoted node dac5672_interface:inst3\|DAC_clk_signal_1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/db/pll_dac_altpll.v" 81 -1 0 } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|DAC_clk_signal_1" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "tx_rx_clock_mux:inst8\|clk_out  " "Promoted node tx_rx_clock_mux:inst8\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "tx_rx_clock_mux.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 8 0 0 } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_rx_clock_mux:inst8\|clk_out" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weaver_tx_mult:inst18\|mod_clock_mux:inst\|clk_out  " "Automatically promoted node weaver_tx_mult:inst18\|mod_clock_mux:inst\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "mix_weaver_tx.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 624 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_master:inst28\|bclk  " "Automatically promoted node i2s_master:inst28\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO5~output " "Destination node GPIO5~output" {  } { { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 808 3048 3224 824 "GPIO5" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 20260 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "i2s.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/i2s.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 287 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_interface:inst11\|io_select:inst3\|strobe  " "Automatically promoted node control_interface:inst11\|io_select:inst3\|strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|i2s_iq_audio " "Destination node setup_interface:inst12\|i2s_iq_audio" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 3052 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|tx " "Destination node setup_interface:inst12\|tx" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 3046 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|fconf " "Destination node setup_interface:inst12\|fconf" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 3049 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|audio_conf_strobe " "Destination node setup_interface:inst12\|audio_conf_strobe" {  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 3041 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "setup.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/setup.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 2991 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]  " "Automatically promoted node TLV320AIC20K_interface:inst4\|clk_counter\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]~13 " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]~13" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 7467 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "tlv320aic20k_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 1241 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad7760_interface:inst0\|ADC_Clk  " "Automatically promoted node ad7760_interface:inst0\|ADC_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564596688977 ""}  } { { "ad7760_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 3146 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564596688977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1564596690774 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564596690792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564596690793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564596690819 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564596690850 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1564596690886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1564596691758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "244 Embedded multiplier block " "Packed 244 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1564596691777 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier output " "Packed 72 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1564596691777 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1564596691777 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1564596691777 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 clk\[0\] DAC_CLKOUT~output " "PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLKOUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "dac5672_interface.vhd" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 0 0 } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -536 2264 2504 -328 "inst3" "" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -544 1680 1856 -528 "DAC_CLKOUT" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1564596691979 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO2 " "Node \"GPIO2\" is assigned to location or region, but does not exist in design" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564596692246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2 " "Node \"JP2\" is assigned to location or region, but does not exist in design" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1564596692246 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1564596692246 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564596692246 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1564596692266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1564596694214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564596701564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1564596701687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1564596725918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564596725918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1564596728059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Router estimated average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "51 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1564596740020 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1564596740020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1564596745078 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1564596745078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1564596745078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564596745079 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.22 " "Total time spent on timing analysis during the Fitter is 9.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1564596745431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564596745593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564596748620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564596748681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564596752189 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564596755636 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1564596756381 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO3 3.3-V LVCMOS 104 " "Pin GPIO3 uses I/O standard 3.3-V LVCMOS at 104" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO3 } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO3" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 976 3080 3248 992 "GPIO3" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 197 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ext 3.3-V LVCMOS 25 " "Pin clk_ext uses I/O standard 3.3-V LVCMOS at 25" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_ext } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_ext" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_TXD 3.3-V LVCMOS 98 " "Pin SDA_TXD uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SDA_TXD } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA_TXD" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1912 488 664 1928 "SDA_TXD" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SDA 3.3-V LVCMOS 33 " "Pin CODEC_SDA uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SDA } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SDA" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1248 2520 2696 1264 "CODEC_SDA" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_tcxo 3.3-V LVCMOS 23 " "Pin clk_tcxo uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_tcxo } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_tcxo" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP3 2.5 V 84 " "Pin JP3 uses I/O standard 2.5 V at 84" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP3 } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP3" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { -456 -248 -80 -440 "JP3" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 195 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PTTn 3.3-V LVCMOS 101 " "Pin PTTn uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PTTn } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PTTn" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 2264 1040 1216 2280 "PTTn" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SCLK 3.3-V LVCMOS 11 " "Pin CODEC_SCLK uses I/O standard 3.3-V LVCMOS at 11" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SCLK } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SCLK" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1248 2008 2184 1264 "CODEC_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP1 2.5 V 80 " "Pin JP1 uses I/O standard 2.5 V at 80" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP1 } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP1" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1824 88 256 1840 "JP1" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_FS 3.3-V LVCMOS 28 " "Pin CODEC_FS uses I/O standard 3.3-V LVCMOS at 28" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_FS } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_FS" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1240 1616 1792 1256 "CODEC_FS" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_RXD 3.3-V LVCMOS 99 " "Pin SCL_RXD uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SCL_RXD } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL_RXD" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1808 88 256 1824 "SCL_RXD" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEYn 3.3-V LVCMOS 100 " "Pin KEYn uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEYn } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYn" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_DOUT 3.3-V LVCMOS 31 " "Pin CODEC_DOUT uses I/O standard 3.3-V LVCMOS at 31" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_DOUT } } } { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_DOUT" } } } } { "trx.bdf" "" { Schematic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.bdf" { { 1280 2008 2184 1296 "CODEC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564596756438 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1564596756438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/output_files/trx.fit.smsg " "Generated suppressed messages file /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/output_files/trx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1564596757150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1443 " "Peak virtual memory: 1443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564596759197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 20:12:39 2019 " "Processing ended: Wed Jul 31 20:12:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564596759197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564596759197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564596759197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1564596759197 ""}
