
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                     Premise(F2)
	S3= ICache[addr]={0,rS,0,rD,hint,9}                         Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,rS,0,rD,hint,9}                          ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={0,rS,0,rD,hint,9}                               Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={0,rS,0,rD,hint,9}                        Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={0,rS,0,rD,hint,9}                        ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={0,rS,0,rD,hint,9}                                IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                    IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rS]=a                                              GPR-Hold(S4,S46)

ID	S48= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S49= PC.Out=addr+4                                          PC-Out(S35)
	S50= PC.CIA=addr                                            PC-Out(S36)
	S51= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S52= IR.Out={0,rS,0,rD,hint,9}                              IR-Out(S41)
	S53= IR.Out31_26=0                                          IR-Out(S41)
	S54= IR.Out25_21=rS                                         IR-Out(S41)
	S55= IR.Out20_16=0                                          IR-Out(S41)
	S56= IR.Out15_11=rD                                         IR-Out(S41)
	S57= IR.Out10_6=hint                                        IR-Out(S41)
	S58= IR.Out5_0=9                                            IR-Out(S41)
	S59= IR.Out31_26=>CU.Op                                     Premise(F41)
	S60= CU.Op=0                                                Path(S53,S59)
	S61= IR.Out5_0=>CU.IRFunc                                   Premise(F42)
	S62= CU.IRFunc=9                                            Path(S58,S61)
	S63= IR.Out15_11=>GPR.WReg                                  Premise(F43)
	S64= GPR.WReg=rD                                            Path(S56,S63)
	S65= PC.Out=>GPR.WData                                      Premise(F44)
	S66= GPR.WData=addr+4                                       Path(S49,S65)
	S67= IR.Out25_21=>GPR.RReg1                                 Premise(F45)
	S68= GPR.RReg1=rS                                           Path(S54,S67)
	S69= GPR.Rdata1=a                                           GPR-Read(S68,S47)
	S70= GPR.Rdata1=>PC.In                                      Premise(F46)
	S71= PC.In=a                                                Path(S69,S70)
	S72= CtrlASIDIn=0                                           Premise(F47)
	S73= CtrlCP0=0                                              Premise(F48)
	S74= CP0[ASID]=pid                                          CP0-Hold(S29,S73)
	S75= CtrlEPCIn=0                                            Premise(F49)
	S76= CtrlExCodeIn=0                                         Premise(F50)
	S77= CtrlIMMU=0                                             Premise(F51)
	S78= CtrlPC=1                                               Premise(F52)
	S79= CtrlPCInc=0                                            Premise(F53)
	S80= PC[CIA]=addr                                           PC-Hold(S36,S79)
	S81= PC[Out]=a                                              PC-Write(S71,S78,S79)
	S82= CtrlIAddrReg=0                                         Premise(F54)
	S83= CtrlICache=0                                           Premise(F55)
	S84= ICache[addr]={0,rS,0,rD,hint,9}                        ICache-Hold(S39,S83)
	S85= CtrlIR=0                                               Premise(F56)
	S86= [IR]={0,rS,0,rD,hint,9}                                IR-Hold(S41,S85)
	S87= CtrlICacheReg=0                                        Premise(F57)
	S88= CtrlIMem=0                                             Premise(F58)
	S89= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                    IMem-Hold(S44,S88)
	S90= CtrlIRMux=0                                            Premise(F59)
	S91= CtrlGPR=1                                              Premise(F60)
	S92= GPR[rD]=addr+4                                         GPR-Write(S64,S66,S91)

EX	S93= CP0.ASID=pid                                           CP0-Read-ASID(S74)
	S94= PC.CIA=addr                                            PC-Out(S80)
	S95= PC.CIA31_28=addr[31:28]                                PC-Out(S80)
	S96= PC.Out=a                                               PC-Out(S81)
	S97= IR.Out={0,rS,0,rD,hint,9}                              IR-Out(S86)
	S98= IR.Out31_26=0                                          IR-Out(S86)
	S99= IR.Out25_21=rS                                         IR-Out(S86)
	S100= IR.Out20_16=0                                         IR-Out(S86)
	S101= IR.Out15_11=rD                                        IR-Out(S86)
	S102= IR.Out10_6=hint                                       IR-Out(S86)
	S103= IR.Out5_0=9                                           IR-Out(S86)
	S104= CtrlASIDIn=0                                          Premise(F61)
	S105= CtrlCP0=0                                             Premise(F62)
	S106= CP0[ASID]=pid                                         CP0-Hold(S74,S105)
	S107= CtrlEPCIn=0                                           Premise(F63)
	S108= CtrlExCodeIn=0                                        Premise(F64)
	S109= CtrlIMMU=0                                            Premise(F65)
	S110= CtrlPC=0                                              Premise(F66)
	S111= CtrlPCInc=0                                           Premise(F67)
	S112= PC[CIA]=addr                                          PC-Hold(S80,S111)
	S113= PC[Out]=a                                             PC-Hold(S81,S110,S111)
	S114= CtrlIAddrReg=0                                        Premise(F68)
	S115= CtrlICache=0                                          Premise(F69)
	S116= ICache[addr]={0,rS,0,rD,hint,9}                       ICache-Hold(S84,S115)
	S117= CtrlIR=0                                              Premise(F70)
	S118= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S86,S117)
	S119= CtrlICacheReg=0                                       Premise(F71)
	S120= CtrlIMem=0                                            Premise(F72)
	S121= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S89,S120)
	S122= CtrlIRMux=0                                           Premise(F73)
	S123= CtrlGPR=0                                             Premise(F74)
	S124= GPR[rD]=addr+4                                        GPR-Hold(S92,S123)

MEM	S125= CP0.ASID=pid                                          CP0-Read-ASID(S106)
	S126= PC.CIA=addr                                           PC-Out(S112)
	S127= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S128= PC.Out=a                                              PC-Out(S113)
	S129= IR.Out={0,rS,0,rD,hint,9}                             IR-Out(S118)
	S130= IR.Out31_26=0                                         IR-Out(S118)
	S131= IR.Out25_21=rS                                        IR-Out(S118)
	S132= IR.Out20_16=0                                         IR-Out(S118)
	S133= IR.Out15_11=rD                                        IR-Out(S118)
	S134= IR.Out10_6=hint                                       IR-Out(S118)
	S135= IR.Out5_0=9                                           IR-Out(S118)
	S136= CtrlASIDIn=0                                          Premise(F75)
	S137= CtrlCP0=0                                             Premise(F76)
	S138= CP0[ASID]=pid                                         CP0-Hold(S106,S137)
	S139= CtrlEPCIn=0                                           Premise(F77)
	S140= CtrlExCodeIn=0                                        Premise(F78)
	S141= CtrlIMMU=0                                            Premise(F79)
	S142= CtrlPC=0                                              Premise(F80)
	S143= CtrlPCInc=0                                           Premise(F81)
	S144= PC[CIA]=addr                                          PC-Hold(S112,S143)
	S145= PC[Out]=a                                             PC-Hold(S113,S142,S143)
	S146= CtrlIAddrReg=0                                        Premise(F82)
	S147= CtrlICache=0                                          Premise(F83)
	S148= ICache[addr]={0,rS,0,rD,hint,9}                       ICache-Hold(S116,S147)
	S149= CtrlIR=0                                              Premise(F84)
	S150= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S118,S149)
	S151= CtrlICacheReg=0                                       Premise(F85)
	S152= CtrlIMem=0                                            Premise(F86)
	S153= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S121,S152)
	S154= CtrlIRMux=0                                           Premise(F87)
	S155= CtrlGPR=0                                             Premise(F88)
	S156= GPR[rD]=addr+4                                        GPR-Hold(S124,S155)

WB	S157= CP0.ASID=pid                                          CP0-Read-ASID(S138)
	S158= PC.CIA=addr                                           PC-Out(S144)
	S159= PC.CIA31_28=addr[31:28]                               PC-Out(S144)
	S160= PC.Out=a                                              PC-Out(S145)
	S161= IR.Out={0,rS,0,rD,hint,9}                             IR-Out(S150)
	S162= IR.Out31_26=0                                         IR-Out(S150)
	S163= IR.Out25_21=rS                                        IR-Out(S150)
	S164= IR.Out20_16=0                                         IR-Out(S150)
	S165= IR.Out15_11=rD                                        IR-Out(S150)
	S166= IR.Out10_6=hint                                       IR-Out(S150)
	S167= IR.Out5_0=9                                           IR-Out(S150)
	S168= CtrlASIDIn=0                                          Premise(F117)
	S169= CtrlCP0=0                                             Premise(F118)
	S170= CP0[ASID]=pid                                         CP0-Hold(S138,S169)
	S171= CtrlEPCIn=0                                           Premise(F119)
	S172= CtrlExCodeIn=0                                        Premise(F120)
	S173= CtrlIMMU=0                                            Premise(F121)
	S174= CtrlPC=0                                              Premise(F122)
	S175= CtrlPCInc=0                                           Premise(F123)
	S176= PC[CIA]=addr                                          PC-Hold(S144,S175)
	S177= PC[Out]=a                                             PC-Hold(S145,S174,S175)
	S178= CtrlIAddrReg=0                                        Premise(F124)
	S179= CtrlICache=0                                          Premise(F125)
	S180= ICache[addr]={0,rS,0,rD,hint,9}                       ICache-Hold(S148,S179)
	S181= CtrlIR=0                                              Premise(F126)
	S182= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S150,S181)
	S183= CtrlICacheReg=0                                       Premise(F127)
	S184= CtrlIMem=0                                            Premise(F128)
	S185= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S153,S184)
	S186= CtrlIRMux=0                                           Premise(F129)
	S187= CtrlGPR=0                                             Premise(F130)
	S188= GPR[rD]=addr+4                                        GPR-Hold(S156,S187)

POST	S170= CP0[ASID]=pid                                         CP0-Hold(S138,S169)
	S176= PC[CIA]=addr                                          PC-Hold(S144,S175)
	S177= PC[Out]=a                                             PC-Hold(S145,S174,S175)
	S180= ICache[addr]={0,rS,0,rD,hint,9}                       ICache-Hold(S148,S179)
	S182= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S150,S181)
	S185= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S153,S184)
	S188= GPR[rD]=addr+4                                        GPR-Hold(S156,S187)

