INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_foo_b_top glbl -prj foo_b.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s foo_b -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/foo_b_temp1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_b_temp1_ram
INFO: [VRFC 10-311] analyzing module foo_b_temp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/foo_b.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_b_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/foo_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/AESL_automem_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/AESL_automem_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_scale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.foo_b_temp1_ram
Compiling module xil_defaultlib.foo_b_temp1(DataWidth=32,Address...
Compiling module xil_defaultlib.foo_b
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_scale
Compiling module xil_defaultlib.AESL_automem_data_out
Compiling module xil_defaultlib.apatb_foo_b_top
Compiling module work.glbl
Built simulation snapshot foo_b
