Notice 0: Reading LEF file:  /openLANE_flow/designs/adder/runs/opelane_run/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/adder/runs/opelane_run/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/adder/runs/opelane_run/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: adder
Notice 0:     Created 26 pins.
Notice 0:     Created 34 components and 283 component-terminals.
Notice 0:     Created 51 nets and 147 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/adder/runs/opelane_run/tmp/floorplan/verilog2def_openroad.def
Top-level design name: adder
Block boundaries: 0 0 114290 125010
Writing /openLANE_flow/designs/adder/runs/opelane_run/tmp/floorplan/ioPlacer.def
