<PART ID="lowlevel">
<TITLE>Low Level System Information</TITLE>

<CHAPTER id=machineinterface>
<TITLE>Machine Interface</TITLE>

<SECT1 ID="processorarch">
<TITLE>Processor Architecture</TITLE>
<PARA>
The IA32 Architecture is specified by the following documents
<ITEMIZEDLIST MARK=bullet>
<LISTITEM><PARA>Intel Architecture Software Developer's Manual, Volume 1:
Basic Architecture</PARA></LISTITEM>
<LISTITEM><PARA>Intel Architecture Software Developer's Manual, Volume 2:
Instruction Set Reference Manual</PARA></LISTITEM>
<LISTITEM><PARA>Intel Architecture Software Developer's Manual, Volume 3:
System Programming Guide</PARA></LISTITEM>
</ITEMIZEDLIST>
</PARA>
<PARA>
Only the features of the Intel486 processor instruction set may be assumed
to be present. An application must check <FILENAME>/proc/cpuinfo</FILENAME>
to detemine if any additional instruction set features are available before
using those additional features. If a feature is not present, then the
application may not use it.
</PARA>
<PARA>
Applications conforming to this specification must provide feedback to the
user if a feature that is required for correct execution of the application
is not present. Applications conforming to this specification should attempt
to execute in a diminished capacity if a required instruction set feature is
not present.
</PARA>
<PARA>
This specfication does not provide any performance guarantees of a conforming
system. A system conforming to this specification may be implemented in either
hardware or software.
</PARA>
</SECT1>

<SECT1 ID="datarepresentation">
<TITLE>Data Representation</TITLE>
<PARA>
LSB-conforming applications shall use the data representation as defined in 
Chapter 3 of the System V Application Binary Interface - Intel386 Architecture
Processor Supplement.
</PARA>
<PARA>
</PARA>
<SECT2 ID="byteordering">
<TITLE>Byte Ordering</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="fundamentaltyes">
<TITLE>Fundamental Types</TITLE>
<PARA>
In addition to the fundamental types specified in Chapter 3 of the System V
Application Binary Interface - Intel386 Architecture, a 64 bit data type is
defined here.
<TABLE>
<TITLE>Scalar Types</TITLE>
<TGROUP COLS=5>
<THEAD>
  <ROW>
    <ENTRY>Type</ENTRY>
    <ENTRY>C</ENTRY>
    <ENTRY><COMPUTEROUTPUT>sizeof</COMPUTEROUTPUT></ENTRY>
    <ENTRY>Alignment (bytes)</ENTRY>
    <ENTRY>IntelI386 Architecture</ENTRY>
  </ROW>
</THEAD>
<TBODY>
  <ROW>
    <ENTRY MOREROWS=2 VALIGN=middle>Integral</ENTRY>
    <ENTRY>long long</ENTRY>
    <ENTRY MOREROWS=1 VALIGN=middle><COMPUTEROUTPUT>8</COMPUTEROUTPUT></ENTRY>
    <ENTRY MOREROWS=1 VALIGN=middle>4</ENTRY>
    <ENTRY MOREROWS=1 VALIGN=middle>signed double word</ENTRY>
  </ROW>
  <ROW>
    <ENTRY>signed long long</ENTRY>
  </ROW>
  <ROW>
    <ENTRY>unsigned long long</ENTRY>
    <ENTRY><COMPUTEROUTPUT>8</COMPUTEROUTPUT></ENTRY>
    <ENTRY>4</ENTRY>
    <ENTRY>unsigned double word</ENTRY>
  </ROW>
</TBODY>
</TGROUP>
</TABLE>
</PARA>
</SECT2>
<SECT2 ID="aggregatesandunions">
<TITLE>Aggregates and Unions</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="bitfields">
<TITLE>Bit Fields</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

</CHAPTER>

<CHAPTER id=callingsequence>
<TITLE>Function Calling Sequence</TITLE>
<PARA>
LSB-conforming applications shall use the function calling sequence as defined
in Chapter 3 of the System V Application Binary Interface - Intel386
Architecture Processor Supplement.
</PARA>

<SECT1 ID="cpuregisters">
<TITLE>CPU Registers</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="fpuregisters">
<TITLE>Floating Point Registers</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="stackframe">
<TITLE>Stack Frame</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="arguments">
<TITLE>Arguments</TITLE>
<PARA>
</PARA>
<SECT2 ID="integralpointerarg">
<TITLE>Integral/Pointer</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="floatingpointarg">
<TITLE>Floating Point</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="structunitonarg">
<TITLE>Struct and Union Point</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="variableargs">
<TITLE>Variable Arguments</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

<SECT1 ID="returnvalues">
<TITLE>Return Values</TITLE>
<PARA>
</PARA>
<SECT2 ID="voidret">
<TITLE>Void</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="integralpointerret">
<TITLE>Integral/Pointer</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="floatingpointret">
<TITLE>Floating Point</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="structunitonret">
<TITLE>Struct and Union Point</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

</CHAPTER>

<CHAPTER id=osinterface>
<TITLE>Operating System Interface</TITLE>
<PARA>
LSB-conforming applications shall use the Operating System Interfaces as
defined in Chapter 3 of the System V Application Binary Interface - Intel386
Architecture Processor Supplement.
</PARA>

<SECT1 ID="virtualaddressspace">
<TITLE>Virtual Address Space</TITLE>
<PARA>
</PARA>
<SECT2 ID="pagesize">
<TITLE>Page Size</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="virtualaddressassignments">
<TITLE>Virtual Address Assignments</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="managinprocesstack">
<TITLE>Managing the PRocess Stack</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="codingguidlines">
<TITLE>Coding Guidlines</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

<SECT1 ID="processorexecutionmode">
<TITLE>Processor Execution Mode</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="exceptioninterface">
<TITLE>Exception Interface</TITLE>
<PARA>
</PARA>
<SECT2 ID="hardwareexceptiontypes">
<TITLE>Hardware Exception Types</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="softwaretraptypes">
<TITLE>Software Trap Types</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

<SECT1 ID="signaldelivery">
<TITLE>Signal Delivery</TITLE>
<PARA>
</PARA>
<SECT2 ID="signalhandlerinterface">
<TITLE>Signal Handler Interface</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

</CHAPTER>

<CHAPTER id=processinitialization>
<TITLE>Process Initialization</TITLE>
<PARA>
LSB-conforming applications shall use the Process Initialization as
defined in Chapter 3 of the System V Application Binary Interface - Intel386
Architecture Processor Supplement.
</PARA>

<SECT1 ID="specialregisters">
<TITLE>Special Registers</TITLE>
<PARA>
</PARA>

<SECT1 ID="processstack">
<TITLE>Process Stack (on entry)</TITLE>
<PARA>
</PARA>

<SECT1 ID="auxilliaryvectors">
<TITLE>Auxilliary Vectors</TITLE>
<PARA>
</PARA>

<SECT1 ID="environment">
<TITLE>Environment</TITLE>
<PARA>
</PARA>

</CHAPTER>

<CHAPTER id=codingexamples>
<TITLE>Coding Examples</TITLE>
<PARA>
LSB-conforming applications may implement fundamental operations useing the
Coding Examples as defined in Chapter 3 of the System V Application Binary
Interface - Intel386 Architecture Processor Supplement.
</PARA>

<SECT1 ID="codemodeloverview">
<TITLE>Code Model Overview/Architecture Constraints</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="picprologue">
<TITLE>Position-Independent Fucntion Prologue</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="dataobjects">
<TITLE>Data Objects</TITLE>
<PARA>
</PARA>
<SECT2 ID="dataobjectsabsload">
<TITLE>Absolute Load & Store</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="dataobjectsrelload">
<TITLE>Position Relative Load & Store</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

<SECT1 ID="functioncalls">
<TITLE>Function Calls</TITLE>
<PARA>
</PARA>
<SECT2 ID="funccalldirect">
<TITLE>Absolute Direct Function Call</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="funccallindirect">
<TITLE>Absolute Indirect Function Call</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="funccallpicdirect">
<TITLE>Position-Independent Direct Function Call</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="funccallpicindirect">
<TITLE>Position-Independent Indirect Function Call</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

<SECT1 ID="branching">
<TITLE>Branching</TITLE>
<PARA>
</PARA>
<SECT2 ID="branchinstruction">
<TITLE>Branch Instruction</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="absoluteswitchcode">
<TITLE>Absolute switch() code</TITLE>
<PARA>
</PARA>
</SECT2>
<SECT2 ID="picswitchcode">
<TITLE>Position-Independent switch() code</TITLE>
<PARA>
</PARA>
</SECT2>
</SECT1>

</CHAPTER>

<CHAPTER id=cstackframe>
<TITLE>C Stack Frame</TITLE>

<SECT1 ID="variablearglist">
<TITLE>Variable Argument List</TITLE>
<PARA>
</PARA>
</SECT1>

<SECT1 ID="dynamicstackalloc">
<TITLE>Dynamic Allocation of Stack Space</TITLE>
<PARA>
</PARA>
</SECT1>

</CHAPTER>

<CHAPTER id=debuginfo>
<TITLE>Debug Information</TITLE>

<PARA>
The LSB does not currently specify the format of Debug information.
</PARA>

</CHAPTER>

</PART>
