{"_id": "4d3ddf201be1ce0fe2000145", "categories": {"audience": [], "database": [], "developmentstatus": [], "environment": [], "language": [], "license": [], "os": [], "topic": [], "translation": []}, "creation_date": "2011-01-24", "developers": [{"name": "asic2fpga", "url": "http://sourceforge.net/u/asictofpga/", "username": "asictofpga"}], "external_homepage": "", "icon_url": null, "labels": ["vhdl linter design rules checks"], "moved_to_url": "", "name": "hdlinter", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "hdlinter is a checker for Hardware Design Language such as VHDL/Verilog. It allows HDL design/coding style to be checked according to a set of configurable rules settings.", "shortname": "hdlinter", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Git", "mount_point": "git", "name": "git"}, {"label": "Files", "mount_point": "downloads", "name": "files"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Home", "mount_point": "home", "name": "wiki"}, {"label": "Tickets", "mount_point": "tickets", "name": "tickets"}, {"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 397995}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/hdlinter/", "video_url": ""}
