#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x610d7bd388b0 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v0x610d7bd75620_0 .var "clk", 0 0;
v0x610d7bd756c0_0 .var "reset", 0 0;
S_0x610d7bd4de00 .scope module, "dut" "top" 2 10, 3 5 0, S_0x610d7bd388b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x610d7bd74f20_0 .net "DataAdr", 31 0, v0x610d7bd6ba50_0;  1 drivers
v0x610d7bd74fe0_0 .net "Instr", 31 0, L_0x610d7bd77800;  1 drivers
v0x610d7bd750a0_0 .net "MemWrite", 0 0, L_0x610d7bd770e0;  1 drivers
v0x610d7bd751d0_0 .net "PC", 31 0, v0x610d7bd6e2d0_0;  1 drivers
v0x610d7bd75270_0 .net "ReadData", 31 0, L_0x610d7bd89520;  1 drivers
v0x610d7bd753c0_0 .net "WriteData", 31 0, L_0x610d7bd886b0;  1 drivers
v0x610d7bd75480_0 .net "clk", 0 0, v0x610d7bd75620_0;  1 drivers
v0x610d7bd75520_0 .net "reset", 0 0, v0x610d7bd756c0_0;  1 drivers
S_0x610d7bd3e330 .scope module, "cpu" "cpu" 3 13, 4 4 0, S_0x610d7bd4de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "PC"
    .port_info 3 /INPUT 32 "Instr"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 32 "ALUResult"
    .port_info 6 /OUTPUT 32 "WriteData"
    .port_info 7 /INPUT 32 "ReadData"
v0x610d7bd73010_0 .net "ALUControl", 1 0, v0x610d7bd69380_0;  1 drivers
v0x610d7bd730f0_0 .net "ALUFlags", 3 0, L_0x610d7bd88ff0;  1 drivers
v0x610d7bd731b0_0 .net "ALUResult", 31 0, v0x610d7bd6ba50_0;  alias, 1 drivers
v0x610d7bd73250_0 .net "ALUSrc", 0 0, L_0x610d7bd75a70;  1 drivers
v0x610d7bd73380_0 .net "ImmSrc", 1 0, L_0x610d7bd75b10;  1 drivers
v0x610d7bd734d0_0 .net "Instr", 31 0, L_0x610d7bd77800;  alias, 1 drivers
v0x610d7bd73590_0 .net "MemWrite", 0 0, L_0x610d7bd770e0;  alias, 1 drivers
v0x610d7bd73630_0 .net "MemtoReg", 0 0, L_0x610d7bd75930;  1 drivers
v0x610d7bd73760_0 .net "PC", 31 0, v0x610d7bd6e2d0_0;  alias, 1 drivers
v0x610d7bd73890_0 .net "PCSrc", 0 0, L_0x610d7bd771e0;  1 drivers
v0x610d7bd739c0_0 .net "ReadData", 31 0, L_0x610d7bd89520;  alias, 1 drivers
v0x610d7bd73a80_0 .net "RegSrc", 1 0, L_0x610d7bd75c90;  1 drivers
v0x610d7bd73b40_0 .net "RegWrite", 0 0, L_0x610d7bd76fe0;  1 drivers
v0x610d7bd73c70_0 .net "WriteData", 31 0, L_0x610d7bd886b0;  alias, 1 drivers
v0x610d7bd73d30_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd73dd0_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
L_0x610d7bd77470 .part L_0x610d7bd77800, 12, 20;
S_0x610d7bd41670 .scope module, "c" "controller" 4 17, 5 4 0, S_0x610d7bd3e330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 20 "Instr"
    .port_info 3 /INPUT 4 "ALUFlags"
    .port_info 4 /OUTPUT 2 "RegSrc"
    .port_info 5 /OUTPUT 1 "RegWrite"
    .port_info 6 /OUTPUT 2 "ImmSrc"
    .port_info 7 /OUTPUT 1 "ALUSrc"
    .port_info 8 /OUTPUT 2 "ALUControl"
    .port_info 9 /OUTPUT 1 "MemWrite"
    .port_info 10 /OUTPUT 1 "MemtoReg"
    .port_info 11 /OUTPUT 1 "PCSrc"
v0x610d7bd6a4e0_0 .net "ALUControl", 1 0, v0x610d7bd69380_0;  alias, 1 drivers
v0x610d7bd6a5f0_0 .net "ALUFlags", 3 0, L_0x610d7bd88ff0;  alias, 1 drivers
v0x610d7bd6a6c0_0 .net "ALUSrc", 0 0, L_0x610d7bd75a70;  alias, 1 drivers
v0x610d7bd6a7c0_0 .net "FlagW", 1 0, v0x610d7bd696a0_0;  1 drivers
v0x610d7bd6a860_0 .net "ImmSrc", 1 0, L_0x610d7bd75b10;  alias, 1 drivers
v0x610d7bd6a950_0 .net "Instr", 31 12, L_0x610d7bd77470;  1 drivers
v0x610d7bd6a9f0_0 .net "MemW", 0 0, L_0x610d7bd759d0;  1 drivers
v0x610d7bd6aae0_0 .net "MemWrite", 0 0, L_0x610d7bd770e0;  alias, 1 drivers
v0x610d7bd6ab80_0 .net "MemtoReg", 0 0, L_0x610d7bd75930;  alias, 1 drivers
v0x610d7bd6ac20_0 .net "PCS", 0 0, L_0x610d7bd76140;  1 drivers
v0x610d7bd6acc0_0 .net "PCSrc", 0 0, L_0x610d7bd771e0;  alias, 1 drivers
v0x610d7bd6ad60_0 .net "RegSrc", 1 0, L_0x610d7bd75c90;  alias, 1 drivers
v0x610d7bd6ae30_0 .net "RegW", 0 0, L_0x610d7bd75bb0;  1 drivers
v0x610d7bd6af20_0 .net "RegWrite", 0 0, L_0x610d7bd76fe0;  alias, 1 drivers
v0x610d7bd6afc0_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd6b060_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
L_0x610d7bd761b0 .part L_0x610d7bd77470, 14, 2;
L_0x610d7bd76250 .part L_0x610d7bd77470, 8, 6;
L_0x610d7bd762f0 .part L_0x610d7bd77470, 0, 4;
L_0x610d7bd77310 .part L_0x610d7bd77470, 16, 4;
S_0x610d7bd411a0 .scope module, "cl" "condlogic" 5 25, 6 3 0, S_0x610d7bd41670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "Cond"
    .port_info 3 /INPUT 4 "ALUFlags"
    .port_info 4 /INPUT 2 "FlagW"
    .port_info 5 /INPUT 1 "PCS"
    .port_info 6 /INPUT 1 "RegW"
    .port_info 7 /INPUT 1 "MemW"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "MemWrite"
L_0x610d7bd76f20 .functor AND 2, v0x610d7bd696a0_0, L_0x610d7bd76df0, C4<11>, C4<11>;
L_0x610d7bd76fe0 .functor AND 1, L_0x610d7bd75bb0, v0x610d7bd3f170_0, C4<1>, C4<1>;
L_0x610d7bd770e0 .functor AND 1, L_0x610d7bd759d0, v0x610d7bd3f170_0, C4<1>, C4<1>;
L_0x610d7bd771e0 .functor AND 1, L_0x610d7bd76140, v0x610d7bd3f170_0, C4<1>, C4<1>;
v0x610d7bd682c0_0 .net "ALUFlags", 3 0, L_0x610d7bd88ff0;  alias, 1 drivers
v0x610d7bd683c0_0 .net "Cond", 3 0, L_0x610d7bd77310;  1 drivers
v0x610d7bd68480_0 .net "CondEx", 0 0, v0x610d7bd3f170_0;  1 drivers
v0x610d7bd68580_0 .net "FlagW", 1 0, v0x610d7bd696a0_0;  alias, 1 drivers
v0x610d7bd68620_0 .net "FlagWrite", 1 0, L_0x610d7bd76f20;  1 drivers
v0x610d7bd68730_0 .net "Flags", 3 0, L_0x610d7bd76720;  1 drivers
v0x610d7bd687f0_0 .net "MemW", 0 0, L_0x610d7bd759d0;  alias, 1 drivers
v0x610d7bd68890_0 .net "MemWrite", 0 0, L_0x610d7bd770e0;  alias, 1 drivers
v0x610d7bd68950_0 .net "PCS", 0 0, L_0x610d7bd76140;  alias, 1 drivers
v0x610d7bd68a10_0 .net "PCSrc", 0 0, L_0x610d7bd771e0;  alias, 1 drivers
v0x610d7bd68ad0_0 .net "RegW", 0 0, L_0x610d7bd75bb0;  alias, 1 drivers
v0x610d7bd68b90_0 .net "RegWrite", 0 0, L_0x610d7bd76fe0;  alias, 1 drivers
v0x610d7bd68c50_0 .net *"_s13", 1 0, L_0x610d7bd76df0;  1 drivers
v0x610d7bd68d30_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd68dd0_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
L_0x610d7bd763e0 .part L_0x610d7bd76f20, 1, 1;
L_0x610d7bd76480 .part L_0x610d7bd88ff0, 2, 2;
L_0x610d7bd765b0 .part L_0x610d7bd76f20, 0, 1;
L_0x610d7bd76650 .part L_0x610d7bd88ff0, 0, 2;
L_0x610d7bd76720 .concat8 [ 2 2 0 0], v0x610d7bd67860_0, v0x610d7bd68040_0;
L_0x610d7bd76df0 .concat [ 1 1 0 0], v0x610d7bd3f170_0, v0x610d7bd3f170_0;
S_0x610d7bd42690 .scope module, "cc" "condcheck" 6 18, 6 27 0, S_0x610d7bd411a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond"
    .port_info 1 /INPUT 4 "Flags"
    .port_info 2 /OUTPUT 1 "CondEx"
L_0x610d7bd76c90 .functor BUFZ 4, L_0x610d7bd76720, C4<0000>, C4<0000>, C4<0000>;
L_0x610d7bd76d00 .functor XNOR 1, L_0x610d7bd76840, L_0x610d7bd76b00, C4<0>, C4<0>;
v0x610d7bd4f5f0_0 .net "Cond", 3 0, L_0x610d7bd77310;  alias, 1 drivers
v0x610d7bd3f170_0 .var "CondEx", 0 0;
v0x610d7bd3f270_0 .net "Flags", 3 0, L_0x610d7bd76720;  alias, 1 drivers
v0x610d7bd37e30_0 .net *"_s6", 3 0, L_0x610d7bd76c90;  1 drivers
v0x610d7bd37f30_0 .net "carry", 0 0, L_0x610d7bd76a60;  1 drivers
v0x610d7bd66fb0_0 .net "ge", 0 0, L_0x610d7bd76d00;  1 drivers
v0x610d7bd67070_0 .net "neg", 0 0, L_0x610d7bd76840;  1 drivers
v0x610d7bd67130_0 .net "overflow", 0 0, L_0x610d7bd76b00;  1 drivers
v0x610d7bd671f0_0 .net "zero", 0 0, L_0x610d7bd76940;  1 drivers
E_0x610d7bd50480/0 .event edge, v0x610d7bd4f5f0_0, v0x610d7bd671f0_0, v0x610d7bd37f30_0, v0x610d7bd67070_0;
E_0x610d7bd50480/1 .event edge, v0x610d7bd67130_0, v0x610d7bd66fb0_0;
E_0x610d7bd50480 .event/or E_0x610d7bd50480/0, E_0x610d7bd50480/1;
L_0x610d7bd76840 .part L_0x610d7bd76c90, 3, 1;
L_0x610d7bd76940 .part L_0x610d7bd76c90, 2, 1;
L_0x610d7bd76a60 .part L_0x610d7bd76c90, 1, 1;
L_0x610d7bd76b00 .part L_0x610d7bd76c90, 0, 1;
S_0x610d7bd67330 .scope module, "flagreg0" "flopenr" 6 15, 7 1 0, S_0x610d7bd411a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "d"
    .port_info 4 /OUTPUT 2 "q"
P_0x610d7bd674b0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000000010>;
v0x610d7bd67600_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd676e0_0 .net "d", 1 0, L_0x610d7bd76650;  1 drivers
v0x610d7bd677c0_0 .net "en", 0 0, L_0x610d7bd765b0;  1 drivers
v0x610d7bd67860_0 .var "q", 1 0;
v0x610d7bd67940_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
E_0x610d7bd3f440 .event posedge, v0x610d7bd67940_0, v0x610d7bd67600_0;
S_0x610d7bd67af0 .scope module, "flagreg1" "flopenr" 6 14, 7 1 0, S_0x610d7bd411a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "d"
    .port_info 4 /OUTPUT 2 "q"
P_0x610d7bd67cc0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000000010>;
v0x610d7bd67de0_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd67eb0_0 .net "d", 1 0, L_0x610d7bd76480;  1 drivers
v0x610d7bd67f70_0 .net "en", 0 0, L_0x610d7bd763e0;  1 drivers
v0x610d7bd68040_0 .var "q", 1 0;
v0x610d7bd68120_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
S_0x610d7bd69020 .scope module, "dec" "decoder" 5 20, 8 1 0, S_0x610d7bd41670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 4 "Rd"
    .port_info 3 /OUTPUT 2 "FlagW"
    .port_info 4 /OUTPUT 1 "PCS"
    .port_info 5 /OUTPUT 1 "RegW"
    .port_info 6 /OUTPUT 1 "MemW"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 2 "ImmSrc"
    .port_info 10 /OUTPUT 2 "RegSrc"
    .port_info 11 /OUTPUT 2 "ALUControl"
L_0x610d7bd760d0 .functor AND 1, L_0x610d7bd76030, L_0x610d7bd75bb0, C4<1>, C4<1>;
L_0x610d7bd76140 .functor OR 1, L_0x610d7bd760d0, L_0x610d7bd75890, C4<0>, C4<0>;
v0x610d7bd69380_0 .var "ALUControl", 1 0;
v0x610d7bd69480_0 .net "ALUOp", 0 0, L_0x610d7bd75dc0;  1 drivers
v0x610d7bd69540_0 .net "ALUSrc", 0 0, L_0x610d7bd75a70;  alias, 1 drivers
v0x610d7bd695e0_0 .net "Branch", 0 0, L_0x610d7bd75890;  1 drivers
v0x610d7bd696a0_0 .var "FlagW", 1 0;
v0x610d7bd697b0_0 .net "Funct", 5 0, L_0x610d7bd76250;  1 drivers
v0x610d7bd69870_0 .net "ImmSrc", 1 0, L_0x610d7bd75b10;  alias, 1 drivers
v0x610d7bd69950_0 .net "MemW", 0 0, L_0x610d7bd759d0;  alias, 1 drivers
v0x610d7bd699f0_0 .net "MemtoReg", 0 0, L_0x610d7bd75930;  alias, 1 drivers
v0x610d7bd69b20_0 .net "Op", 1 0, L_0x610d7bd761b0;  1 drivers
v0x610d7bd69c00_0 .net "PCS", 0 0, L_0x610d7bd76140;  alias, 1 drivers
v0x610d7bd69cd0_0 .net "Rd", 3 0, L_0x610d7bd762f0;  1 drivers
v0x610d7bd69d90_0 .net "RegSrc", 1 0, L_0x610d7bd75c90;  alias, 1 drivers
v0x610d7bd69e70_0 .net "RegW", 0 0, L_0x610d7bd75bb0;  alias, 1 drivers
v0x610d7bd69f40_0 .net *"_s10", 9 0, v0x610d7bd6a280_0;  1 drivers
L_0x7de6aa940018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6a000_0 .net/2u *"_s11", 3 0, L_0x7de6aa940018;  1 drivers
v0x610d7bd6a0e0_0 .net *"_s13", 0 0, L_0x610d7bd76030;  1 drivers
v0x610d7bd6a1a0_0 .net *"_s15", 0 0, L_0x610d7bd760d0;  1 drivers
v0x610d7bd6a280_0 .var "controls", 9 0;
E_0x610d7bd45a40 .event edge, v0x610d7bd69480_0, v0x610d7bd697b0_0, v0x610d7bd69380_0;
E_0x610d7bd47090 .event edge, v0x610d7bd69b20_0, v0x610d7bd697b0_0;
L_0x610d7bd75890 .part v0x610d7bd6a280_0, 9, 1;
L_0x610d7bd75930 .part v0x610d7bd6a280_0, 8, 1;
L_0x610d7bd759d0 .part v0x610d7bd6a280_0, 7, 1;
L_0x610d7bd75a70 .part v0x610d7bd6a280_0, 6, 1;
L_0x610d7bd75b10 .part v0x610d7bd6a280_0, 4, 2;
L_0x610d7bd75bb0 .part v0x610d7bd6a280_0, 3, 1;
L_0x610d7bd75c90 .part v0x610d7bd6a280_0, 1, 2;
L_0x610d7bd75dc0 .part v0x610d7bd6a280_0, 0, 1;
L_0x610d7bd76030 .cmp/eq 4, L_0x610d7bd762f0, L_0x7de6aa940018;
S_0x610d7bd6b200 .scope module, "dp" "datapath" 4 23, 9 8 0, S_0x610d7bd3e330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "RegSrc"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /INPUT 2 "ImmSrc"
    .port_info 5 /INPUT 1 "ALUSrc"
    .port_info 6 /INPUT 2 "ALUControl"
    .port_info 7 /INPUT 1 "MemtoReg"
    .port_info 8 /INPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 4 "ALUFlags"
    .port_info 10 /OUTPUT 32 "PC"
    .port_info 11 /INPUT 32 "Instr"
    .port_info 12 /OUTPUT 32 "ALUResult"
    .port_info 13 /OUTPUT 32 "WriteData"
    .port_info 14 /INPUT 32 "ReadData"
v0x610d7bd717a0_0 .net "ALUControl", 1 0, v0x610d7bd69380_0;  alias, 1 drivers
v0x610d7bd71880_0 .net "ALUFlags", 3 0, L_0x610d7bd88ff0;  alias, 1 drivers
v0x610d7bd71990_0 .net "ALUResult", 31 0, v0x610d7bd6ba50_0;  alias, 1 drivers
v0x610d7bd71a80_0 .net "ALUSrc", 0 0, L_0x610d7bd75a70;  alias, 1 drivers
v0x610d7bd71b20_0 .net "ExtImm", 31 0, v0x610d7bd6c740_0;  1 drivers
v0x610d7bd71c80_0 .net "ImmSrc", 1 0, L_0x610d7bd75b10;  alias, 1 drivers
v0x610d7bd71d40_0 .net "Instr", 31 0, L_0x610d7bd77800;  alias, 1 drivers
v0x610d7bd71e20_0 .net "MemtoReg", 0 0, L_0x610d7bd75930;  alias, 1 drivers
v0x610d7bd71ec0_0 .net "PC", 31 0, v0x610d7bd6e2d0_0;  alias, 1 drivers
v0x610d7bd71f80_0 .net "PCNext", 31 0, L_0x610d7bd775a0;  1 drivers
v0x610d7bd72090_0 .net "PCPlus4", 31 0, L_0x610d7bd77760;  1 drivers
v0x610d7bd72150_0 .net "PCPlus8", 31 0, L_0x610d7bd87880;  1 drivers
v0x610d7bd72260_0 .net "PCSrc", 0 0, L_0x610d7bd771e0;  alias, 1 drivers
v0x610d7bd72300_0 .net "RA1", 3 0, L_0x610d7bd87920;  1 drivers
v0x610d7bd72410_0 .net "RA2", 3 0, L_0x610d7bd87b00;  1 drivers
v0x610d7bd72520_0 .net "ReadData", 31 0, L_0x610d7bd89520;  alias, 1 drivers
v0x610d7bd725e0_0 .net "RegSrc", 1 0, L_0x610d7bd75c90;  alias, 1 drivers
v0x610d7bd727e0_0 .net "RegWrite", 0 0, L_0x610d7bd76fe0;  alias, 1 drivers
v0x610d7bd72880_0 .net "Result", 31 0, L_0x610d7bd88a30;  1 drivers
v0x610d7bd72940_0 .net "SrcA", 31 0, L_0x610d7bd881b0;  1 drivers
v0x610d7bd72a50_0 .net "SrcB", 31 0, L_0x610d7bd88b70;  1 drivers
v0x610d7bd72b60_0 .net "WriteData", 31 0, L_0x610d7bd886b0;  alias, 1 drivers
v0x610d7bd72c70_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd72d10_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
L_0x610d7bd879c0 .part L_0x610d7bd77800, 16, 4;
L_0x610d7bd87a60 .part L_0x610d7bd75c90, 0, 1;
L_0x610d7bd87ba0 .part L_0x610d7bd77800, 0, 4;
L_0x610d7bd87c40 .part L_0x610d7bd77800, 12, 4;
L_0x610d7bd87d60 .part L_0x610d7bd75c90, 1, 1;
L_0x610d7bd88840 .part L_0x610d7bd77800, 12, 4;
L_0x610d7bd88ad0 .part L_0x610d7bd77800, 0, 24;
L_0x610d7bd88ff0 .concat8 [ 1 1 1 1], v0x610d7bd6bb30_0, v0x610d7bd6bc90_0, L_0x610d7bd88e40, L_0x610d7bd88cb0;
S_0x610d7bd6b5e0 .scope module, "alu" "ALU" 9 41, 10 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA"
    .port_info 1 /INPUT 32 "SrcB"
    .port_info 2 /INPUT 2 "ALUControl"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Negative"
    .port_info 6 /OUTPUT 1 "Overflow"
    .port_info 7 /OUTPUT 1 "Carry"
v0x610d7bd6b920_0 .net "ALUControl", 1 0, v0x610d7bd69380_0;  alias, 1 drivers
v0x610d7bd6ba50_0 .var "ALUResult", 31 0;
v0x610d7bd6bb30_0 .var "Carry", 0 0;
v0x610d7bd6bbd0_0 .net "Negative", 0 0, L_0x610d7bd88e40;  1 drivers
v0x610d7bd6bc90_0 .var "Overflow", 0 0;
v0x610d7bd6bda0_0 .net "SrcA", 31 0, L_0x610d7bd881b0;  alias, 1 drivers
v0x610d7bd6be80_0 .net "SrcB", 31 0, L_0x610d7bd88b70;  alias, 1 drivers
v0x610d7bd6bf60_0 .net "Zero", 0 0, L_0x610d7bd88cb0;  1 drivers
L_0x7de6aa940258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6c020_0 .net/2u *"_s0", 31 0, L_0x7de6aa940258;  1 drivers
v0x610d7bd6c190_0 .net *"_s2", 0 0, L_0x610d7bd88c10;  1 drivers
L_0x7de6aa9402a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6c250_0 .net/2u *"_s4", 0 0, L_0x7de6aa9402a0;  1 drivers
L_0x7de6aa9402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6c330_0 .net/2u *"_s6", 0 0, L_0x7de6aa9402e8;  1 drivers
E_0x610d7bd504c0 .event edge, v0x610d7bd69380_0, v0x610d7bd6bda0_0, v0x610d7bd6be80_0, v0x610d7bd6ba50_0;
L_0x610d7bd88c10 .cmp/eq 32, v0x610d7bd6ba50_0, L_0x7de6aa940258;
L_0x610d7bd88cb0 .functor MUXZ 1, L_0x7de6aa9402e8, L_0x7de6aa9402a0, L_0x610d7bd88c10, C4<>;
L_0x610d7bd88e40 .part v0x610d7bd6ba50_0, 31, 1;
S_0x610d7bd6c510 .scope module, "ext" "extend" 9 37, 11 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr"
    .port_info 1 /INPUT 2 "ImmSrc"
    .port_info 2 /OUTPUT 32 "ExtImm"
v0x610d7bd6c740_0 .var "ExtImm", 31 0;
v0x610d7bd6c840_0 .net "ImmSrc", 1 0, L_0x610d7bd75b10;  alias, 1 drivers
v0x610d7bd6c950_0 .net "Instr", 23 0, L_0x610d7bd88ad0;  1 drivers
E_0x610d7bd50500 .event edge, v0x610d7bd69870_0, v0x610d7bd6c950_0;
S_0x610d7bd6ca90 .scope module, "pcadd1" "adder" 9 29, 12 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
P_0x610d7bd6cc60 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x610d7bd6ce10_0 .net "a", 31 0, v0x610d7bd6e2d0_0;  alias, 1 drivers
L_0x7de6aa940060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6cef0_0 .net "b", 31 0, L_0x7de6aa940060;  1 drivers
v0x610d7bd6cfd0_0 .net "y", 31 0, L_0x610d7bd77760;  alias, 1 drivers
L_0x610d7bd77760 .arith/sum 32, v0x610d7bd6e2d0_0, L_0x7de6aa940060;
S_0x610d7bd6d140 .scope module, "pcadd2" "adder" 9 30, 12 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
P_0x610d7bd6d310 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x610d7bd6d430_0 .net "a", 31 0, L_0x610d7bd77760;  alias, 1 drivers
L_0x7de6aa9400a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6d540_0 .net "b", 31 0, L_0x7de6aa9400a8;  1 drivers
v0x610d7bd6d600_0 .net "y", 31 0, L_0x610d7bd87880;  alias, 1 drivers
L_0x610d7bd87880 .arith/sum 32, L_0x610d7bd77760, L_0x7de6aa9400a8;
S_0x610d7bd6d770 .scope module, "pcmux" "mux2" 9 27, 13 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x610d7bd6d990 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x610d7bd6da60_0 .net "d0", 31 0, L_0x610d7bd77760;  alias, 1 drivers
v0x610d7bd6db70_0 .net "d1", 31 0, L_0x610d7bd88a30;  alias, 1 drivers
v0x610d7bd6dc50_0 .net "s", 0 0, L_0x610d7bd771e0;  alias, 1 drivers
v0x610d7bd6dd40_0 .net "y", 31 0, L_0x610d7bd775a0;  alias, 1 drivers
L_0x610d7bd775a0 .functor MUXZ 32, L_0x610d7bd77760, L_0x610d7bd88a30, L_0x610d7bd771e0, C4<>;
S_0x610d7bd6de80 .scope module, "pcreg" "flop" 9 28, 14 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x610d7bd6e050 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x610d7bd6e120_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd6e1e0_0 .net "d", 31 0, L_0x610d7bd775a0;  alias, 1 drivers
v0x610d7bd6e2d0_0 .var "q", 31 0;
v0x610d7bd6e3d0_0 .net "reset", 0 0, v0x610d7bd756c0_0;  alias, 1 drivers
S_0x610d7bd6e570 .scope module, "ra2mux" "mux2" 9 34, 13 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0"
    .port_info 1 /INPUT 4 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 4 "y"
P_0x610d7bd686c0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x610d7bd6e800_0 .net "d0", 3 0, L_0x610d7bd87ba0;  1 drivers
v0x610d7bd6e900_0 .net "d1", 3 0, L_0x610d7bd87c40;  1 drivers
v0x610d7bd6e9e0_0 .net "s", 0 0, L_0x610d7bd87d60;  1 drivers
v0x610d7bd6eab0_0 .net "y", 3 0, L_0x610d7bd87b00;  alias, 1 drivers
L_0x610d7bd87b00 .functor MUXZ 4, L_0x610d7bd87ba0, L_0x610d7bd87c40, L_0x610d7bd87d60, C4<>;
S_0x610d7bd6ec40 .scope module, "ralmux" "mux2" 9 33, 13 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0"
    .port_info 1 /INPUT 4 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 4 "y"
P_0x610d7bd6ee10 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x610d7bd6eee0_0 .net "d0", 3 0, L_0x610d7bd879c0;  1 drivers
L_0x7de6aa9400f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6efe0_0 .net "d1", 3 0, L_0x7de6aa9400f0;  1 drivers
v0x610d7bd6f0c0_0 .net "s", 0 0, L_0x610d7bd87a60;  1 drivers
v0x610d7bd6f190_0 .net "y", 3 0, L_0x610d7bd87920;  alias, 1 drivers
L_0x610d7bd87920 .functor MUXZ 4, L_0x610d7bd879c0, L_0x7de6aa9400f0, L_0x610d7bd87a60, C4<>;
S_0x610d7bd6f320 .scope module, "resmux" "mux2" 9 36, 13 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x610d7bd6d940 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x610d7bd6f670_0 .net "d0", 31 0, v0x610d7bd6ba50_0;  alias, 1 drivers
v0x610d7bd6f780_0 .net "d1", 31 0, L_0x610d7bd89520;  alias, 1 drivers
v0x610d7bd6f840_0 .net "s", 0 0, L_0x610d7bd75930;  alias, 1 drivers
v0x610d7bd6f960_0 .net "y", 31 0, L_0x610d7bd88a30;  alias, 1 drivers
L_0x610d7bd88a30 .functor MUXZ 32, v0x610d7bd6ba50_0, L_0x610d7bd89520, L_0x610d7bd75930, C4<>;
S_0x610d7bd6fa90 .scope module, "rf" "regfile" 9 35, 15 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /INPUT 32 "R15"
    .port_info 7 /OUTPUT 32 "rd1"
    .port_info 8 /OUTPUT 32 "rd2"
v0x610d7bd6fdd0_0 .net "R15", 31 0, L_0x610d7bd87880;  alias, 1 drivers
L_0x7de6aa940138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6feb0_0 .net/2u *"_s0", 3 0, L_0x7de6aa940138;  1 drivers
L_0x7de6aa9401c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x610d7bd6ff70_0 .net/2u *"_s12", 3 0, L_0x7de6aa9401c8;  1 drivers
v0x610d7bd70060_0 .net *"_s14", 0 0, L_0x610d7bd883b0;  1 drivers
v0x610d7bd70120_0 .net *"_s16", 31 0, L_0x610d7bd884e0;  1 drivers
v0x610d7bd70250_0 .net *"_s18", 5 0, L_0x610d7bd885c0;  1 drivers
v0x610d7bd70330_0 .net *"_s2", 0 0, L_0x610d7bd87ea0;  1 drivers
L_0x7de6aa940210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x610d7bd703f0_0 .net *"_s21", 1 0, L_0x7de6aa940210;  1 drivers
v0x610d7bd704d0_0 .net *"_s4", 31 0, L_0x610d7bd87fd0;  1 drivers
v0x610d7bd705b0_0 .net *"_s6", 5 0, L_0x610d7bd88070;  1 drivers
L_0x7de6aa940180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x610d7bd70690_0 .net *"_s9", 1 0, L_0x7de6aa940180;  1 drivers
v0x610d7bd70770_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd70810_0 .net "ra1", 3 0, L_0x610d7bd87920;  alias, 1 drivers
v0x610d7bd708d0_0 .net "ra2", 3 0, L_0x610d7bd87b00;  alias, 1 drivers
v0x610d7bd709a0_0 .net "rd1", 31 0, L_0x610d7bd881b0;  alias, 1 drivers
v0x610d7bd70a70_0 .net "rd2", 31 0, L_0x610d7bd886b0;  alias, 1 drivers
v0x610d7bd70b30 .array "rf", 0 14, 31 0;
v0x610d7bd70d00_0 .net "wa3", 3 0, L_0x610d7bd88840;  1 drivers
v0x610d7bd70de0_0 .net "wd3", 31 0, L_0x610d7bd88a30;  alias, 1 drivers
v0x610d7bd70ea0_0 .net "we3", 0 0, L_0x610d7bd76fe0;  alias, 1 drivers
E_0x610d7bd50540 .event posedge, v0x610d7bd67600_0;
L_0x610d7bd87ea0 .cmp/eq 4, L_0x610d7bd87920, L_0x7de6aa940138;
L_0x610d7bd87fd0 .array/port v0x610d7bd70b30, L_0x610d7bd88070;
L_0x610d7bd88070 .concat [ 4 2 0 0], L_0x610d7bd87920, L_0x7de6aa940180;
L_0x610d7bd881b0 .functor MUXZ 32, L_0x610d7bd87fd0, L_0x610d7bd87880, L_0x610d7bd87ea0, C4<>;
L_0x610d7bd883b0 .cmp/eq 4, L_0x610d7bd87b00, L_0x7de6aa9401c8;
L_0x610d7bd884e0 .array/port v0x610d7bd70b30, L_0x610d7bd885c0;
L_0x610d7bd885c0 .concat [ 4 2 0 0], L_0x610d7bd87b00, L_0x7de6aa940210;
L_0x610d7bd886b0 .functor MUXZ 32, L_0x610d7bd884e0, L_0x610d7bd87880, L_0x610d7bd883b0, C4<>;
S_0x610d7bd71100 .scope module, "srcbmux" "mux2" 9 40, 13 1 0, S_0x610d7bd6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x610d7bd71280 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x610d7bd71390_0 .net "d0", 31 0, L_0x610d7bd886b0;  alias, 1 drivers
v0x610d7bd714a0_0 .net "d1", 31 0, v0x610d7bd6c740_0;  alias, 1 drivers
v0x610d7bd71570_0 .net "s", 0 0, L_0x610d7bd75a70;  alias, 1 drivers
v0x610d7bd71690_0 .net "y", 31 0, L_0x610d7bd88b70;  alias, 1 drivers
L_0x610d7bd88b70 .functor MUXZ 32, L_0x610d7bd886b0, v0x610d7bd6c740_0, L_0x610d7bd75a70, C4<>;
S_0x610d7bd73f70 .scope module, "dmem" "dmem" 3 15, 16 1 0, S_0x610d7bd4de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x610d7bd89520 .functor BUFZ 32, L_0x610d7bd89390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x610d7bd740f0 .array "RAM", 0 63, 31 0;
v0x610d7bd74190_0 .net *"_s0", 31 0, L_0x610d7bd89390;  1 drivers
v0x610d7bd74230_0 .net *"_s3", 29 0, L_0x610d7bd89430;  1 drivers
v0x610d7bd742d0_0 .net "a", 31 0, v0x610d7bd6ba50_0;  alias, 1 drivers
v0x610d7bd74420_0 .net "clk", 0 0, v0x610d7bd75620_0;  alias, 1 drivers
v0x610d7bd745d0_0 .net "rd", 31 0, L_0x610d7bd89520;  alias, 1 drivers
v0x610d7bd74690_0 .net "wd", 31 0, L_0x610d7bd886b0;  alias, 1 drivers
v0x610d7bd74750_0 .net "we", 0 0, L_0x610d7bd770e0;  alias, 1 drivers
L_0x610d7bd89390 .array/port v0x610d7bd740f0, L_0x610d7bd89430;
L_0x610d7bd89430 .part v0x610d7bd6ba50_0, 2, 30;
S_0x610d7bd74890 .scope module, "imem" "imem" 3 14, 17 1 0, S_0x610d7bd4de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x610d7bd77800 .functor BUFZ 32, L_0x610d7bd891b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x610d7bd74a30 .array "RAM", 0 63, 31 0;
v0x610d7bd74b10_0 .net *"_s0", 31 0, L_0x610d7bd891b0;  1 drivers
v0x610d7bd74bf0_0 .net *"_s3", 29 0, L_0x610d7bd89250;  1 drivers
v0x610d7bd74cb0_0 .net "a", 31 0, v0x610d7bd6e2d0_0;  alias, 1 drivers
v0x610d7bd74e00_0 .net "rd", 31 0, L_0x610d7bd77800;  alias, 1 drivers
L_0x610d7bd891b0 .array/port v0x610d7bd74a30, L_0x610d7bd89250;
L_0x610d7bd89250 .part v0x610d7bd6e2d0_0, 2, 30;
    .scope S_0x610d7bd69020;
T_0 ;
    %wait E_0x610d7bd47090;
    %load/vec4 v0x610d7bd69b20_0;
    %load/vec4 v0x610d7bd697b0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x610d7bd697b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 1, 4;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 4;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 2, 4;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 4;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x610d7bd6a280_0, 0, 10;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x610d7bd6a280_0, 0, 10;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 73, 0, 10;
    %store/vec4 v0x610d7bd6a280_0, 0, 10;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 212, 0, 10;
    %store/vec4 v0x610d7bd6a280_0, 0, 10;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 344, 0, 10;
    %store/vec4 v0x610d7bd6a280_0, 0, 10;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 610, 0, 10;
    %store/vec4 v0x610d7bd6a280_0, 0, 10;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x610d7bd69020;
T_1 ;
    %wait E_0x610d7bd45a40;
    %load/vec4 v0x610d7bd69480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x610d7bd697b0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x610d7bd69380_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x610d7bd69380_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x610d7bd69380_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x610d7bd69380_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x610d7bd69380_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x610d7bd697b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x610d7bd696a0_0, 4, 1;
    %load/vec4 v0x610d7bd697b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x610d7bd69380_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x610d7bd69380_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x610d7bd696a0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x610d7bd69380_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x610d7bd696a0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x610d7bd67af0;
T_2 ;
    %wait E_0x610d7bd3f440;
    %load/vec4 v0x610d7bd68120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x610d7bd68040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x610d7bd67f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x610d7bd67eb0_0;
    %assign/vec4 v0x610d7bd68040_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x610d7bd67330;
T_3 ;
    %wait E_0x610d7bd3f440;
    %load/vec4 v0x610d7bd67940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x610d7bd67860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x610d7bd677c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x610d7bd676e0_0;
    %assign/vec4 v0x610d7bd67860_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x610d7bd42690;
T_4 ;
    %wait E_0x610d7bd50480;
    %load/vec4 v0x610d7bd4f5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x610d7bd671f0_0;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x610d7bd671f0_0;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x610d7bd37f30_0;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x610d7bd37f30_0;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x610d7bd67070_0;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x610d7bd67070_0;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x610d7bd67130_0;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x610d7bd67130_0;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x610d7bd37f30_0;
    %load/vec4 v0x610d7bd671f0_0;
    %inv;
    %and;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x610d7bd37f30_0;
    %load/vec4 v0x610d7bd671f0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x610d7bd66fb0_0;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x610d7bd66fb0_0;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x610d7bd671f0_0;
    %inv;
    %load/vec4 v0x610d7bd66fb0_0;
    %and;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x610d7bd671f0_0;
    %inv;
    %load/vec4 v0x610d7bd66fb0_0;
    %and;
    %inv;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x610d7bd3f170_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x610d7bd6de80;
T_5 ;
    %wait E_0x610d7bd3f440;
    %load/vec4 v0x610d7bd6e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x610d7bd6e2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x610d7bd6e1e0_0;
    %assign/vec4 v0x610d7bd6e2d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x610d7bd6fa90;
T_6 ;
    %wait E_0x610d7bd50540;
    %load/vec4 v0x610d7bd70ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x610d7bd70de0_0;
    %load/vec4 v0x610d7bd70d00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x610d7bd70b30, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x610d7bd6c510;
T_7 ;
    %wait E_0x610d7bd50500;
    %load/vec4 v0x610d7bd6c840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x610d7bd6c740_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x610d7bd6c950_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x610d7bd6c740_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x610d7bd6c950_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x610d7bd6c740_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x610d7bd6c950_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x610d7bd6c740_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x610d7bd6b5e0;
T_8 ;
    %wait E_0x610d7bd504c0;
    %load/vec4 v0x610d7bd6b920_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x610d7bd6ba50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610d7bd6bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610d7bd6bc90_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x610d7bd6bda0_0;
    %load/vec4 v0x610d7bd6be80_0;
    %and;
    %store/vec4 v0x610d7bd6ba50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610d7bd6bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610d7bd6bc90_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x610d7bd6bda0_0;
    %load/vec4 v0x610d7bd6be80_0;
    %or;
    %store/vec4 v0x610d7bd6ba50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610d7bd6bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610d7bd6bc90_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x610d7bd6bda0_0;
    %pad/u 33;
    %load/vec4 v0x610d7bd6be80_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x610d7bd6ba50_0, 0, 32;
    %store/vec4 v0x610d7bd6bb30_0, 0, 1;
    %load/vec4 v0x610d7bd6bda0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x610d7bd6be80_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x610d7bd6ba50_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x610d7bd6bda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x610d7bd6be80_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x610d7bd6ba50_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v0x610d7bd6bc90_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x610d7bd6bda0_0;
    %pad/u 33;
    %load/vec4 v0x610d7bd6be80_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x610d7bd6ba50_0, 0, 32;
    %store/vec4 v0x610d7bd6bb30_0, 0, 1;
    %load/vec4 v0x610d7bd6bda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x610d7bd6be80_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x610d7bd6ba50_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x610d7bd6bda0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x610d7bd6be80_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x610d7bd6ba50_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v0x610d7bd6bc90_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x610d7bd74890;
T_9 ;
    %vpi_call 17 5 "$readmemh", "/workspaces/32-bit-Cpu/src/memfile.dat", v0x610d7bd74a30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010110 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x610d7bd73f70;
T_10 ;
    %wait E_0x610d7bd50540;
    %load/vec4 v0x610d7bd74750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x610d7bd74690_0;
    %load/vec4 v0x610d7bd742d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x610d7bd740f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x610d7bd388b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610d7bd756c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610d7bd756c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610d7bd75620_0, 0;
    %end;
    .thread T_11;
    .scope S_0x610d7bd388b0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x610d7bd75620_0;
    %inv;
    %store/vec4 v0x610d7bd75620_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x610d7bd388b0;
T_13 ;
    %delay 10000, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x610d7bd740f0, 4;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 25 "$display", "Test Passed: Memory[84] contains 7" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 27 "$display", "Test Failed: Memory[84] = %d, expected 7", &A<v0x610d7bd740f0, 21> {0 0 0};
T_13.1 ;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb/testBench.v";
    "/workspaces/32-bit-Cpu/src/top.v";
    "/workspaces/32-bit-Cpu/src/CPU.v";
    "/workspaces/32-bit-Cpu/src/controller.v";
    "/workspaces/32-bit-Cpu/src/conditionalLogic.v";
    "/workspaces/32-bit-Cpu/src/flopenr.v";
    "/workspaces/32-bit-Cpu/src/Decoder.v";
    "/workspaces/32-bit-Cpu/src/DataPath.v";
    "/workspaces/32-bit-Cpu/src/alu.v";
    "/workspaces/32-bit-Cpu/src/extend.v";
    "/workspaces/32-bit-Cpu/src/adder.v";
    "/workspaces/32-bit-Cpu/src/mux2.v";
    "/workspaces/32-bit-Cpu/src/flop.v";
    "/workspaces/32-bit-Cpu/src/regfile.v";
    "/workspaces/32-bit-Cpu/src/data_memory.v";
    "/workspaces/32-bit-Cpu/src/inst_memory.v";
