Qflow placement logfile created on 2018年 3月 15日 木曜日 17:17:48 JST
Running blif2cel.tcl
Opened LEF file (/usr/local/share/qflow/tech/osu035/osu035_stdcells.lef) for reading...
Opened BLIF file (/mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/synthesis/fa.blif) for reading ...
Opened CEL file (/mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/layout/fa.cel) for writing...
1st pass of blif file /mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/synthesis/fa.blif. . .
Reading macros from LEF file. . .
Parsing macro AND2X2
Parsing macro AOI21X1
Parsing macro BUFX2
Parsing macro DFFPOSX1
Parsing macro INVX1
Parsing macro NAND2X1
Parsing macro NAND3X1
Parsing macro NOR2X1
Parsing macro OAI21X1
Parsing macro OR2X2
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No fa.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :11
Total cell width   :7.36e+03
Total cell height  :2.20e+04
Total cell area    :1.47e+07
Total core area    :1.47e+07
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Splitting fa.cel into fa.scel and fa.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 
 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    6
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    7
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    6
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    7
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    6
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    6
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    6
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 7360
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:7360
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    6
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 6
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getfillcell.tcl
Using cell FILL for fill
Running place2def.tcl
Limits: xbot = -750.0 ybot = -200 xtop = 7310.0 ytop = 2130.0
Core values: 80.0 100 7440.0 2100
Offsets: 80.0 100
4 routing layers
12 horizontal tracks from 0.0 to 2400.0 step 200 (M1, M3, ...)
52 vertical tracks from -480.0 to 7840.0 step 160.0 (M2, M4, ...)
Done with place2def.tcl
Running addspacers.tcl  fa /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Running addspacers.tcl
Reading FILL macros from LEF file.
Reading DEF file fa.def. . .
Number of rows is 1
Longest row has width 74.4 um
Analysis of DEF file:
Number of components = 11
New number of components = 11
Number of rows = 1
Done with addspacers.tcl
Running blifanno.tcl
Reading DEF file fa.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/synthesis
Files:
   Verilog: /mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/synthesis/fa.rtl.v
   Verilog: /mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/synthesis/fa.rtlnopwr.v
   Spice:   /mnt/c/Users/seijirom/AppData/Roaming/ALB/qflow_assistant/Full_Adder_HEAD/synthesis/fa.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on 2018年 3月 15日 木曜日 17:18:13 JST
