#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55ea9e94c950 .scope module, "tb" "tb" 2 5;
 .timescale 0 0;
P_0x55ea9e94cae0 .param/l "CLK_PERIOD" 1 2 16, +C4<00000000000000000000000000001010>;
v0x55ea9e979240_0 .var "clk", 0 0;
v0x55ea9e979300_0 .var "dataIn", 15 0;
v0x55ea9e9793c0_0 .net "dataOut", 15 0, v0x55ea9e940c80_0;  1 drivers
v0x55ea9e9794b0_0 .net "empty", 0 0, L_0x55ea9e979e30;  1 drivers
v0x55ea9e979550_0 .net "full", 0 0, L_0x55ea9e979ca0;  1 drivers
v0x55ea9e979640_0 .var "raddr", 7 0;
v0x55ea9e9796e0_0 .var "read_en", 0 0;
v0x55ea9e9797b0_0 .var "rst_n", 0 0;
v0x55ea9e979880_0 .var "test_signal", 0 0;
v0x55ea9e979920_0 .net "valid", 0 0, L_0x55ea9e940b20;  1 drivers
v0x55ea9e9799f0_0 .var "waddr", 7 0;
v0x55ea9e979a90_0 .var "write_en", 0 0;
S_0x55ea9e94cb80 .scope module, "testfifo" "psuedofiforam" 2 20, 3 23 0, S_0x55ea9e94c950;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "read_en";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 1 "rclk";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "valid";
L_0x55ea9e940740 .functor NOT 1, L_0x55ea9e979e30, C4<0>, C4<0>, C4<0>;
L_0x55ea9e940b20 .functor AND 1, v0x55ea9e978710_0, L_0x55ea9e940740, C4<1>, C4<1>;
v0x55ea9e9780a0_0 .net "RESET", 0 0, v0x55ea9e9797b0_0;  1 drivers
L_0x7fb7938ac018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55ea9e978180_0 .net/2u *"_ivl_0", 7 0, L_0x7fb7938ac018;  1 drivers
v0x55ea9e978260_0 .net *"_ivl_2", 7 0, L_0x55ea9e979b30;  1 drivers
v0x55ea9e978320_0 .net *"_ivl_8", 0 0, L_0x55ea9e940740;  1 drivers
v0x55ea9e978400_0 .net "din", 15 0, v0x55ea9e979300_0;  1 drivers
v0x55ea9e978510_0 .net "dout", 15 0, v0x55ea9e940c80_0;  alias, 1 drivers
v0x55ea9e9785b0_0 .net "empty", 0 0, L_0x55ea9e979e30;  alias, 1 drivers
v0x55ea9e978650_0 .net "full", 0 0, L_0x55ea9e979ca0;  alias, 1 drivers
v0x55ea9e978710_0 .var "init", 0 0;
v0x55ea9e9787d0_0 .var "iread_en", 0 0;
v0x55ea9e978890_0 .var "iwrite_en", 0 0;
v0x55ea9e978950_0 .var "r_ptr", 7 0;
v0x55ea9e978a10_0 .var "raddr", 7 0;
v0x55ea9e978ad0_0 .net "rclk", 0 0, v0x55ea9e979240_0;  1 drivers
v0x55ea9e978b70_0 .net "read_en", 0 0, v0x55ea9e9796e0_0;  1 drivers
v0x55ea9e978c30_0 .net "valid", 0 0, L_0x55ea9e940b20;  alias, 1 drivers
v0x55ea9e978cf0_0 .var "w_ptr", 7 0;
v0x55ea9e978db0_0 .var "waddr", 7 0;
v0x55ea9e978e70_0 .net "wclk", 0 0, v0x55ea9e979240_0;  alias, 1 drivers
v0x55ea9e978f10_0 .var "workaround", 7 0;
v0x55ea9e978ff0_0 .net "write_en", 0 0, v0x55ea9e979a90_0;  1 drivers
L_0x55ea9e979b30 .arith/sum 8, v0x55ea9e978cf0_0, L_0x7fb7938ac018;
L_0x55ea9e979ca0 .cmp/eq 8, L_0x55ea9e979b30, v0x55ea9e978950_0;
L_0x55ea9e979e30 .cmp/eq 8, v0x55ea9e978cf0_0, v0x55ea9e978950_0;
S_0x55ea9e955d40 .scope module, "theBlock" "bram_256x16" 3 106, 3 1 0, S_0x55ea9e94cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_0x55ea9e93f840 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x55ea9e93f880 .param/l "data_width" 0 3 3, +C4<00000000000000000000000000010000>;
v0x55ea9e9408e0_0 .net "din", 15 0, v0x55ea9e979300_0;  alias, 1 drivers
v0x55ea9e940c80_0 .var "dout", 15 0;
v0x55ea9e940ed0 .array "mem", 0 255, 15 0;
v0x55ea9e93d5b0_0 .net "raddr", 7 0, v0x55ea9e978950_0;  1 drivers
v0x55ea9e93e520_0 .net "rclk", 0 0, v0x55ea9e979240_0;  alias, 1 drivers
v0x55ea9e93f310_0 .net "waddr", 7 0, v0x55ea9e978cf0_0;  1 drivers
v0x55ea9e93cae0_0 .net "wclk", 0 0, v0x55ea9e979240_0;  alias, 1 drivers
v0x55ea9e977f20_0 .net "write_en", 0 0, v0x55ea9e979a90_0;  alias, 1 drivers
E_0x55ea9e911d70 .event posedge, v0x55ea9e93e520_0;
    .scope S_0x55ea9e955d40;
T_0 ;
    %wait E_0x55ea9e911d70;
    %load/vec4 v0x55ea9e977f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55ea9e9408e0_0;
    %load/vec4 v0x55ea9e93f310_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea9e940ed0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ea9e955d40;
T_1 ;
    %wait E_0x55ea9e911d70;
    %load/vec4 v0x55ea9e93d5b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55ea9e940ed0, 4;
    %assign/vec4 v0x55ea9e940c80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ea9e94cb80;
T_2 ;
    %wait E_0x55ea9e911d70;
    %load/vec4 v0x55ea9e9780a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
T_2.0 ;
    %load/vec4 v0x55ea9e978cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ea9e978f10_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ea9e94cb80;
T_3 ;
    %wait E_0x55ea9e911d70;
    %load/vec4 v0x55ea9e978ff0_0;
    %load/vec4 v0x55ea9e978650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55ea9e978cf0_0;
    %assign/vec4 v0x55ea9e978db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea9e978890_0, 0;
    %load/vec4 v0x55ea9e978cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ea9e978cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea9e978710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ea9e9780a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea9e978cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea9e978db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e978890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e978710_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e978890_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ea9e94cb80;
T_4 ;
    %wait E_0x55ea9e911d70;
    %load/vec4 v0x55ea9e978b70_0;
    %load/vec4 v0x55ea9e9785b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55ea9e978950_0;
    %assign/vec4 v0x55ea9e978a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea9e9787d0_0, 0;
    %load/vec4 v0x55ea9e978950_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ea9e978950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ea9e9780a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea9e978950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea9e978a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e9787d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e9787d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ea9e94c950;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x55ea9e979240_0;
    %inv;
    %store/vec4 v0x55ea9e979240_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ea9e94c950;
T_6 ;
    %vpi_call 2 23 "$dumpfile", "tb_.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ea9e94c950 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55ea9e94c950;
T_7 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ea9e9797b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ea9e979240_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea9e9797b0_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e9797b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea9e979240_0, 0;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ea9e911d70;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea9e9797b0_0, 0;
    %wait E_0x55ea9e911d70;
    %pushi/vec4 10, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ea9e911d70;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 35 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55ea9e94c950;
T_8 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e9796e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %pushi/vec4 42069, 0, 16;
    %store/vec4 v0x55ea9e979300_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ea9e9799f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ea9e979640_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ea9e9799f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ea9e979640_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55ea9e979300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %pushi/vec4 4444, 0, 16;
    %store/vec4 v0x55ea9e979300_0, 0, 16;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea9e9796e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979a90_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea9e979880_0, 0, 1;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_bram_test.v";
    "./fifo_bram.v";
