// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mac_muladd_10s_5s_14s_15_1_1.h"
#include "myproject_am_addmul_7s_5s_5s_12_1_1.h"
#include "myproject_mac_mul_sub_10s_5s_17ns_17_1_1.h"
#include "myproject_am_submul_7s_5s_5s_12_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<80> > x_V;
    sc_out< sc_lv<5> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<5> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<5> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<5> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<5> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mac_muladd_10s_5s_14s_15_1_1<1,1,10,5,14,15>* myproject_mac_muladd_10s_5s_14s_15_1_1_U1;
    myproject_am_addmul_7s_5s_5s_12_1_1<1,1,7,5,5,12>* myproject_am_addmul_7s_5s_5s_12_1_1_U2;
    myproject_mac_mul_sub_10s_5s_17ns_17_1_1<1,1,10,5,17,17>* myproject_mac_mul_sub_10s_5s_17ns_17_1_1_U3;
    myproject_am_addmul_7s_5s_5s_12_1_1<1,1,7,5,5,12>* myproject_am_addmul_7s_5s_5s_12_1_1_U4;
    myproject_am_submul_7s_5s_5s_12_1_1<1,1,7,5,5,12>* myproject_am_submul_7s_5s_5s_12_1_1_U5;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<80> > x_V_preg;
    sc_signal< sc_lv<80> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > tmp_1_fu_177_p4;
    sc_signal< sc_lv<5> > tmp_1_reg_1097;
    sc_signal< sc_lv<5> > tmp_2_fu_191_p4;
    sc_signal< sc_lv<5> > tmp_2_reg_1103;
    sc_signal< sc_lv<10> > r_V_24_fu_263_p2;
    sc_signal< sc_lv<10> > r_V_24_reg_1110;
    sc_signal< sc_lv<15> > grp_fu_1055_p3;
    sc_signal< sc_lv<15> > ret_V_1_reg_1115;
    sc_signal< sc_lv<12> > grp_fu_1063_p3;
    sc_signal< sc_lv<12> > mul_ln728_reg_1120;
    sc_signal< sc_lv<11> > r_V_28_fu_335_p2;
    sc_signal< sc_lv<11> > r_V_28_reg_1125;
    sc_signal< sc_lv<19> > ret_V_5_fu_399_p2;
    sc_signal< sc_lv<19> > ret_V_5_reg_1130;
    sc_signal< sc_lv<12> > sext_ln1116_4_fu_417_p1;
    sc_signal< sc_lv<12> > sext_ln1116_4_reg_1135;
    sc_signal< sc_lv<12> > mul_ln728_3_fu_439_p2;
    sc_signal< sc_lv<12> > mul_ln728_3_reg_1140;
    sc_signal< sc_lv<9> > r_V_31_fu_457_p2;
    sc_signal< sc_lv<9> > r_V_31_reg_1145;
    sc_signal< sc_lv<17> > sub_ln1192_4_fu_513_p2;
    sc_signal< sc_lv<17> > sub_ln1192_4_reg_1150;
    sc_signal< sc_lv<10> > r_V_34_fu_518_p2;
    sc_signal< sc_lv<10> > r_V_34_reg_1155;
    sc_signal< sc_lv<12> > grp_fu_1080_p3;
    sc_signal< sc_lv<12> > mul_ln728_4_reg_1160;
    sc_signal< sc_lv<7> > sub_ln728_fu_548_p2;
    sc_signal< sc_lv<7> > sub_ln728_reg_1165;
    sc_signal< sc_lv<5> > trunc_ln708_3_reg_1170;
    sc_signal< sc_lv<5> > trunc_ln708_4_reg_1175;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<5> > trunc_ln1117_fu_173_p1;
    sc_signal< sc_lv<5> > r_V_23_fu_209_p0;
    sc_signal< sc_lv<10> > sext_ln1117_1_fu_187_p1;
    sc_signal< sc_lv<5> > r_V_23_fu_209_p1;
    sc_signal< sc_lv<10> > r_V_23_fu_209_p2;
    sc_signal< sc_lv<5> > p_Val2_18_fu_231_p4;
    sc_signal< sc_lv<13> > rhs_V_1_fu_241_p3;
    sc_signal< sc_lv<14> > sext_ln728_1_fu_249_p1;
    sc_signal< sc_lv<14> > rhs_V_fu_215_p3;
    sc_signal< sc_lv<5> > r_V_24_fu_263_p0;
    sc_signal< sc_lv<5> > r_V_24_fu_263_p1;
    sc_signal< sc_lv<14> > ret_V_fu_253_p2;
    sc_signal< sc_lv<7> > r_V_38_fu_277_p3;
    sc_signal< sc_lv<6> > r_V_27_fu_319_p3;
    sc_signal< sc_lv<6> > r_V_28_fu_335_p0;
    sc_signal< sc_lv<5> > r_V_28_fu_335_p1;
    sc_signal< sc_lv<11> > mul_ln728_1_fu_345_p0;
    sc_signal< sc_lv<5> > mul_ln728_1_fu_345_p1;
    sc_signal< sc_lv<14> > mul_ln728_1_fu_345_p2;
    sc_signal< sc_lv<18> > rhs_V_7_fu_351_p3;
    sc_signal< sc_lv<5> > r_V_7_fu_363_p0;
    sc_signal< sc_lv<10> > sext_ln1118_4_fu_297_p1;
    sc_signal< sc_lv<5> > r_V_7_fu_363_p1;
    sc_signal< sc_lv<5> > tmp_4_fu_309_p4;
    sc_signal< sc_lv<10> > r_V_7_fu_363_p2;
    sc_signal< sc_lv<10> > mul_ln728_2_fu_381_p0;
    sc_signal< sc_lv<5> > mul_ln728_2_fu_381_p1;
    sc_signal< sc_lv<13> > mul_ln728_2_fu_381_p2;
    sc_signal< sc_lv<17> > rhs_V_8_fu_387_p3;
    sc_signal< sc_lv<19> > sext_ln728_8_fu_395_p1;
    sc_signal< sc_lv<19> > sext_ln728_7_fu_359_p1;
    sc_signal< sc_lv<7> > r_V_8_fu_405_p3;
    sc_signal< sc_lv<8> > sext_ln1118_10_fu_413_p1;
    sc_signal< sc_lv<8> > sext_ln1118_2_fu_289_p1;
    sc_signal< sc_lv<8> > r_V_30_fu_421_p2;
    sc_signal< sc_lv<8> > mul_ln728_3_fu_439_p0;
    sc_signal< sc_lv<5> > mul_ln728_3_fu_439_p1;
    sc_signal< sc_lv<8> > shl_ln1118_6_fu_445_p3;
    sc_signal< sc_lv<9> > sext_ln1118_12_fu_453_p1;
    sc_signal< sc_lv<9> > sext_ln1118_6_fu_327_p1;
    sc_signal< sc_lv<5> > tmp_5_fu_463_p4;
    sc_signal< sc_lv<5> > r_V_12_fu_477_p0;
    sc_signal< sc_lv<10> > sext_ln1118_13_fu_473_p1;
    sc_signal< sc_lv<5> > r_V_12_fu_477_p1;
    sc_signal< sc_lv<10> > r_V_12_fu_477_p2;
    sc_signal< sc_lv<5> > r_V_33_fu_495_p0;
    sc_signal< sc_lv<5> > r_V_33_fu_495_p1;
    sc_signal< sc_lv<10> > r_V_33_fu_495_p2;
    sc_signal< sc_lv<14> > rhs_V_14_fu_501_p3;
    sc_signal< sc_lv<17> > grp_fu_1071_p3;
    sc_signal< sc_lv<17> > sext_ln1192_4_fu_509_p1;
    sc_signal< sc_lv<5> > r_V_34_fu_518_p0;
    sc_signal< sc_lv<10> > sext_ln700_fu_223_p1;
    sc_signal< sc_lv<5> > r_V_34_fu_518_p1;
    sc_signal< sc_lv<7> > r_V_39_fu_528_p3;
    sc_signal< sc_lv<7> > sext_ln1118_19_fu_544_p1;
    sc_signal< sc_lv<7> > r_V_35_fu_554_p0;
    sc_signal< sc_lv<5> > r_V_35_fu_554_p1;
    sc_signal< sc_lv<12> > r_V_35_fu_554_p2;
    sc_signal< sc_lv<16> > rhs_V_18_fu_560_p3;
    sc_signal< sc_lv<5> > r_V_36_fu_574_p0;
    sc_signal< sc_lv<5> > r_V_36_fu_574_p1;
    sc_signal< sc_lv<10> > r_V_36_fu_574_p2;
    sc_signal< sc_lv<14> > rhs_V_19_fu_580_p3;
    sc_signal< sc_lv<16> > ret_V_11_fu_568_p2;
    sc_signal< sc_lv<16> > sext_ln728_14_fu_588_p1;
    sc_signal< sc_lv<5> > r_V_37_fu_598_p0;
    sc_signal< sc_lv<5> > r_V_37_fu_598_p1;
    sc_signal< sc_lv<10> > r_V_37_fu_598_p2;
    sc_signal< sc_lv<14> > rhs_V_20_fu_604_p3;
    sc_signal< sc_lv<16> > sext_ln728_15_fu_612_p1;
    sc_signal< sc_lv<16> > ret_V_12_fu_592_p2;
    sc_signal< sc_lv<14> > rhs_V_21_fu_622_p3;
    sc_signal< sc_lv<16> > sext_ln728_16_fu_630_p1;
    sc_signal< sc_lv<16> > ret_V_13_fu_616_p2;
    sc_signal< sc_lv<16> > ret_V_14_fu_634_p2;
    sc_signal< sc_lv<15> > rhs_V_22_fu_644_p3;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_640_p1;
    sc_signal< sc_lv<17> > sext_ln728_17_fu_652_p1;
    sc_signal< sc_lv<15> > rhs_V_23_fu_662_p3;
    sc_signal< sc_lv<17> > ret_V_15_fu_656_p2;
    sc_signal< sc_lv<17> > sext_ln1192_8_fu_670_p1;
    sc_signal< sc_lv<17> > sub_ln1192_6_fu_674_p2;
    sc_signal< sc_lv<17> > ret_V_16_fu_680_p2;
    sc_signal< sc_lv<8> > sext_ln1118_1_fu_285_p1;
    sc_signal< sc_lv<8> > sext_ln700_2_fu_259_p1;
    sc_signal< sc_lv<20> > lhs_V_fu_696_p3;
    sc_signal< sc_lv<8> > r_V_40_fu_704_p2;
    sc_signal< sc_lv<20> > rhs_V_24_fu_714_p3;
    sc_signal< sc_lv<21> > sext_ln703_5_fu_710_p1;
    sc_signal< sc_lv<21> > sext_ln728_18_fu_722_p1;
    sc_signal< sc_lv<12> > grp_fu_1088_p3;
    sc_signal< sc_lv<20> > rhs_V_25_fu_732_p3;
    sc_signal< sc_lv<21> > ret_V_17_fu_726_p2;
    sc_signal< sc_lv<21> > sext_ln1192_9_fu_739_p1;
    sc_signal< sc_lv<21> > sub_ln1192_7_fu_743_p2;
    sc_signal< sc_lv<21> > ret_V_18_fu_749_p2;
    sc_signal< sc_lv<14> > rhs_V_2_fu_771_p3;
    sc_signal< sc_lv<15> > sext_ln728_2_fu_778_p1;
    sc_signal< sc_lv<15> > ret_V_2_fu_782_p2;
    sc_signal< sc_lv<16> > rhs_V_3_fu_791_p3;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_787_p1;
    sc_signal< sc_lv<17> > sext_ln728_4_fu_798_p1;
    sc_signal< sc_lv<16> > rhs_V_4_fu_808_p3;
    sc_signal< sc_lv<17> > sext_ln1192_fu_815_p1;
    sc_signal< sc_lv<17> > ret_V_3_fu_802_p2;
    sc_signal< sc_lv<6> > r_V_3_fu_825_p3;
    sc_signal< sc_lv<6> > r_V_26_fu_836_p0;
    sc_signal< sc_lv<5> > r_V_26_fu_836_p1;
    sc_signal< sc_lv<11> > r_V_26_fu_836_p2;
    sc_signal< sc_lv<15> > rhs_V_5_fu_842_p3;
    sc_signal< sc_lv<17> > sext_ln1192_1_fu_850_p1;
    sc_signal< sc_lv<17> > add_ln1192_fu_819_p2;
    sc_signal< sc_lv<16> > rhs_V_6_fu_860_p3;
    sc_signal< sc_lv<17> > add_ln1192_1_fu_854_p2;
    sc_signal< sc_lv<17> > sext_ln1192_2_fu_867_p1;
    sc_signal< sc_lv<17> > sub_ln1192_fu_871_p2;
    sc_signal< sc_lv<17> > ret_V_4_fu_877_p2;
    sc_signal< sc_lv<19> > rhs_V_9_fu_897_p3;
    sc_signal< sc_lv<20> > sext_ln728_9_fu_904_p1;
    sc_signal< sc_lv<20> > sext_ln703_2_fu_894_p1;
    sc_signal< sc_lv<7> > r_V_29_fu_914_p0;
    sc_signal< sc_lv<5> > r_V_29_fu_914_p1;
    sc_signal< sc_lv<20> > ret_V_6_fu_908_p2;
    sc_signal< sc_lv<12> > r_V_29_fu_914_p2;
    sc_signal< sc_lv<20> > rhs_V_10_fu_923_p3;
    sc_signal< sc_lv<21> > sext_ln728_10_fu_931_p1;
    sc_signal< sc_lv<21> > sext_ln703_3_fu_919_p1;
    sc_signal< sc_lv<20> > rhs_V_11_fu_941_p3;
    sc_signal< sc_lv<21> > ret_V_7_fu_935_p2;
    sc_signal< sc_lv<21> > sext_ln728_13_fu_948_p1;
    sc_signal< sc_lv<21> > ret_V_8_fu_952_p2;
    sc_signal< sc_lv<21> > rhs_V_12_fu_958_p3;
    sc_signal< sc_lv<21> > sub_ln1192_2_fu_965_p2;
    sc_signal< sc_lv<21> > ret_V_9_fu_971_p2;
    sc_signal< sc_lv<14> > rhs_V_15_fu_988_p3;
    sc_signal< sc_lv<17> > sext_ln1192_5_fu_995_p1;
    sc_signal< sc_lv<16> > rhs_V_16_fu_1004_p3;
    sc_signal< sc_lv<17> > add_ln1192_6_fu_999_p2;
    sc_signal< sc_lv<17> > sext_ln1192_6_fu_1011_p1;
    sc_signal< sc_lv<15> > rhs_V_17_fu_1021_p3;
    sc_signal< sc_lv<17> > sext_ln1192_7_fu_1028_p1;
    sc_signal< sc_lv<17> > sub_ln1192_5_fu_1015_p2;
    sc_signal< sc_lv<17> > add_ln1192_7_fu_1032_p2;
    sc_signal< sc_lv<17> > ret_V_10_fu_1038_p2;
    sc_signal< sc_lv<7> > grp_fu_1063_p0;
    sc_signal< sc_lv<5> > grp_fu_1063_p1;
    sc_signal< sc_lv<17> > grp_fu_1071_p2;
    sc_signal< sc_lv<7> > grp_fu_1080_p0;
    sc_signal< sc_lv<8> > sext_ln1118_16_fu_536_p1;
    sc_signal< sc_lv<5> > grp_fu_1080_p1;
    sc_signal< sc_lv<8> > sext_ln1118_15_fu_524_p1;
    sc_signal< sc_lv<5> > grp_fu_1080_p2;
    sc_signal< sc_lv<12> > sext_ln1118_17_fu_540_p1;
    sc_signal< sc_lv<7> > grp_fu_1088_p0;
    sc_signal< sc_lv<5> > grp_fu_1088_p1;
    sc_signal< sc_lv<5> > grp_fu_1088_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<80> ap_const_lv80_0;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<17> ap_const_lv17_18000;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<21> ap_const_lv21_190000;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<17> ap_const_lv17_15000;
    static const sc_lv<21> ap_const_lv21_130000;
    static const sc_lv<17> ap_const_lv17_1B000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1_fu_854_p2();
    void thread_add_ln1192_6_fu_999_p2();
    void thread_add_ln1192_7_fu_1032_p2();
    void thread_add_ln1192_fu_819_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1063_p0();
    void thread_grp_fu_1063_p1();
    void thread_grp_fu_1071_p2();
    void thread_grp_fu_1080_p0();
    void thread_grp_fu_1080_p1();
    void thread_grp_fu_1080_p2();
    void thread_grp_fu_1088_p0();
    void thread_grp_fu_1088_p1();
    void thread_grp_fu_1088_p2();
    void thread_lhs_V_fu_696_p3();
    void thread_mul_ln728_1_fu_345_p0();
    void thread_mul_ln728_1_fu_345_p1();
    void thread_mul_ln728_1_fu_345_p2();
    void thread_mul_ln728_2_fu_381_p0();
    void thread_mul_ln728_2_fu_381_p1();
    void thread_mul_ln728_2_fu_381_p2();
    void thread_mul_ln728_3_fu_439_p0();
    void thread_mul_ln728_3_fu_439_p1();
    void thread_mul_ln728_3_fu_439_p2();
    void thread_p_Val2_18_fu_231_p4();
    void thread_r_V_12_fu_477_p0();
    void thread_r_V_12_fu_477_p1();
    void thread_r_V_12_fu_477_p2();
    void thread_r_V_23_fu_209_p0();
    void thread_r_V_23_fu_209_p1();
    void thread_r_V_23_fu_209_p2();
    void thread_r_V_24_fu_263_p0();
    void thread_r_V_24_fu_263_p1();
    void thread_r_V_24_fu_263_p2();
    void thread_r_V_26_fu_836_p0();
    void thread_r_V_26_fu_836_p1();
    void thread_r_V_26_fu_836_p2();
    void thread_r_V_27_fu_319_p3();
    void thread_r_V_28_fu_335_p0();
    void thread_r_V_28_fu_335_p1();
    void thread_r_V_28_fu_335_p2();
    void thread_r_V_29_fu_914_p0();
    void thread_r_V_29_fu_914_p1();
    void thread_r_V_29_fu_914_p2();
    void thread_r_V_30_fu_421_p2();
    void thread_r_V_31_fu_457_p2();
    void thread_r_V_33_fu_495_p0();
    void thread_r_V_33_fu_495_p1();
    void thread_r_V_33_fu_495_p2();
    void thread_r_V_34_fu_518_p0();
    void thread_r_V_34_fu_518_p1();
    void thread_r_V_34_fu_518_p2();
    void thread_r_V_35_fu_554_p0();
    void thread_r_V_35_fu_554_p1();
    void thread_r_V_35_fu_554_p2();
    void thread_r_V_36_fu_574_p0();
    void thread_r_V_36_fu_574_p1();
    void thread_r_V_36_fu_574_p2();
    void thread_r_V_37_fu_598_p0();
    void thread_r_V_37_fu_598_p1();
    void thread_r_V_37_fu_598_p2();
    void thread_r_V_38_fu_277_p3();
    void thread_r_V_39_fu_528_p3();
    void thread_r_V_3_fu_825_p3();
    void thread_r_V_40_fu_704_p2();
    void thread_r_V_7_fu_363_p0();
    void thread_r_V_7_fu_363_p1();
    void thread_r_V_7_fu_363_p2();
    void thread_r_V_8_fu_405_p3();
    void thread_ret_V_10_fu_1038_p2();
    void thread_ret_V_11_fu_568_p2();
    void thread_ret_V_12_fu_592_p2();
    void thread_ret_V_13_fu_616_p2();
    void thread_ret_V_14_fu_634_p2();
    void thread_ret_V_15_fu_656_p2();
    void thread_ret_V_16_fu_680_p2();
    void thread_ret_V_17_fu_726_p2();
    void thread_ret_V_18_fu_749_p2();
    void thread_ret_V_2_fu_782_p2();
    void thread_ret_V_3_fu_802_p2();
    void thread_ret_V_4_fu_877_p2();
    void thread_ret_V_5_fu_399_p2();
    void thread_ret_V_6_fu_908_p2();
    void thread_ret_V_7_fu_935_p2();
    void thread_ret_V_8_fu_952_p2();
    void thread_ret_V_9_fu_971_p2();
    void thread_ret_V_fu_253_p2();
    void thread_rhs_V_10_fu_923_p3();
    void thread_rhs_V_11_fu_941_p3();
    void thread_rhs_V_12_fu_958_p3();
    void thread_rhs_V_14_fu_501_p3();
    void thread_rhs_V_15_fu_988_p3();
    void thread_rhs_V_16_fu_1004_p3();
    void thread_rhs_V_17_fu_1021_p3();
    void thread_rhs_V_18_fu_560_p3();
    void thread_rhs_V_19_fu_580_p3();
    void thread_rhs_V_1_fu_241_p3();
    void thread_rhs_V_20_fu_604_p3();
    void thread_rhs_V_21_fu_622_p3();
    void thread_rhs_V_22_fu_644_p3();
    void thread_rhs_V_23_fu_662_p3();
    void thread_rhs_V_24_fu_714_p3();
    void thread_rhs_V_25_fu_732_p3();
    void thread_rhs_V_2_fu_771_p3();
    void thread_rhs_V_3_fu_791_p3();
    void thread_rhs_V_4_fu_808_p3();
    void thread_rhs_V_5_fu_842_p3();
    void thread_rhs_V_6_fu_860_p3();
    void thread_rhs_V_7_fu_351_p3();
    void thread_rhs_V_8_fu_387_p3();
    void thread_rhs_V_9_fu_897_p3();
    void thread_rhs_V_fu_215_p3();
    void thread_sext_ln1116_4_fu_417_p1();
    void thread_sext_ln1117_1_fu_187_p1();
    void thread_sext_ln1118_10_fu_413_p1();
    void thread_sext_ln1118_12_fu_453_p1();
    void thread_sext_ln1118_13_fu_473_p1();
    void thread_sext_ln1118_15_fu_524_p1();
    void thread_sext_ln1118_16_fu_536_p1();
    void thread_sext_ln1118_17_fu_540_p1();
    void thread_sext_ln1118_19_fu_544_p1();
    void thread_sext_ln1118_1_fu_285_p1();
    void thread_sext_ln1118_2_fu_289_p1();
    void thread_sext_ln1118_4_fu_297_p1();
    void thread_sext_ln1118_6_fu_327_p1();
    void thread_sext_ln1192_1_fu_850_p1();
    void thread_sext_ln1192_2_fu_867_p1();
    void thread_sext_ln1192_4_fu_509_p1();
    void thread_sext_ln1192_5_fu_995_p1();
    void thread_sext_ln1192_6_fu_1011_p1();
    void thread_sext_ln1192_7_fu_1028_p1();
    void thread_sext_ln1192_8_fu_670_p1();
    void thread_sext_ln1192_9_fu_739_p1();
    void thread_sext_ln1192_fu_815_p1();
    void thread_sext_ln700_2_fu_259_p1();
    void thread_sext_ln700_fu_223_p1();
    void thread_sext_ln703_1_fu_787_p1();
    void thread_sext_ln703_2_fu_894_p1();
    void thread_sext_ln703_3_fu_919_p1();
    void thread_sext_ln703_4_fu_640_p1();
    void thread_sext_ln703_5_fu_710_p1();
    void thread_sext_ln728_10_fu_931_p1();
    void thread_sext_ln728_13_fu_948_p1();
    void thread_sext_ln728_14_fu_588_p1();
    void thread_sext_ln728_15_fu_612_p1();
    void thread_sext_ln728_16_fu_630_p1();
    void thread_sext_ln728_17_fu_652_p1();
    void thread_sext_ln728_18_fu_722_p1();
    void thread_sext_ln728_1_fu_249_p1();
    void thread_sext_ln728_2_fu_778_p1();
    void thread_sext_ln728_4_fu_798_p1();
    void thread_sext_ln728_7_fu_359_p1();
    void thread_sext_ln728_8_fu_395_p1();
    void thread_sext_ln728_9_fu_904_p1();
    void thread_shl_ln1118_6_fu_445_p3();
    void thread_sub_ln1192_2_fu_965_p2();
    void thread_sub_ln1192_4_fu_513_p2();
    void thread_sub_ln1192_5_fu_1015_p2();
    void thread_sub_ln1192_6_fu_674_p2();
    void thread_sub_ln1192_7_fu_743_p2();
    void thread_sub_ln1192_fu_871_p2();
    void thread_sub_ln728_fu_548_p2();
    void thread_tmp_1_fu_177_p4();
    void thread_tmp_2_fu_191_p4();
    void thread_tmp_4_fu_309_p4();
    void thread_tmp_5_fu_463_p4();
    void thread_trunc_ln1117_fu_173_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
