
---------- Begin Simulation Statistics ----------
final_tick                                41199668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                    99058                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1901.68                       # Real time elapsed on the host
host_tick_rate                               21664881                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041200                       # Number of seconds simulated
sim_ticks                                 41199668000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119598379                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57781718                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.823993                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.823993                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5522830                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3110543                       # number of floating regfile writes
system.cpu.idleCycles                           87808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               439578                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22085276                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.362763                       # Inst execution rate
system.cpu.iew.exec_refs                     39193451                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15888609                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5076793                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23549747                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6828                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16143691                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197790561                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23304842                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            948367                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194690077                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48828                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3464659                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 334689                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3549134                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1162                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       359181                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80397                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 217629417                       # num instructions consuming a value
system.cpu.iew.wb_count                     194344920                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621297                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135212499                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.358574                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194491405                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297520716                       # number of integer regfile reads
system.cpu.int_regfile_writes               154262375                       # number of integer regfile writes
system.cpu.ipc                               1.213602                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.213602                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1741560      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             150484972     76.92%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750589      0.38%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813324      0.42%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476858      0.24%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  466      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193394      0.10%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               392785      0.20%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1256794      0.64%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                315      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22516922     11.51%     91.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14412017      7.37%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          998114      0.51%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600281      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195638449                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5359525                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10566254                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5026680                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6225168                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2920568                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014928                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2445192     83.72%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6870      0.24%     83.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   180      0.01%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 223941      7.67%     91.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102777      3.52%     95.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20556      0.70%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121034      4.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              191457932                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          466009737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    189318240                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200979718                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197790403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195638449                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9413170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67001                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10813302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82311529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.376805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.462690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31873369     38.72%     38.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6812091      8.28%     47.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8153518      9.91%     56.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9069526     11.02%     67.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7781859      9.45%     77.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5869371      7.13%     84.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6729409      8.18%     92.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3719089      4.52%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2303297      2.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82311529                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.374272                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            653942                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           162294                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23549747                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16143691                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83037087                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82399337                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          850                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            871                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23411995                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19191843                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            426744                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9621824                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9110657                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.687421                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1104587                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          511537                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             497435                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14102                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          387                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9373546                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            330307                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80929664                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.327668                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.818979                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35015005     43.27%     43.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10101549     12.48%     55.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5200523      6.43%     62.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9335005     11.53%     73.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2548591      3.15%     76.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3806840      4.70%     81.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3377299      4.17%     85.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1981428      2.45%     88.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9563424     11.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80929664                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9563424                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34451155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34451155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34451155                       # number of overall hits
system.cpu.dcache.overall_hits::total        34451155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349378                       # number of overall misses
system.cpu.dcache.overall_misses::total        349378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22837944992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22837944992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22837944992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22837944992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34800533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34800533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34800533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34800533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010039                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65367.438682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65367.438682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65367.438682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65367.438682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23727                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               844                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.112559                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243029                       # number of writebacks
system.cpu.dcache.writebacks::total            243029                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        90536                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        90536                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        90536                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        90536                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258842                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18256594992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18256594992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18256594992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18256594992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007438                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007438                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70531.810881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70531.810881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70531.810881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70531.810881                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19067136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19067136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       155812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        155812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8384522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8384522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19222948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19222948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53811.789208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53811.789208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77977                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77977                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4224860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4224860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54279.694225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54279.694225                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14453422492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14453422492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74669.221310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74669.221310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       181007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       181007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14031734992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14031734992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77520.399719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77520.399719                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.645954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34709997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.098791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.645954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69859905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69859905                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19686597                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29934406                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30297539                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2058298                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 334689                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8970231                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96667                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201625629                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541399                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23331591                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15888615                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23414                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109808                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20801732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      109370573                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23411995                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10712679                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61076360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  862694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  253                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1828                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17021711                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                158494                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82311529                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.506047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.350293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47763785     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1493397      1.81%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3820412      4.64%     64.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3129008      3.80%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1914057      2.33%     70.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2288622      2.78%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2375334      2.89%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1811313      2.20%     78.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17715601     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82311529                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.284128                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.327323                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16875214                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16875214                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16875214                       # number of overall hits
system.cpu.icache.overall_hits::total        16875214                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146497                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146497                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146497                       # number of overall misses
system.cpu.icache.overall_misses::total        146497                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2007494000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2007494000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2007494000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2007494000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17021711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17021711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17021711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17021711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008606                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008606                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008606                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008606                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13703.311331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13703.311331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13703.311331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13703.311331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145373                       # number of writebacks
system.cpu.icache.writebacks::total            145373                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          615                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          615                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835110000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835110000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008570                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008570                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008570                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008570                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12579.413499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12579.413499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12579.413499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12579.413499                       # average overall mshr miss latency
system.cpu.icache.replacements                 145373                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16875214                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16875214                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146497                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146497                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2007494000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2007494000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17021711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17021711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13703.311331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13703.311331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          615                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12579.413499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12579.413499                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.620184                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17021096                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.677150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.620184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34189304                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34189304                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17021978                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           400                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4060034                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1090485                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                28613                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1162                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 566105                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48032                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41199668000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 334689                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20748768                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9582685                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2642                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31239132                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20403613                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              200429557                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64581                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 719781                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    574                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19320854                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           221926193                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   522750309                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                306951251                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6164195                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13593400                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11554192                       # count of insts added to the skid buffer
system.cpu.rob.reads                        269074151                       # The number of ROB reads
system.cpu.rob.writes                       396889337                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49735                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194257                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144522                       # number of overall hits
system.l2.overall_hits::.cpu.data               49735                       # number of overall hits
system.l2.overall_hits::total                  194257                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209104                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210461                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1357                       # number of overall misses
system.l2.overall_misses::.cpu.data            209104                       # number of overall misses
system.l2.overall_misses::total                210461                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17334073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17428799000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94726000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17334073000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17428799000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.807854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.807854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69805.453206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82896.898194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82812.487824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69805.453206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82896.898194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82812.487824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198749                       # number of writebacks
system.l2.writebacks::total                    198749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80858750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15207210250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15288069000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80858750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15207210250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15288069000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520019                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59586.403832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72725.582724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72640.864578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59586.403832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72725.582724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72640.864578                       # average overall mshr miss latency
system.l2.replacements                         202583                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243029                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243029                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145373                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145373                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145373                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145373                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19705                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161312                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13546147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13546147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        181017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            181017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83974.825183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83974.825183                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11905765250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11905765250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73805.825047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73805.825047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69805.453206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69805.453206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80858750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80858750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59586.403832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59586.403832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3787926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3787926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.614119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.614119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79258.578842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79258.578842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3301445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3301445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.614119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.614119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69079.448443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69079.448443                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.360688                       # Cycle average of tags in use
system.l2.tags.total_refs                      808364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.835199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.047327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.899103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.414257                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991865                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6677887                       # Number of tag accesses
system.l2.tags.data_accesses                  6677887                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000683622250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611134                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210461                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.690232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.824393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.898840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11891     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.704859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.085684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8177     68.74%     68.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.03%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2919     24.54%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              642      5.40%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              153      1.29%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13469504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12719936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    326.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41199410000                       # Total gap between requests
system.mem_ctrls.avgGap                     100680.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13382336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2107978.151668600738                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 324816598.036663770676                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 308695303.078655838966                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1357                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36077750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8306797500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 982876498750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26586.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39725.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4945315.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13382656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13469504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1357                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2107978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    324824365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        326932343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2107978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2107978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    308738799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       308738799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    308738799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2107978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    324824365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       635671142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210456                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4396825250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8342875250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20891.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39641.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78058                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91701                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239414                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.379869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.848084                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   111.036811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173302     72.39%     72.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45406     18.97%     91.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9564      3.99%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5189      2.17%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3493      1.46%     98.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1326      0.55%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          635      0.27%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          236      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          263      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239414                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13469184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              326.924576                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              308.695303                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       855064980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       454466430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751356480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518236380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3252060240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17865267750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    776236800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24472689060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   594.002094                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1868259750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1375660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37955748250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854379540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454109700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751299360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519087240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3252060240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17863849590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    777431040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24472216710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.990629                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1870884250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1375660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  37953123750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49149                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198749                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2990                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161312                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622661                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622661                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622661                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26189440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26189440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26189440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210461                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301799000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263076250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19132                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           181017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          181017                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77822                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437134                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776011                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1213145                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18640128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32119552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50759680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202586                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606337     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    949      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607307                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41199668000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218832481                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388260000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
