Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/mj/git-src/repo/Wilkes/ipcore_dir/coregen.cgp.
Closed project file.
Opening project file /home/mj/git-src/repo/Wilkes/ipcore_dir/mj_dual_1KB.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'mj_dual_1KB' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'mj_dual_1KB'...
WARNING:sim - A core named 'mj_dual_1KB' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'mj_dual_1KB'...
Delivering associated files for 'mj_dual_1KB'...
Delivering EJava files for 'mj_dual_1KB'...
Generating implementation netlist for 'mj_dual_1KB'...
INFO:sim - Pre-processing HDL files for 'mj_dual_1KB'...
Running synthesis for 'mj_dual_1KB'
Running ngcbuild...
Writing VHO instantiation template for 'mj_dual_1KB'...
Writing VHDL behavioral simulation model for 'mj_dual_1KB'...
WARNING:sim - Overwriting existing file
   /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB/doc/blk_mem_gen_v
   7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'mj_dual_1KB'...
Generating ISE project...
XCO file found: mj_dual_1KB.xco
XMDF file found: mj_dual_1KB_xmdf.tcl
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.asy -view all
-origin_type imported
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc -view all
-origin_type created
Checking file "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc"
for project device match ...
File "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc" device
information matches project device.
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mj_dual_1KB"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'mj_dual_1KB'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'mj_dual_1KB' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'mj_dual_1KB'...
WARNING:sim - A core named 'mj_dual_1KB' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'mj_dual_1KB'...
Delivering associated files for 'mj_dual_1KB'...
Delivering EJava files for 'mj_dual_1KB'...
Generating implementation netlist for 'mj_dual_1KB'...
INFO:sim - Pre-processing HDL files for 'mj_dual_1KB'...
Running synthesis for 'mj_dual_1KB'
Running ngcbuild...
Writing VHO instantiation template for 'mj_dual_1KB'...
Writing VHDL behavioral simulation model for 'mj_dual_1KB'...
WARNING:sim - Overwriting existing file
   /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB/doc/blk_mem_gen_v
   7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'mj_dual_1KB'...
Generating ISE project...
XCO file found: mj_dual_1KB.xco
XMDF file found: mj_dual_1KB_xmdf.tcl
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.asy -view all
-origin_type imported
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc -view all
-origin_type created
Checking file "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc"
for project device match ...
File "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc" device
information matches project device.
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mj_dual_1KB"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'mj_dual_1KB'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'mj_dual_1KB' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'mj_dual_1KB'...
WARNING:sim - A core named 'mj_dual_1KB' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'mj_dual_1KB'...
Delivering associated files for 'mj_dual_1KB'...
Delivering EJava files for 'mj_dual_1KB'...
Generating implementation netlist for 'mj_dual_1KB'...
INFO:sim - Pre-processing HDL files for 'mj_dual_1KB'...
Running synthesis for 'mj_dual_1KB'
Running ngcbuild...
Writing VHO instantiation template for 'mj_dual_1KB'...
Writing VHDL behavioral simulation model for 'mj_dual_1KB'...
WARNING:sim - Overwriting existing file
   /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB/doc/blk_mem_gen_v
   7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'mj_dual_1KB'...
Generating ISE project...
XCO file found: mj_dual_1KB.xco
XMDF file found: mj_dual_1KB_xmdf.tcl
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.asy -view all
-origin_type imported
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc -view all
-origin_type created
Checking file "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc"
for project device match ...
File "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.ngc" device
information matches project device.
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/mj/git-src/repo/Wilkes/ipcore_dir/tmp/_cg/mj_dual_1KB.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mj_dual_1KB"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'mj_dual_1KB'.
Closed project file.
