# do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:06 on Mar 05,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 22:15:06 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./commands_uart_top.tcl line 2
# D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog uart_top.sv uart_top_tb.sv"
vlib work
do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:56 on Mar 05,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 22:15:57 on Mar 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:57 on Mar 05,2025
# vlog -reportprogress 300 ../uart_transmitter/uart_tx.sv ../uart_transmitter/uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:15:57 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:57 on Mar 05,2025
# vlog -reportprogress 300 ../uart_receiver/uart_rx.sv ../uart_receiver/uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 22:15:57 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uart_top_tb 
# Start time: 22:16:00 on Mar 05,2025
# Loading sv_std.std
# Loading work.uart_top_tb
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# -----SUCCESS-----Data tx: 2d, Data rx: 2d
# -----SUCCESS-----Data tx: 7f, Data rx: 7f
# -----SUCCESS-----Data tx: 66, Data rx: 66
# -----SUCCESS-----Data tx: 4a, Data rx: 4a
# -----SUCCESS-----Data tx: 5a, Data rx: 5a
# -----SUCCESS-----Data tx: 70, Data rx: 70
# -----SUCCESS-----Data tx: 6e, Data rx: 6e
# -----SUCCESS-----Data tx: 5d, Data rx: 5d
# -----SUCCESS-----Data tx: 44, Data rx: 44
# -----SUCCESS-----Data tx: 22, Data rx: 22
# ** Note: $stop    : uart_top_tb.sv(68)
#    Time: 191990 ps  Iteration: 2  Instance: /uart_top_tb
# Break in Module uart_top_tb at uart_top_tb.sv line 68
# 0 ps
# 201590 ps
# End time: 22:16:56 on Mar 05,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
