Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  3 11:32:27 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_Sync_Pulses_timing_summary_routed.rpt -pb VGA_Sync_Pulses_timing_summary_routed.pb -rpx VGA_Sync_Pulses_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Sync_Pulses
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.222        0.000                      0                   30        0.164        0.000                      0                   30       19.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_Clk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_Clk              36.222        0.000                      0                   30        0.164        0.000                      0                   30       19.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_Clk
  To Clock:  i_Clk

Setup :            0  Failing Endpoints,  Worst Slack       36.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.222ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.842ns (24.009%)  route 2.665ns (75.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          1.089     8.819    r_Row_Count
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[0]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 36.222    

Slack (MET) :             36.222ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.842ns (24.009%)  route 2.665ns (75.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          1.089     8.819    r_Row_Count
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[2]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 36.222    

Slack (MET) :             36.222ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.842ns (24.009%)  route 2.665ns (75.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          1.089     8.819    r_Row_Count
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[5]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 36.222    

Slack (MET) :             36.222ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.842ns (24.009%)  route 2.665ns (75.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          1.089     8.819    r_Row_Count
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[6]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 36.222    

Slack (MET) :             36.222ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.842ns (24.009%)  route 2.665ns (75.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          1.089     8.819    r_Row_Count
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[7]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 36.222    

Slack (MET) :             36.224ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.842ns (24.028%)  route 2.662ns (75.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          1.086     8.817    r_Row_Count
    SLICE_X1Y114         FDRE                                         r  r_Row_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  r_Row_Count_reg[9]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 36.224    

Slack (MET) :             36.411ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.842ns (25.378%)  route 2.476ns (74.622%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          0.899     8.630    r_Row_Count
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[3]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 36.411    

Slack (MET) :             36.411ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.842ns (25.378%)  route 2.476ns (74.622%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          0.899     8.630    r_Row_Count
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[4]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 36.411    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.842ns (25.400%)  route 2.473ns (74.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 45.006 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          0.897     8.627    r_Row_Count
    SLICE_X0Y114         FDRE                                         r  r_Row_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.584    45.006    i_Clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  r_Row_Count_reg[8]/C
                         clock pessimism              0.275    45.281    
                         clock uncertainty           -0.035    45.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.205    45.041    r_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.566ns  (required time - arrival time)
  Source:                 r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (i_Clk rise@40.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.842ns (26.616%)  route 2.322ns (73.384%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 45.007 - 40.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  r_Col_Count_reg[3]/Q
                         net (fo=4, routed)           1.053     6.784    o_Col_Count_OBUF[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.299     7.083 f  r_Col_Count[9]_i_2/O
                         net (fo=6, routed)           0.524     7.607    r_Col_Count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  r_Row_Count[9]_i_1/O
                         net (fo=10, routed)          0.745     8.476    r_Row_Count
    SLICE_X0Y112         FDRE                                         r  r_Row_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)     40.000    40.000 r  
    E3                                                0.000    40.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    40.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.585    45.007    i_Clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  r_Row_Count_reg[1]/C
                         clock pessimism              0.275    45.282    
                         clock uncertainty           -0.035    45.247    
    SLICE_X0Y112         FDRE (Setup_fdre_C_CE)      -0.205    45.042    r_Row_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         45.042    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 36.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 r_Row_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    i_Clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  r_Row_Count_reg[4]/Q
                         net (fo=9, routed)           0.083     1.737    o_Row_Count_OBUF[4]
    SLICE_X0Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  r_Row_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    r_Row_Count[5]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[5]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.092     1.618    r_Row_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 r_Row_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    i_Clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  r_Row_Count_reg[3]/Q
                         net (fo=8, routed)           0.142     1.797    o_Row_Count_OBUF[3]
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.048     1.845 r  r_Row_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    r_Row_Count[2]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[2]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.107     1.633    r_Row_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 r_Row_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    i_Clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  r_Row_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  r_Row_Count_reg[3]/Q
                         net (fo=8, routed)           0.142     1.797    o_Row_Count_OBUF[3]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.045     1.842 r  r_Row_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    r_Row_Count[0]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[0]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091     1.617    r_Row_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 r_Col_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Col_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    i_Clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  r_Col_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  r_Col_Count_reg[7]/Q
                         net (fo=7, routed)           0.105     1.751    o_Col_Count_OBUF[7]
    SLICE_X0Y106         LUT6 (Prop_lut6_I2_O)        0.099     1.850 r  r_Col_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    r_Col_Count[5]
    SLICE_X0Y106         FDRE                                         r  r_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    i_Clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  r_Col_Count_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092     1.609    r_Col_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 r_Col_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Col_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.543%)  route 0.178ns (48.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    i_Clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  r_Col_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  r_Col_Count_reg[0]/Q
                         net (fo=7, routed)           0.178     1.837    o_Col_Count_OBUF[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.048     1.885 r  r_Col_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.885    r_Col_Count[3]
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.107     1.641    r_Col_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 r_Col_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Col_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.535%)  route 0.179ns (48.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    i_Clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  r_Col_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  r_Col_Count_reg[0]/Q
                         net (fo=7, routed)           0.179     1.838    o_Col_Count_OBUF[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I2_O)        0.049     1.887 r  r_Col_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    r_Col_Count[4]
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.104     1.638    r_Col_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 r_Col_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Col_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.143%)  route 0.178ns (48.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    i_Clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  r_Col_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  r_Col_Count_reg[0]/Q
                         net (fo=7, routed)           0.178     1.837    o_Col_Count_OBUF[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  r_Col_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    r_Col_Count[2]
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    i_Clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  r_Col_Count_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091     1.625    r_Col_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 r_Row_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    i_Clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  r_Row_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  r_Row_Count_reg[9]/Q
                         net (fo=4, routed)           0.181     1.836    o_Row_Count_OBUF[9]
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  r_Row_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.881    r_Row_Count[9]_i_2_n_0
    SLICE_X1Y114         FDRE                                         r  r_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    i_Clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  r_Row_Count_reg[9]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.091     1.604    r_Row_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 r_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.365%)  route 0.199ns (51.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  r_Row_Count_reg[0]/Q
                         net (fo=9, routed)           0.199     1.853    o_Row_Count_OBUF[0]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.045     1.898 r  r_Row_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    r_Row_Count[1]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  r_Row_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    i_Clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  r_Row_Count_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091     1.620    r_Row_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 r_Row_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r_Row_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_Clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             i_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_Clk rise@0.000ns - i_Clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.074%)  route 0.201ns (51.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    i_Clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  r_Row_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  r_Row_Count_reg[6]/Q
                         net (fo=8, routed)           0.201     1.855    o_Row_Count_OBUF[6]
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  r_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.900    r_Row_Count[8]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  r_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_Clk rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    i_Clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  r_Row_Count_reg[8]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091     1.619    r_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_Clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y101    r_Col_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y101    r_Col_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y102    r_Col_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y102    r_Col_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y102    r_Col_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y106    r_Col_Count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y106    r_Col_Count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y106    r_Col_Count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y107    r_Col_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y101    r_Col_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y101    r_Col_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y102    r_Col_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y102    r_Col_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y102    r_Col_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y107    r_Col_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y107    r_Col_Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y113    r_Row_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y113    r_Row_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y113    r_Row_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y101    r_Col_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y101    r_Col_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y102    r_Col_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y102    r_Col_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y102    r_Col_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y106    r_Col_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y106    r_Col_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y106    r_Col_Count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y101    r_Col_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y101    r_Col_Count_reg[1]/C



