
*** Running vivado
    with args -log SOC_DMA_V2_VCU_bd_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SOC_DMA_V2_VCU_bd_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SOC_DMA_V2_VCU_bd_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 382.816 ; gain = 87.430
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/ip_repo/LITE_IP_CON_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/ip_repo/S2MMV2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2021/Vivado/2019.1/data/ip'.
Command: synth_design -top SOC_DMA_V2_VCU_bd_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'SOC_DMA_V2_VCU_bd_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13372 
WARNING: [Synth 8-2490] overwriting previous definition of module VCU [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/VCU.sv:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 862.328 ; gain = 181.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SOC_DMA_V2_VCU_bd_0_1' [d:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/SOC_DMA_V2/SOC_DMA_V2.srcs/sources_1/bd/SOC_DMA_V2/ip/SOC_DMA_V2_VCU_bd_0_1/synth/SOC_DMA_V2_VCU_bd_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'VCU_bd' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/VCU_bd.v:23]
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
	Parameter memDepthC bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VCU' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/VCU.sv:2]
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
	Parameter memDepthC bound to: 32 - type: integer 
	Parameter memDepth bound to: 30 - type: integer 
	Parameter insSpace bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:57]
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE' (1#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:57]
INFO: [Synth 8-6157] synthesizing module 'FetchUnit' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/FetchUnit.sv:2]
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter memDepth bound to: 30 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FetchUnit' (2#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/FetchUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'regFile' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/regFile.sv:2]
	Parameter wordSize bound to: 32 - type: integer 
	Parameter NoOfElem bound to: 16 - type: integer 
WARNING: [Synth 8-5856] 3D RAM mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM dataOut_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'regFile' (3#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/regFile.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PEadd' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:2]
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PEadd' (4#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:2]
INFO: [Synth 8-6157] synthesizing module 'memWriter' [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:2]
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
	Parameter memDepth bound to: 30 - type: integer 
WARNING: [Synth 8-5788] Register writeAddrBRAM_reg in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:28]
WARNING: [Synth 8-5788] Register dataBuffer_reg[15] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[14] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[13] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[12] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[11] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[10] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[9] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[8] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[7] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[6] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[5] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[4] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[3] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[2] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[1] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
WARNING: [Synth 8-5788] Register dataBuffer_reg[0] in module memWriter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'memWriter' (5#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/memWriter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'VCU' (6#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/VCU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'VCU_bd' (7#1) [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/VCU_bd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SOC_DMA_V2_VCU_bd_0_1' (8#1) [d:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/SOC_DMA_V2/SOC_DMA_V2.srcs/sources_1/bd/SOC_DMA_V2/ip/SOC_DMA_V2_VCU_bd_0_1/synth/SOC_DMA_V2_VCU_bd_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 958.613 ; gain = 278.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 958.613 ; gain = 278.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 958.613 ; gain = 278.172
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1132.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1152.625 ; gain = 20.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1152.625 ; gain = 472.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1152.625 ; gain = 472.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1152.625 ; gain = 472.184
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PEadd.sv:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1152.625 ; gain = 472.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |regFile__GB0   |           1|     22996|
|2     |regFile__GB1   |           1|     17536|
|3     |VCU__mod__GCB0 |           1|     26464|
|4     |VCU__mod__GCB1 |           1|     21855|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
	   2 Input     30 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 626   
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 272   
	   4 Input     32 Bit        Muxes := 48    
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
	   8 Input      1 Bit        Muxes := 19    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 512   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 240   
	   2 Input      1 Bit        Muxes := 16    
Module PE__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module memWriter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     30 Bit        Muxes := 2     
Module PEadd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 48    
Module FetchUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module VCU__mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 49    
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   8 Input      1 Bit        Muxes := 19    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/V2_SRC/PE.sv:97]
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: Generating DSP total1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator total1 is absorbed into DSP total1.
DSP Report: operator total1 is absorbed into DSP total1.
INFO: [Synth 8-3917] design SOC_DMA_V2_VCU_bd_0_1 has port BRAMaddrByte[1] driven by constant 0
INFO: [Synth 8-3917] design SOC_DMA_V2_VCU_bd_0_1 has port BRAMaddrByte[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[11]' (FDCE) to 'inst_1i_3/WROFFSET_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[12]' (FDCE) to 'inst_1i_3/WROFFSET_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[13]' (FDCE) to 'inst_1i_3/WROFFSET_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[14]' (FDCE) to 'inst_1i_3/WROFFSET_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[15]' (FDCE) to 'inst_1i_3/WROFFSET_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[16]' (FDCE) to 'inst_1i_3/WROFFSET_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[17]' (FDCE) to 'inst_1i_3/WROFFSET_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[18]' (FDCE) to 'inst_1i_3/WROFFSET_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[19]' (FDCE) to 'inst_1i_3/WROFFSET_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[20]' (FDCE) to 'inst_1i_3/WROFFSET_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[21]' (FDCE) to 'inst_1i_3/WROFFSET_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_1i_3/WROFFSET_reg[22]' (FDCE) to 'inst_1i_3/WROFFSET_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_1i_3/\WROFFSET_reg[23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1152.625 ; gain = 472.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |regFile__GB0   |           1|     25918|
|2     |regFile__GB1   |           1|     13569|
|3     |VCU__mod__GCB0 |           1|     25328|
|4     |VCU__mod__GCB1 |           1|     16685|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 1157.242 ; gain = 476.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 1158.820 ; gain = 478.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |regFile__GB0   |           1|     25918|
|2     |regFile__GB1   |           1|     13569|
|3     |VCU__mod__GCB0 |           1|     25328|
|4     |VCU__mod__GCB1 |           1|     16685|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:28 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:29 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:32 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:32 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:13 ; elapsed = 00:03:46 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:13 ; elapsed = 00:03:47 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   356|
|2     |DSP48E1 |    48|
|3     |LUT1    |    51|
|4     |LUT2    |  1957|
|5     |LUT3    |  8797|
|6     |LUT4    |   603|
|7     |LUT5    |   125|
|8     |LUT6    |  6796|
|9     |MUXF7   |  3136|
|10    |MUXF8   |  1568|
|11    |FDCE    | 20867|
|12    |FDPE    |   549|
|13    |LDC     |   525|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------+----------+------+
|      |Instance                      |Module    |Cells |
+------+------------------------------+----------+------+
|1     |top                           |          | 45378|
|2     |  inst                        |VCU_bd    | 45378|
|3     |    inst_1                    |VCU__mod  | 45378|
|4     |      \PEs[1].ProcElem_inst   |PE_6      |   366|
|5     |      \PEs[3].ProcElem_inst   |PE_8      |   366|
|6     |      \PEs[4].ProcElem_inst   |PE_9      |   366|
|7     |      \PEs[6].ProcElem_inst   |PE_11     |   366|
|8     |      \PEs[7].ProcElem_inst   |PE_12     |   366|
|9     |      \PEs[8].ProcElem_inst   |PE_13     |   366|
|10    |      \PEs[11].ProcElem_inst  |PE_1      |   366|
|11    |      \PEs[12].ProcElem_inst  |PE_2      |   366|
|12    |      \PEs[14].ProcElem_inst  |PE_4      |   366|
|13    |      \PEs[15].ProcElem_inst  |PE_5      |   366|
|14    |      PEadder                 |PEadd     |  2198|
|15    |      \PEs[0].ProcElem_inst   |PE        |   369|
|16    |      \PEs[10].ProcElem_inst  |PE_0      |   380|
|17    |      \PEs[13].ProcElem_inst  |PE_3      |   367|
|18    |      \PEs[2].ProcElem_inst   |PE_7      |   367|
|19    |      \PEs[5].ProcElem_inst   |PE_10     |   386|
|20    |      \PEs[9].ProcElem_inst   |PE_14     |   368|
|21    |      fu                      |FetchUnit |   583|
|22    |      memoryWriteBuff         |memWriter |  3566|
|23    |      rf                      |regFile   | 31249|
+------+------------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:13 ; elapsed = 00:03:47 . Memory (MB): peak = 1247.016 ; gain = 566.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:44 ; elapsed = 00:03:32 . Memory (MB): peak = 1247.016 ; gain = 372.562
Synthesis Optimization Complete : Time (s): cpu = 00:03:13 ; elapsed = 00:03:47 . Memory (MB): peak = 1247.016 ; gain = 566.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5633 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1252.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 525 instances were transformed.
  LDC => LDCE: 525 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:33 ; elapsed = 00:04:17 . Memory (MB): peak = 1252.105 ; gain = 844.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1252.105 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/SOC_DMA_V2/SOC_DMA_V2.runs/SOC_DMA_V2_VCU_bd_0_1_synth_1/SOC_DMA_V2_VCU_bd_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.105 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.105 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1252.105 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Study Materials/Sem 7/ADS/Vector-Processor-SOC/SOC_DMA_V2/SOC_DMA_V2.runs/SOC_DMA_V2_VCU_bd_0_1_synth_1/SOC_DMA_V2_VCU_bd_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SOC_DMA_V2_VCU_bd_0_1_utilization_synth.rpt -pb SOC_DMA_V2_VCU_bd_0_1_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 10:06:15 2023...
