{"Source Block": ["hdl/library/common/up_gt.v@727:768@HdlStmProcess", "    end\n  end\n\n  // drp mux\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_drp_sel <= 'd0;\n      up_drp_wr <= 'd0;\n      up_drp_addr <= 'd0;\n      up_drp_wdata <= 'd0;\n      up_es_drp_rdata <= 'd0;\n      up_es_drp_ready <= 'd0;\n      up_drp_rdata_int <= 'd0;\n      up_drp_ready_int <= 'd0;\n    end else begin\n      if (up_es_status == 1'b1) begin\n        up_drp_sel <= up_es_drp_sel;\n        up_drp_wr <= up_es_drp_wr;\n        up_drp_addr <= up_es_drp_addr;\n        up_drp_wdata <= up_es_drp_wdata;\n        up_es_drp_rdata <= up_drp_rdata;\n        up_es_drp_ready <= up_drp_ready;\n        up_drp_rdata_int <= 16'd0;\n        up_drp_ready_int <= 1'd0;\n      end else begin\n        up_drp_sel <= up_drp_sel_int;\n        up_drp_wr <= up_drp_wr_int;\n        up_drp_addr <= up_drp_addr_int;\n        up_drp_wdata <= up_drp_wdata_int;\n        up_es_drp_rdata <= 16'd0;\n        up_es_drp_ready <= 1'd0;\n        up_drp_rdata_int <= up_drp_rdata;\n        up_drp_ready_int <= up_drp_ready;\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[732, "  always @(negedge up_rstn or posedge up_clk) begin\n"], [733, "    if (up_rstn == 1'b0) begin\n"], [734, "      up_drp_sel <= 'd0;\n"], [735, "      up_drp_wr <= 'd0;\n"], [736, "      up_drp_addr <= 'd0;\n"], [737, "      up_drp_wdata <= 'd0;\n"], [738, "      up_es_drp_rdata <= 'd0;\n"], [739, "      up_es_drp_ready <= 'd0;\n"], [740, "      up_drp_rdata_int <= 'd0;\n"], [741, "      up_drp_ready_int <= 'd0;\n"], [742, "    end else begin\n"], [743, "      if (up_es_status == 1'b1) begin\n"], [744, "        up_drp_sel <= up_es_drp_sel;\n"], [745, "        up_drp_wr <= up_es_drp_wr;\n"], [746, "        up_drp_addr <= up_es_drp_addr;\n"], [747, "        up_drp_wdata <= up_es_drp_wdata;\n"], [748, "        up_es_drp_rdata <= up_drp_rdata;\n"], [749, "        up_es_drp_ready <= up_drp_ready;\n"], [750, "        up_drp_rdata_int <= 16'd0;\n"], [751, "        up_drp_ready_int <= 1'd0;\n"], [752, "      end else begin\n"], [753, "        up_drp_sel <= up_drp_sel_int;\n"], [754, "        up_drp_wr <= up_drp_wr_int;\n"], [755, "        up_drp_addr <= up_drp_addr_int;\n"], [756, "        up_drp_wdata <= up_drp_wdata_int;\n"], [757, "        up_es_drp_rdata <= 16'd0;\n"], [758, "        up_es_drp_ready <= 1'd0;\n"], [759, "        up_drp_rdata_int <= up_drp_rdata;\n"], [760, "        up_drp_ready_int <= up_drp_ready;\n"], [761, "      end\n"], [762, "    end\n"], [763, "  end\n"]], "Add": []}}