<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>bwireg.h source code [netbsd/sys/dev/ic/bwireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/bwireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='bwireg.h.html'>bwireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: bwireg.h,v 1.3 2009/01/28 14:49:10 sborrill Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: bwireg.h,v 1.7 2007/11/17 16:50:02 mglocker Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2007 The DragonFly Project.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> * </i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The DragonFly Project</i></td></tr>
<tr><th id="8">8</th><td><i> * by Sepherosa Ziehau &lt;sepherosa@gmail.com&gt;</i></td></tr>
<tr><th id="9">9</th><td><i> * </i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * </i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="18">18</th><td><i> *    the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="19">19</th><td><i> *    distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> * 3. Neither the name of The DragonFly Project nor the names of its</i></td></tr>
<tr><th id="21">21</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="22">22</th><td><i> *    from this software without specific, prior written permission.</i></td></tr>
<tr><th id="23">23</th><td><i> * </i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="25">25</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="26">26</th><td><i> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</i></td></tr>
<tr><th id="27">27</th><td><i> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</i></td></tr>
<tr><th id="28">28</th><td><i> * COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="29">29</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES (INCLUDING,</i></td></tr>
<tr><th id="30">30</th><td><i> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="31">31</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</i></td></tr>
<tr><th id="32">32</th><td><i> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="33">33</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT</i></td></tr>
<tr><th id="34">34</th><td><i> * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="35">35</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> * </i></td></tr>
<tr><th id="37">37</th><td><i> * $DragonFly: src/sys/dev/netif/bwi/if_bwireg.h,v 1.1 2007/09/08 06:15:54 sephe Exp $</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="40">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_BWIREG_H">_DEV_IC_BWIREG_H</span></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/_DEV_IC_BWIREG_H" data-ref="_M/_DEV_IC_BWIREG_H">_DEV_IC_BWIREG_H</dfn></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Registers for all of the register windows</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/BWI_FLAGS" data-ref="_M/BWI_FLAGS">BWI_FLAGS</dfn>			0x00000f18</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/BWI_FLAGS_INTR_MASK" data-ref="_M/BWI_FLAGS_INTR_MASK">BWI_FLAGS_INTR_MASK</dfn>		0x0000003f</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/BWI_IMSTATE" data-ref="_M/BWI_IMSTATE">BWI_IMSTATE</dfn>			0x00000f90</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/BWI_IMSTATE_INBAND_ERR" data-ref="_M/BWI_IMSTATE_INBAND_ERR">BWI_IMSTATE_INBAND_ERR</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/BWI_IMSTATE_TIMEOUT" data-ref="_M/BWI_IMSTATE_TIMEOUT">BWI_IMSTATE_TIMEOUT</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BWI_INTRVEC" data-ref="_M/BWI_INTRVEC">BWI_INTRVEC</dfn>			0x00000f94</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO" data-ref="_M/BWI_STATE_LO">BWI_STATE_LO</dfn>			0x00000f98</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_RESET" data-ref="_M/BWI_STATE_LO_RESET">BWI_STATE_LO_RESET</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_DISABLE1" data-ref="_M/BWI_STATE_LO_DISABLE1">BWI_STATE_LO_DISABLE1</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_DISABLE2" data-ref="_M/BWI_STATE_LO_DISABLE2">BWI_STATE_LO_DISABLE2</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_CLOCK" data-ref="_M/BWI_STATE_LO_CLOCK">BWI_STATE_LO_CLOCK</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_GATED_CLOCK" data-ref="_M/BWI_STATE_LO_GATED_CLOCK">BWI_STATE_LO_GATED_CLOCK</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_FLAG_PHYCLKEN" data-ref="_M/BWI_STATE_LO_FLAG_PHYCLKEN">BWI_STATE_LO_FLAG_PHYCLKEN</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_FLAG_PHYRST" data-ref="_M/BWI_STATE_LO_FLAG_PHYRST">BWI_STATE_LO_FLAG_PHYRST</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_FLAG_PHYLNK" data-ref="_M/BWI_STATE_LO_FLAG_PHYLNK">BWI_STATE_LO_FLAG_PHYLNK</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_LO_FLAGS_MASK" data-ref="_M/BWI_STATE_LO_FLAGS_MASK">BWI_STATE_LO_FLAGS_MASK</dfn>		0x3ffc0000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI" data-ref="_M/BWI_STATE_HI">BWI_STATE_HI</dfn>			0x00000f9c</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI_SERROR" data-ref="_M/BWI_STATE_HI_SERROR">BWI_STATE_HI_SERROR</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI_BUSY" data-ref="_M/BWI_STATE_HI_BUSY">BWI_STATE_HI_BUSY</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI_FLAG_MAGIC1" data-ref="_M/BWI_STATE_HI_FLAG_MAGIC1">BWI_STATE_HI_FLAG_MAGIC1</dfn>	0x1</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI_FLAG_MAGIC2" data-ref="_M/BWI_STATE_HI_FLAG_MAGIC2">BWI_STATE_HI_FLAG_MAGIC2</dfn>	0x2</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI_FLAG_64BIT" data-ref="_M/BWI_STATE_HI_FLAG_64BIT">BWI_STATE_HI_FLAG_64BIT</dfn>		0x1000</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BWI_STATE_HI_FLAGS_MASK" data-ref="_M/BWI_STATE_HI_FLAGS_MASK">BWI_STATE_HI_FLAGS_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BWI_CONF_LO" data-ref="_M/BWI_CONF_LO">BWI_CONF_LO</dfn>			0x00000fa8</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/BWI_CONF_LO_SERVTO_MASK" data-ref="_M/BWI_CONF_LO_SERVTO_MASK">BWI_CONF_LO_SERVTO_MASK</dfn>		0x00000007	/* service timeout */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/BWI_CONF_LO_SERVTO" data-ref="_M/BWI_CONF_LO_SERVTO">BWI_CONF_LO_SERVTO</dfn>		2</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/BWI_CONF_LO_REQTO_MASK" data-ref="_M/BWI_CONF_LO_REQTO_MASK">BWI_CONF_LO_REQTO_MASK</dfn>		0x00000070	/* request timeout */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/BWI_CONF_LO_REQTO" data-ref="_M/BWI_CONF_LO_REQTO">BWI_CONF_LO_REQTO</dfn>		3</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BWI_ID_LO" data-ref="_M/BWI_ID_LO">BWI_ID_LO</dfn>			0x00000ff8</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/BWI_ID_LO_BUSREV_MASK" data-ref="_M/BWI_ID_LO_BUSREV_MASK">BWI_ID_LO_BUSREV_MASK</dfn>		0xf0000000</u></td></tr>
<tr><th id="82">82</th><td><i>/* Bus revision */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/BWI_BUSREV_0" data-ref="_M/BWI_BUSREV_0">BWI_BUSREV_0</dfn>			0</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BWI_BUSREV_1" data-ref="_M/BWI_BUSREV_1">BWI_BUSREV_1</dfn>			1</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BWI_ID_HI" data-ref="_M/BWI_ID_HI">BWI_ID_HI</dfn>			0x00000ffc</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/BWI_ID_HI_REGWIN_REV" data-ref="_M/BWI_ID_HI_REGWIN_REV">BWI_ID_HI_REGWIN_REV</dfn>(v)		(((v) &amp; 0xf) | (((v) &amp; 0x7000) &gt;&gt; 8))</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/BWI_ID_HI_REGWIN_TYPE" data-ref="_M/BWI_ID_HI_REGWIN_TYPE">BWI_ID_HI_REGWIN_TYPE</dfn>(v)	(((v) &amp; 0x8ff0) &gt;&gt; 4)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BWI_ID_HI_REGWIN_VENDOR_MASK" data-ref="_M/BWI_ID_HI_REGWIN_VENDOR_MASK">BWI_ID_HI_REGWIN_VENDOR_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/*</i></td></tr>
<tr><th id="92">92</th><td><i> * Registers for common register window</i></td></tr>
<tr><th id="93">93</th><td><i> */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/BWI_INFO" data-ref="_M/BWI_INFO">BWI_INFO</dfn>			0x00000000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/BWI_INFO_BBPID_MASK" data-ref="_M/BWI_INFO_BBPID_MASK">BWI_INFO_BBPID_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/BWI_INFO_BBPREV_MASK" data-ref="_M/BWI_INFO_BBPREV_MASK">BWI_INFO_BBPREV_MASK</dfn>		0x000f0000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/BWI_INFO_BBPPKG_MASK" data-ref="_M/BWI_INFO_BBPPKG_MASK">BWI_INFO_BBPPKG_MASK</dfn>		0x00f00000</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/BWI_INFO_NREGWIN_MASK" data-ref="_M/BWI_INFO_NREGWIN_MASK">BWI_INFO_NREGWIN_MASK</dfn>		0x0f000000</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/BWI_CAPABILITY" data-ref="_M/BWI_CAPABILITY">BWI_CAPABILITY</dfn>			0x00000004</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BWI_CAP_CLKMODE" data-ref="_M/BWI_CAP_CLKMODE">BWI_CAP_CLKMODE</dfn>			(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/BWI_CONTROL" data-ref="_M/BWI_CONTROL">BWI_CONTROL</dfn>			0x00000028</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BWI_CONTROL_MAGIC0" data-ref="_M/BWI_CONTROL_MAGIC0">BWI_CONTROL_MAGIC0</dfn>		0x3a4</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/BWI_CONTROL_MAGIC1" data-ref="_M/BWI_CONTROL_MAGIC1">BWI_CONTROL_MAGIC1</dfn>		0xa4</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/BWI_PLL_ON_DELAY" data-ref="_M/BWI_PLL_ON_DELAY">BWI_PLL_ON_DELAY</dfn>		0xb0</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BWI_FREQ_SEL_DELAY" data-ref="_M/BWI_FREQ_SEL_DELAY">BWI_FREQ_SEL_DELAY</dfn>		0xb4</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_CTRL" data-ref="_M/BWI_CLOCK_CTRL">BWI_CLOCK_CTRL</dfn>			0x000000b8</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_CTRL_CLKSRC" data-ref="_M/BWI_CLOCK_CTRL_CLKSRC">BWI_CLOCK_CTRL_CLKSRC</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_CTRL_SLOW" data-ref="_M/BWI_CLOCK_CTRL_SLOW">BWI_CLOCK_CTRL_SLOW</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_CTRL_IGNPLL" data-ref="_M/BWI_CLOCK_CTRL_IGNPLL">BWI_CLOCK_CTRL_IGNPLL</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_CTRL_NODYN" data-ref="_M/BWI_CLOCK_CTRL_NODYN">BWI_CLOCK_CTRL_NODYN</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_CTRL_FDIV" data-ref="_M/BWI_CLOCK_CTRL_FDIV">BWI_CLOCK_CTRL_FDIV</dfn>		(0xffff &lt;&lt; 16)	/* freq divisor */</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* Possible values for BWI_CLOCK_CTRL_CLKSRC */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_LP_OSC" data-ref="_M/BWI_CLKSRC_LP_OSC">BWI_CLKSRC_LP_OSC</dfn>		0	/* Low power oscillator */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_CS_OSC" data-ref="_M/BWI_CLKSRC_CS_OSC">BWI_CLKSRC_CS_OSC</dfn>		1	/* Crystal oscillator */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_PCI" data-ref="_M/BWI_CLKSRC_PCI">BWI_CLKSRC_PCI</dfn>			2</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_MAX" data-ref="_M/BWI_CLKSRC_MAX">BWI_CLKSRC_MAX</dfn>			3	/* Maximum of clock source */</u></td></tr>
<tr><th id="121">121</th><td><i>/* Min/Max frequency for given clock source */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_LP_OSC_FMIN" data-ref="_M/BWI_CLKSRC_LP_OSC_FMIN">BWI_CLKSRC_LP_OSC_FMIN</dfn>		25000</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_LP_OSC_FMAX" data-ref="_M/BWI_CLKSRC_LP_OSC_FMAX">BWI_CLKSRC_LP_OSC_FMAX</dfn>		43000</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_CS_OSC_FMIN" data-ref="_M/BWI_CLKSRC_CS_OSC_FMIN">BWI_CLKSRC_CS_OSC_FMIN</dfn>		19800000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_CS_OSC_FMAX" data-ref="_M/BWI_CLKSRC_CS_OSC_FMAX">BWI_CLKSRC_CS_OSC_FMAX</dfn>		20200000</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_PCI_FMIN" data-ref="_M/BWI_CLKSRC_PCI_FMIN">BWI_CLKSRC_PCI_FMIN</dfn>		25000000</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/BWI_CLKSRC_PCI_FMAX" data-ref="_M/BWI_CLKSRC_PCI_FMAX">BWI_CLKSRC_PCI_FMAX</dfn>		34000000</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_INFO" data-ref="_M/BWI_CLOCK_INFO">BWI_CLOCK_INFO</dfn>			0x000000c0</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/BWI_CLOCK_INFO_FDIV" data-ref="_M/BWI_CLOCK_INFO_FDIV">BWI_CLOCK_INFO_FDIV</dfn>		(0xffff &lt;&lt; 16)	/* freq divisor */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/*</i></td></tr>
<tr><th id="133">133</th><td><i> * Registers for bus register window</i></td></tr>
<tr><th id="134">134</th><td><i> */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_ADDR" data-ref="_M/BWI_BUS_ADDR">BWI_BUS_ADDR</dfn>			0x00000050</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_ADDR_MAGIC" data-ref="_M/BWI_BUS_ADDR_MAGIC">BWI_BUS_ADDR_MAGIC</dfn>		0xfd8</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_DATA" data-ref="_M/BWI_BUS_DATA">BWI_BUS_DATA</dfn>			0x00000054</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_CONFIG" data-ref="_M/BWI_BUS_CONFIG">BWI_BUS_CONFIG</dfn>			0x00000108</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_CONFIG_PREFETCH" data-ref="_M/BWI_BUS_CONFIG_PREFETCH">BWI_BUS_CONFIG_PREFETCH</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_CONFIG_BURST" data-ref="_M/BWI_BUS_CONFIG_BURST">BWI_BUS_CONFIG_BURST</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/BWI_BUS_CONFIG_MRM" data-ref="_M/BWI_BUS_CONFIG_MRM">BWI_BUS_CONFIG_MRM</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/*</i></td></tr>
<tr><th id="146">146</th><td><i> * Register for MAC</i></td></tr>
<tr><th id="147">147</th><td><i> */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_INTR_STATUS_BASE" data-ref="_M/BWI_TXRX_INTR_STATUS_BASE">BWI_TXRX_INTR_STATUS_BASE</dfn>	0x20</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_INTR_MASK_BASE" data-ref="_M/BWI_TXRX_INTR_MASK_BASE">BWI_TXRX_INTR_MASK_BASE</dfn>		0x24</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_INTR_STATUS" data-ref="_M/BWI_TXRX_INTR_STATUS">BWI_TXRX_INTR_STATUS</dfn>(i)		(BWI_TXRX_INTR_STATUS_BASE + ((i) * 8))</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_INTR_MASK" data-ref="_M/BWI_TXRX_INTR_MASK">BWI_TXRX_INTR_MASK</dfn>(i)		(BWI_TXRX_INTR_MASK_BASE + ((i) * 8))</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS" data-ref="_M/BWI_MAC_STATUS">BWI_MAC_STATUS</dfn>			0x00000120</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_ENABLE" data-ref="_M/BWI_MAC_STATUS_ENABLE">BWI_MAC_STATUS_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_UCODE_START" data-ref="_M/BWI_MAC_STATUS_UCODE_START">BWI_MAC_STATUS_UCODE_START</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_UCODE_JUMP0" data-ref="_M/BWI_MAC_STATUS_UCODE_JUMP0">BWI_MAC_STATUS_UCODE_JUMP0</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_IHREN" data-ref="_M/BWI_MAC_STATUS_IHREN">BWI_MAC_STATUS_IHREN</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_GPOSEL_MASK" data-ref="_M/BWI_MAC_STATUS_GPOSEL_MASK">BWI_MAC_STATUS_GPOSEL_MASK</dfn>	(3 &lt;&lt; 14)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_BSWAP" data-ref="_M/BWI_MAC_STATUS_BSWAP">BWI_MAC_STATUS_BSWAP</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_INFRA" data-ref="_M/BWI_MAC_STATUS_INFRA">BWI_MAC_STATUS_INFRA</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_OPMODE_HOSTAP" data-ref="_M/BWI_MAC_STATUS_OPMODE_HOSTAP">BWI_MAC_STATUS_OPMODE_HOSTAP</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_RFLOCK" data-ref="_M/BWI_MAC_STATUS_RFLOCK">BWI_MAC_STATUS_RFLOCK</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_PASS_BCN" data-ref="_M/BWI_MAC_STATUS_PASS_BCN">BWI_MAC_STATUS_PASS_BCN</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_PASS_BADPLCP" data-ref="_M/BWI_MAC_STATUS_PASS_BADPLCP">BWI_MAC_STATUS_PASS_BADPLCP</dfn>	(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_PASS_CTL" data-ref="_M/BWI_MAC_STATUS_PASS_CTL">BWI_MAC_STATUS_PASS_CTL</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_PASS_BADFCS" data-ref="_M/BWI_MAC_STATUS_PASS_BADFCS">BWI_MAC_STATUS_PASS_BADFCS</dfn>	(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_PROMISC" data-ref="_M/BWI_MAC_STATUS_PROMISC">BWI_MAC_STATUS_PROMISC</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_HW_PS" data-ref="_M/BWI_MAC_STATUS_HW_PS">BWI_MAC_STATUS_HW_PS</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_WAKEUP" data-ref="_M/BWI_MAC_STATUS_WAKEUP">BWI_MAC_STATUS_WAKEUP</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_STATUS_PHYLNK" data-ref="_M/BWI_MAC_STATUS_PHYLNK">BWI_MAC_STATUS_PHYLNK</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_INTR_STATUS" data-ref="_M/BWI_MAC_INTR_STATUS">BWI_MAC_INTR_STATUS</dfn>		0x00000128</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_INTR_MASK" data-ref="_M/BWI_MAC_INTR_MASK">BWI_MAC_INTR_MASK</dfn>		0x0000012c</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_TMPLT_CTRL" data-ref="_M/BWI_MAC_TMPLT_CTRL">BWI_MAC_TMPLT_CTRL</dfn>		0x00000130</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_TMPLT_DATA" data-ref="_M/BWI_MAC_TMPLT_DATA">BWI_MAC_TMPLT_DATA</dfn>		0x00000134</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_PS_STATUS" data-ref="_M/BWI_MAC_PS_STATUS">BWI_MAC_PS_STATUS</dfn>		0x00000140</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/BWI_MOBJ_CTRL" data-ref="_M/BWI_MOBJ_CTRL">BWI_MOBJ_CTRL</dfn>			0x00000160</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/BWI_MOBJ_CTRL_VAL" data-ref="_M/BWI_MOBJ_CTRL_VAL">BWI_MOBJ_CTRL_VAL</dfn>(objid, ofs)	((objid) &lt;&lt; 16 | (ofs))</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/BWI_MOBJ_DATA" data-ref="_M/BWI_MOBJ_DATA">BWI_MOBJ_DATA</dfn>			0x00000164</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/BWI_MOBJ_DATA_UNALIGN" data-ref="_M/BWI_MOBJ_DATA_UNALIGN">BWI_MOBJ_DATA_UNALIGN</dfn>		0x0166</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/*</i></td></tr>
<tr><th id="186">186</th><td><i> * Memory object IDs</i></td></tr>
<tr><th id="187">187</th><td><i> */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/BWI_WR_MOBJ_AUTOINC" data-ref="_M/BWI_WR_MOBJ_AUTOINC">BWI_WR_MOBJ_AUTOINC</dfn>		0x100	/* Auto-increment wr */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/BWI_RD_MOBJ_AUTOINC" data-ref="_M/BWI_RD_MOBJ_AUTOINC">BWI_RD_MOBJ_AUTOINC</dfn>		0x200	/* Auto-increment rd */</u></td></tr>
<tr><th id="190">190</th><td><i>/* Firmware ucode object */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/BWI_FW_UCODE_MOBJ" data-ref="_M/BWI_FW_UCODE_MOBJ">BWI_FW_UCODE_MOBJ</dfn>		0x0</u></td></tr>
<tr><th id="192">192</th><td><i>/* Common object */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ" data-ref="_M/BWI_COMM_MOBJ">BWI_COMM_MOBJ</dfn>			0x1</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_FWREV" data-ref="_M/BWI_COMM_MOBJ_FWREV">BWI_COMM_MOBJ_FWREV</dfn>		0x0</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_FWPATCHLV" data-ref="_M/BWI_COMM_MOBJ_FWPATCHLV">BWI_COMM_MOBJ_FWPATCHLV</dfn>		0x2</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_SLOTTIME" data-ref="_M/BWI_COMM_MOBJ_SLOTTIME">BWI_COMM_MOBJ_SLOTTIME</dfn>		0x10</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_MACREV" data-ref="_M/BWI_COMM_MOBJ_MACREV">BWI_COMM_MOBJ_MACREV</dfn>		0x16</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_TX_ACK" data-ref="_M/BWI_COMM_MOBJ_TX_ACK">BWI_COMM_MOBJ_TX_ACK</dfn>		0x22</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_UCODE_STATE" data-ref="_M/BWI_COMM_MOBJ_UCODE_STATE">BWI_COMM_MOBJ_UCODE_STATE</dfn>	0x40</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_SHRETRY_FB" data-ref="_M/BWI_COMM_MOBJ_SHRETRY_FB">BWI_COMM_MOBJ_SHRETRY_FB</dfn>	0x44</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_LGRETEY_FB" data-ref="_M/BWI_COMM_MOBJ_LGRETEY_FB">BWI_COMM_MOBJ_LGRETEY_FB</dfn>	0x46</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_TX_BEACON" data-ref="_M/BWI_COMM_MOBJ_TX_BEACON">BWI_COMM_MOBJ_TX_BEACON</dfn>		0x54</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_KEYTABLE_OFS" data-ref="_M/BWI_COMM_MOBJ_KEYTABLE_OFS">BWI_COMM_MOBJ_KEYTABLE_OFS</dfn>	0x56</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_TSSI_DS" data-ref="_M/BWI_COMM_MOBJ_TSSI_DS">BWI_COMM_MOBJ_TSSI_DS</dfn>		0x58</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_HFLAGS_LO" data-ref="_M/BWI_COMM_MOBJ_HFLAGS_LO">BWI_COMM_MOBJ_HFLAGS_LO</dfn>		0x5e</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_HFLAGS_MI" data-ref="_M/BWI_COMM_MOBJ_HFLAGS_MI">BWI_COMM_MOBJ_HFLAGS_MI</dfn>		0x60</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_HFLAGS_HI" data-ref="_M/BWI_COMM_MOBJ_HFLAGS_HI">BWI_COMM_MOBJ_HFLAGS_HI</dfn>		0x62</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_RF_ATTEN" data-ref="_M/BWI_COMM_MOBJ_RF_ATTEN">BWI_COMM_MOBJ_RF_ATTEN</dfn>		0x64</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_TSSI_OFDM" data-ref="_M/BWI_COMM_MOBJ_TSSI_OFDM">BWI_COMM_MOBJ_TSSI_OFDM</dfn>		0x70</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_PROBE_RESP_TO" data-ref="_M/BWI_COMM_MOBJ_PROBE_RESP_TO">BWI_COMM_MOBJ_PROBE_RESP_TO</dfn>	0x74</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_CHAN" data-ref="_M/BWI_COMM_MOBJ_CHAN">BWI_COMM_MOBJ_CHAN</dfn>		0xa0</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_KEY_ALGO" data-ref="_M/BWI_COMM_MOBJ_KEY_ALGO">BWI_COMM_MOBJ_KEY_ALGO</dfn>		0x100</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/BWI_COMM_MOBJ_TX_PROBE_RESP" data-ref="_M/BWI_COMM_MOBJ_TX_PROBE_RESP">BWI_COMM_MOBJ_TX_PROBE_RESP</dfn>	0x188</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_AUTO_ANTDIV" data-ref="_M/BWI_HFLAG_AUTO_ANTDIV">BWI_HFLAG_AUTO_ANTDIV</dfn>		0x1ULL</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_SYM_WA" data-ref="_M/BWI_HFLAG_SYM_WA">BWI_HFLAG_SYM_WA</dfn>		0x2ULL	/* ??? SYM work around */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_PWR_BOOST_DS" data-ref="_M/BWI_HFLAG_PWR_BOOST_DS">BWI_HFLAG_PWR_BOOST_DS</dfn>		0x8ULL</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_GDC_WA" data-ref="_M/BWI_HFLAG_GDC_WA">BWI_HFLAG_GDC_WA</dfn>		0x20ULL	/* ??? GDC work around */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_OFDM_PA" data-ref="_M/BWI_HFLAG_OFDM_PA">BWI_HFLAG_OFDM_PA</dfn>		0x40ULL</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_NOT_JAPAN" data-ref="_M/BWI_HFLAG_NOT_JAPAN">BWI_HFLAG_NOT_JAPAN</dfn>		0x80ULL</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/BWI_HFLAG_MAGIC1" data-ref="_M/BWI_HFLAG_MAGIC1">BWI_HFLAG_MAGIC1</dfn>		0x200ULL</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/BWI_UCODE_STATE_PS" data-ref="_M/BWI_UCODE_STATE_PS">BWI_UCODE_STATE_PS</dfn>		4</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/BWI_LO_TSSI_MASK" data-ref="_M/BWI_LO_TSSI_MASK">BWI_LO_TSSI_MASK</dfn>		0x00ff</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/BWI_HI_TSSI_MASK" data-ref="_M/BWI_HI_TSSI_MASK">BWI_HI_TSSI_MASK</dfn>		0xff00</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/BWI_INVALID_TSSI" data-ref="_M/BWI_INVALID_TSSI">BWI_INVALID_TSSI</dfn>		0x7f</u></td></tr>
<tr><th id="225">225</th><td><i>/* 802.11 object */</i></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/BWI_80211_MOBJ" data-ref="_M/BWI_80211_MOBJ">BWI_80211_MOBJ</dfn>			0x2</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/BWI_80211_MOBJ_CWMIN" data-ref="_M/BWI_80211_MOBJ_CWMIN">BWI_80211_MOBJ_CWMIN</dfn>		0xc</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/BWI_80211_MOBJ_CWMAX" data-ref="_M/BWI_80211_MOBJ_CWMAX">BWI_80211_MOBJ_CWMAX</dfn>		0x10</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/BWI_80211_MOBJ_SHRETRY" data-ref="_M/BWI_80211_MOBJ_SHRETRY">BWI_80211_MOBJ_SHRETRY</dfn>		0x18</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/BWI_80211_MOBJ_LGRETRY" data-ref="_M/BWI_80211_MOBJ_LGRETRY">BWI_80211_MOBJ_LGRETRY</dfn>		0x1c</u></td></tr>
<tr><th id="231">231</th><td><i>/* Firmware PCM object */</i></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/BWI_FW_PCM_MOBJ" data-ref="_M/BWI_FW_PCM_MOBJ">BWI_FW_PCM_MOBJ</dfn>			0x3</u></td></tr>
<tr><th id="233">233</th><td><i>/* MAC address of pairwise keys */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/BWI_PKEY_ADDR_MOBJ" data-ref="_M/BWI_PKEY_ADDR_MOBJ">BWI_PKEY_ADDR_MOBJ</dfn>		0x4</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* [TRC: XXX Adapt DragonFlyBSD's more elaborate TX status flags, perhaps.</i></td></tr>
<tr><th id="237">237</th><td><i>   See bwi_txeof &amp;c.] */</i></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/BWI_TXSTATUS_0" data-ref="_M/BWI_TXSTATUS_0">BWI_TXSTATUS_0</dfn>			0x00000170</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/BWI_TXSTATUS_0_MORE" data-ref="_M/BWI_TXSTATUS_0_MORE">BWI_TXSTATUS_0_MORE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/BWI_TXSTATUS_0_TXID_MASK" data-ref="_M/BWI_TXSTATUS_0_TXID_MASK">BWI_TXSTATUS_0_TXID_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/BWI_TXSTATUS_0_INFO" data-ref="_M/BWI_TXSTATUS_0_INFO">BWI_TXSTATUS_0_INFO</dfn>(st)		(((st) &amp; 0xfff0) | (((st) &amp; 0xf) &gt;&gt; 1))</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/BWI_TXSTATUS_1" data-ref="_M/BWI_TXSTATUS_1">BWI_TXSTATUS_1</dfn>			0x00000174</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_CTRL_BASE" data-ref="_M/BWI_TXRX_CTRL_BASE">BWI_TXRX_CTRL_BASE</dfn>		0x200</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_CTRL" data-ref="_M/BWI_TX32_CTRL">BWI_TX32_CTRL</dfn>			0x0</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_RINGINFO" data-ref="_M/BWI_TX32_RINGINFO">BWI_TX32_RINGINFO</dfn>		0x4</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_INDEX" data-ref="_M/BWI_TX32_INDEX">BWI_TX32_INDEX</dfn>			0x8</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_STATUS" data-ref="_M/BWI_TX32_STATUS">BWI_TX32_STATUS</dfn>			0xc</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_STATUS_STATE_MASK" data-ref="_M/BWI_TX32_STATUS_STATE_MASK">BWI_TX32_STATUS_STATE_MASK</dfn>	0xf000</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_STATUS_STATE_DISABLED" data-ref="_M/BWI_TX32_STATUS_STATE_DISABLED">BWI_TX32_STATUS_STATE_DISABLED</dfn>	0</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_STATUS_STATE_IDLE" data-ref="_M/BWI_TX32_STATUS_STATE_IDLE">BWI_TX32_STATUS_STATE_IDLE</dfn>	2</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/BWI_TX32_STATUS_STATE_STOPPED" data-ref="_M/BWI_TX32_STATUS_STATE_STOPPED">BWI_TX32_STATUS_STATE_STOPPED</dfn>	3</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_CTRL" data-ref="_M/BWI_RX32_CTRL">BWI_RX32_CTRL</dfn>			0x10</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_CTRL_HDRSZ_MASK" data-ref="_M/BWI_RX32_CTRL_HDRSZ_MASK">BWI_RX32_CTRL_HDRSZ_MASK</dfn>	0x00fe</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_RINGINFO" data-ref="_M/BWI_RX32_RINGINFO">BWI_RX32_RINGINFO</dfn>		0x14</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_INDEX" data-ref="_M/BWI_RX32_INDEX">BWI_RX32_INDEX</dfn>			0x18</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_STATUS" data-ref="_M/BWI_RX32_STATUS">BWI_RX32_STATUS</dfn>			0x1c</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_STATUS_INDEX_MASK" data-ref="_M/BWI_RX32_STATUS_INDEX_MASK">BWI_RX32_STATUS_INDEX_MASK</dfn>	0x0fff</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_STATUS_STATE_MASK" data-ref="_M/BWI_RX32_STATUS_STATE_MASK">BWI_RX32_STATUS_STATE_MASK</dfn>	0xf000</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/BWI_RX32_STATUS_STATE_DISABLED" data-ref="_M/BWI_RX32_STATUS_STATE_DISABLED">BWI_RX32_STATUS_STATE_DISABLED</dfn>	0</u></td></tr>
<tr><th id="261">261</th><td><i>/* Shared by 32bit TX/RX CTRL */</i></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX32_CTRL_ENABLE" data-ref="_M/BWI_TXRX32_CTRL_ENABLE">BWI_TXRX32_CTRL_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX32_CTRL_ADDRHI_MASK" data-ref="_M/BWI_TXRX32_CTRL_ADDRHI_MASK">BWI_TXRX32_CTRL_ADDRHI_MASK</dfn>	0x00030000</u></td></tr>
<tr><th id="264">264</th><td><i>/* Shared by 32bit TX/RX RINGINFO */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX32_RINGINFO_FUNC_TXRX" data-ref="_M/BWI_TXRX32_RINGINFO_FUNC_TXRX">BWI_TXRX32_RINGINFO_FUNC_TXRX</dfn>	0x1</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX32_RINGINFO_FUNC_MASK" data-ref="_M/BWI_TXRX32_RINGINFO_FUNC_MASK">BWI_TXRX32_RINGINFO_FUNC_MASK</dfn>	0xc0000000</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX32_RINGINFO_ADDR_MASK" data-ref="_M/BWI_TXRX32_RINGINFO_ADDR_MASK">BWI_TXRX32_RINGINFO_ADDR_MASK</dfn>	0x3fffffff</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO" data-ref="_M/BWI_PHYINFO">BWI_PHYINFO</dfn>			0x03e0</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_REV_MASK" data-ref="_M/BWI_PHYINFO_REV_MASK">BWI_PHYINFO_REV_MASK</dfn>		0x000f</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_TYPE_MASK" data-ref="_M/BWI_PHYINFO_TYPE_MASK">BWI_PHYINFO_TYPE_MASK</dfn>		0x0f00</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_TYPE_11A" data-ref="_M/BWI_PHYINFO_TYPE_11A">BWI_PHYINFO_TYPE_11A</dfn>		0</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_TYPE_11B" data-ref="_M/BWI_PHYINFO_TYPE_11B">BWI_PHYINFO_TYPE_11B</dfn>		1</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_TYPE_11G" data-ref="_M/BWI_PHYINFO_TYPE_11G">BWI_PHYINFO_TYPE_11G</dfn>		2</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_TYPE_11N" data-ref="_M/BWI_PHYINFO_TYPE_11N">BWI_PHYINFO_TYPE_11N</dfn>		4</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_TYPE_11LP" data-ref="_M/BWI_PHYINFO_TYPE_11LP">BWI_PHYINFO_TYPE_11LP</dfn>		5</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYINFO_VER_MASK" data-ref="_M/BWI_PHYINFO_VER_MASK">BWI_PHYINFO_VER_MASK</dfn>		0xf000</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_ANTDIV" data-ref="_M/BWI_RF_ANTDIV">BWI_RF_ANTDIV</dfn>			0x03e2	/* Antenna Diversity ?? */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_MAGIC_REG1" data-ref="_M/BWI_PHY_MAGIC_REG1">BWI_PHY_MAGIC_REG1</dfn>		0x03e4</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_MAGIC_REG1_VAL1" data-ref="_M/BWI_PHY_MAGIC_REG1_VAL1">BWI_PHY_MAGIC_REG1_VAL1</dfn>		0x3000</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_MAGIC_REG1_VAL2" data-ref="_M/BWI_PHY_MAGIC_REG1_VAL2">BWI_PHY_MAGIC_REG1_VAL2</dfn>		0x0009</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/BWI_BBP_ATTEN" data-ref="_M/BWI_BBP_ATTEN">BWI_BBP_ATTEN</dfn>			0x03e6</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/BWI_BBP_ATTEN_MAGIC" data-ref="_M/BWI_BBP_ATTEN_MAGIC">BWI_BBP_ATTEN_MAGIC</dfn>		0x00f4</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/BWI_BBP_ATTEN_MAGIC2" data-ref="_M/BWI_BBP_ATTEN_MAGIC2">BWI_BBP_ATTEN_MAGIC2</dfn>		0x8140</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/BWI_BPHY_CTRL" data-ref="_M/BWI_BPHY_CTRL">BWI_BPHY_CTRL</dfn>			0x03ec</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/BWI_BPHY_CTRL_INIT" data-ref="_M/BWI_BPHY_CTRL_INIT">BWI_BPHY_CTRL_INIT</dfn>		0x3f22</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_CHAN" data-ref="_M/BWI_RF_CHAN">BWI_RF_CHAN</dfn>			0x03f0</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_CHAN_EX" data-ref="_M/BWI_RF_CHAN_EX">BWI_RF_CHAN_EX</dfn>			0x03f4</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_CTRL" data-ref="_M/BWI_RF_CTRL">BWI_RF_CTRL</dfn>			0x03f6</u></td></tr>
<tr><th id="296">296</th><td><i>/* Register values for BWI_RF_CTRL */</i></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_CTRL_RFINFO" data-ref="_M/BWI_RF_CTRL_RFINFO">BWI_RF_CTRL_RFINFO</dfn>		0x1</u></td></tr>
<tr><th id="298">298</th><td><i>/* XXX extra bits for reading from radio */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_CTRL_RD_11A" data-ref="_M/BWI_RF_CTRL_RD_11A">BWI_RF_CTRL_RD_11A</dfn>		0x40</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_CTRL_RD_11BG" data-ref="_M/BWI_RF_CTRL_RD_11BG">BWI_RF_CTRL_RD_11BG</dfn>		0x80</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_DATA_HI" data-ref="_M/BWI_RF_DATA_HI">BWI_RF_DATA_HI</dfn>			0x3f8</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_DATA_LO" data-ref="_M/BWI_RF_DATA_LO">BWI_RF_DATA_LO</dfn>			0x3fa</u></td></tr>
<tr><th id="303">303</th><td><i>/* Values read from BWI_RF_DATA_{HI,LO} after BWI_RF_CTRL_RFINFO */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/BWI_RFINFO_MANUFACT_MASK" data-ref="_M/BWI_RFINFO_MANUFACT_MASK">BWI_RFINFO_MANUFACT_MASK</dfn>	0x0fff</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_MANUFACT_BCM" data-ref="_M/BWI_RF_MANUFACT_BCM">BWI_RF_MANUFACT_BCM</dfn>		0x17f		/* XXX */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/BWI_RFINFO_TYPE_MASK" data-ref="_M/BWI_RFINFO_TYPE_MASK">BWI_RFINFO_TYPE_MASK</dfn>		0x0ffff000</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_T_BCM2050" data-ref="_M/BWI_RF_T_BCM2050">BWI_RF_T_BCM2050</dfn>		0x2050</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_T_BCM2053" data-ref="_M/BWI_RF_T_BCM2053">BWI_RF_T_BCM2053</dfn>		0x2053</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/BWI_RF_T_BCM2060" data-ref="_M/BWI_RF_T_BCM2060">BWI_RF_T_BCM2060</dfn>		0x2060</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/BWI_RFINFO_REV_MASK" data-ref="_M/BWI_RFINFO_REV_MASK">BWI_RFINFO_REV_MASK</dfn>		0xf0000000</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_CTRL" data-ref="_M/BWI_PHY_CTRL">BWI_PHY_CTRL</dfn>			0x03fc</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_DATA" data-ref="_M/BWI_PHY_DATA">BWI_PHY_DATA</dfn>			0x03fe</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/BWI_ADDR_FILTER_CTRL" data-ref="_M/BWI_ADDR_FILTER_CTRL">BWI_ADDR_FILTER_CTRL</dfn>		0x0420</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/BWI_ADDR_FILTER_CTRL_SET" data-ref="_M/BWI_ADDR_FILTER_CTRL_SET">BWI_ADDR_FILTER_CTRL_SET</dfn>	0x0020</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/BWI_ADDR_FILTER_MYADDR" data-ref="_M/BWI_ADDR_FILTER_MYADDR">BWI_ADDR_FILTER_MYADDR</dfn>		0</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/BWI_ADDR_FILTER_BSSID" data-ref="_M/BWI_ADDR_FILTER_BSSID">BWI_ADDR_FILTER_BSSID</dfn>		3</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/BWI_ADDR_FILTER_DATA" data-ref="_M/BWI_ADDR_FILTER_DATA">BWI_ADDR_FILTER_DATA</dfn>		0x422</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_GPIO_CTRL" data-ref="_M/BWI_MAC_GPIO_CTRL">BWI_MAC_GPIO_CTRL</dfn>		0x049c</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_GPIO_MASK" data-ref="_M/BWI_MAC_GPIO_MASK">BWI_MAC_GPIO_MASK</dfn>		0x049e</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_PRE_TBTT" data-ref="_M/BWI_MAC_PRE_TBTT">BWI_MAC_PRE_TBTT</dfn>		0x0612</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_SLOTTIME" data-ref="_M/BWI_MAC_SLOTTIME">BWI_MAC_SLOTTIME</dfn>		0x0684</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_SLOTTIME_ADJUST" data-ref="_M/BWI_MAC_SLOTTIME_ADJUST">BWI_MAC_SLOTTIME_ADJUST</dfn>		510</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/BWI_MAC_POWERUP_DELAY" data-ref="_M/BWI_MAC_POWERUP_DELAY">BWI_MAC_POWERUP_DELAY</dfn>		0x06a8</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/*</i></td></tr>
<tr><th id="329">329</th><td><i> * Special registers</i></td></tr>
<tr><th id="330">330</th><td><i> */</i></td></tr>
<tr><th id="331">331</th><td><i>/*</i></td></tr>
<tr><th id="332">332</th><td><i> * GPIO control</i></td></tr>
<tr><th id="333">333</th><td><i> * If common regwin exists, then it is within common regwin,</i></td></tr>
<tr><th id="334">334</th><td><i> * else it is in bus regwin.</i></td></tr>
<tr><th id="335">335</th><td><i> */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/BWI_GPIO_CTRL" data-ref="_M/BWI_GPIO_CTRL">BWI_GPIO_CTRL</dfn>			0x0000006c</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><i>/*</i></td></tr>
<tr><th id="339">339</th><td><i> * Extended PCI registers</i></td></tr>
<tr><th id="340">340</th><td><i> */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIR_BAR" data-ref="_M/BWI_PCIR_BAR">BWI_PCIR_BAR</dfn>			0x10 /* [TRC: Was PCIR_BAR(0).] */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIR_SEL_REGWIN" data-ref="_M/BWI_PCIR_SEL_REGWIN">BWI_PCIR_SEL_REGWIN</dfn>		0x00000080</u></td></tr>
<tr><th id="343">343</th><td><i>/* Register value for BWI_PCIR_SEL_REGWIN */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIM_REGWIN" data-ref="_M/BWI_PCIM_REGWIN">BWI_PCIM_REGWIN</dfn>(id)		(((id) * 0x1000) + 0x18000000)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIR_GPIO_IN" data-ref="_M/BWI_PCIR_GPIO_IN">BWI_PCIR_GPIO_IN</dfn>		0x000000b0</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIR_GPIO_OUT" data-ref="_M/BWI_PCIR_GPIO_OUT">BWI_PCIR_GPIO_OUT</dfn>		0x000000b4</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIM_GPIO_OUT_CLKSRC" data-ref="_M/BWI_PCIM_GPIO_OUT_CLKSRC">BWI_PCIM_GPIO_OUT_CLKSRC</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIR_GPIO_ENABLE" data-ref="_M/BWI_PCIR_GPIO_ENABLE">BWI_PCIR_GPIO_ENABLE</dfn>		0x000000b8</u></td></tr>
<tr><th id="349">349</th><td><i>/* Register values for BWI_PCIR_GPIO_{IN,OUT,ENABLE} */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIM_GPIO_PWR_ON" data-ref="_M/BWI_PCIM_GPIO_PWR_ON">BWI_PCIM_GPIO_PWR_ON</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIM_GPIO_PLL_PWR_OFF" data-ref="_M/BWI_PCIM_GPIO_PLL_PWR_OFF">BWI_PCIM_GPIO_PLL_PWR_OFF</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/BWI_PCIR_INTCTL" data-ref="_M/BWI_PCIR_INTCTL">BWI_PCIR_INTCTL</dfn>			0x00000094</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/*</i></td></tr>
<tr><th id="355">355</th><td><i> * PCI subdevice IDs</i></td></tr>
<tr><th id="356">356</th><td><i> */</i></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/BWI_PCI_SUBDEVICE_BU4306" data-ref="_M/BWI_PCI_SUBDEVICE_BU4306">BWI_PCI_SUBDEVICE_BU4306</dfn>	0x416</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/BWI_PCI_SUBDEVICE_BCM4309G" data-ref="_M/BWI_PCI_SUBDEVICE_BCM4309G">BWI_PCI_SUBDEVICE_BCM4309G</dfn>	0x421</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/BWI_IS_BRCM_BU4306" data-ref="_M/BWI_IS_BRCM_BU4306">BWI_IS_BRCM_BU4306</dfn>(sc)					\</u></td></tr>
<tr><th id="361">361</th><td><u>	((sc)-&gt;sc_pci_subvid == PCI_VENDOR_BROADCOM &amp;&amp;		\</u></td></tr>
<tr><th id="362">362</th><td><u>	 (sc)-&gt;sc_pci_subdid == BWI_PCI_SUBDEVICE_BU4306)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/BWI_IS_BRCM_BCM4309G" data-ref="_M/BWI_IS_BRCM_BCM4309G">BWI_IS_BRCM_BCM4309G</dfn>(sc)				\</u></td></tr>
<tr><th id="364">364</th><td><u>	((sc)-&gt;sc_pci_subvid == PCI_VENDOR_BROADCOM &amp;&amp;		\</u></td></tr>
<tr><th id="365">365</th><td><u>	 (sc)-&gt;sc_pci_subdid == BWI_PCI_SUBDEVICE_BCM4309G)</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>/*</i></td></tr>
<tr><th id="368">368</th><td><i> * EEPROM start address</i></td></tr>
<tr><th id="369">369</th><td><i> */</i></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_START" data-ref="_M/BWI_SPROM_START">BWI_SPROM_START</dfn>			0x1000</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_11BG_EADDR" data-ref="_M/BWI_SPROM_11BG_EADDR">BWI_SPROM_11BG_EADDR</dfn>		0x48</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_11A_EADDR" data-ref="_M/BWI_SPROM_11A_EADDR">BWI_SPROM_11A_EADDR</dfn>		0x54</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_CARD_INFO" data-ref="_M/BWI_SPROM_CARD_INFO">BWI_SPROM_CARD_INFO</dfn>		0x5c</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_CARD_INFO_LOCALE" data-ref="_M/BWI_SPROM_CARD_INFO_LOCALE">BWI_SPROM_CARD_INFO_LOCALE</dfn>	(0x0f &lt;&lt; 8)</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_LOCALE_JAPAN" data-ref="_M/BWI_SPROM_LOCALE_JAPAN">BWI_SPROM_LOCALE_JAPAN</dfn>		5</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_PA_PARAM_11BG" data-ref="_M/BWI_SPROM_PA_PARAM_11BG">BWI_SPROM_PA_PARAM_11BG</dfn>		0x5e</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_GPIO01" data-ref="_M/BWI_SPROM_GPIO01">BWI_SPROM_GPIO01</dfn>		0x64</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_GPIO_0" data-ref="_M/BWI_SPROM_GPIO_0">BWI_SPROM_GPIO_0</dfn>		0x00ff</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_GPIO_1" data-ref="_M/BWI_SPROM_GPIO_1">BWI_SPROM_GPIO_1</dfn>		0xff00</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_GPIO23" data-ref="_M/BWI_SPROM_GPIO23">BWI_SPROM_GPIO23</dfn>		0x0066</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_GPIO_2" data-ref="_M/BWI_SPROM_GPIO_2">BWI_SPROM_GPIO_2</dfn>		0x00ff</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_GPIO_3" data-ref="_M/BWI_SPROM_GPIO_3">BWI_SPROM_GPIO_3</dfn>		0xff00</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_MAX_TXPWR" data-ref="_M/BWI_SPROM_MAX_TXPWR">BWI_SPROM_MAX_TXPWR</dfn>		0x68</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_MAX_TXPWR_MASK_11BG" data-ref="_M/BWI_SPROM_MAX_TXPWR_MASK_11BG">BWI_SPROM_MAX_TXPWR_MASK_11BG</dfn>	0x00ff		/* XXX */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_MAX_TXPWR_MASK_11A" data-ref="_M/BWI_SPROM_MAX_TXPWR_MASK_11A">BWI_SPROM_MAX_TXPWR_MASK_11A</dfn>	0xff00		/* XXX */</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_PA_PARAM_11A" data-ref="_M/BWI_SPROM_PA_PARAM_11A">BWI_SPROM_PA_PARAM_11A</dfn>		0x6a</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_IDLE_TSSI" data-ref="_M/BWI_SPROM_IDLE_TSSI">BWI_SPROM_IDLE_TSSI</dfn>		0x70</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_IDLE_TSSI_MASK_11BG" data-ref="_M/BWI_SPROM_IDLE_TSSI_MASK_11BG">BWI_SPROM_IDLE_TSSI_MASK_11BG</dfn>	0x00ff		/* XXX */</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_IDLE_TSSI_MASK_11A" data-ref="_M/BWI_SPROM_IDLE_TSSI_MASK_11A">BWI_SPROM_IDLE_TSSI_MASK_11A</dfn>	0xff00		/* XXX */</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_CARD_FLAGS" data-ref="_M/BWI_SPROM_CARD_FLAGS">BWI_SPROM_CARD_FLAGS</dfn>		0x72</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_ANT_GAIN" data-ref="_M/BWI_SPROM_ANT_GAIN">BWI_SPROM_ANT_GAIN</dfn>		0x74</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_ANT_GAIN_MASK_11A" data-ref="_M/BWI_SPROM_ANT_GAIN_MASK_11A">BWI_SPROM_ANT_GAIN_MASK_11A</dfn>	0x00ff</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/BWI_SPROM_ANT_GAIN_MASK_11BG" data-ref="_M/BWI_SPROM_ANT_GAIN_MASK_11BG">BWI_SPROM_ANT_GAIN_MASK_11BG</dfn>	0xff00</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/*</i></td></tr>
<tr><th id="396">396</th><td><i> * SPROM card flags</i></td></tr>
<tr><th id="397">397</th><td><i> */</i></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/BWI_CARD_F_PA_GPIO9" data-ref="_M/BWI_CARD_F_PA_GPIO9">BWI_CARD_F_PA_GPIO9</dfn>		(1 &lt;&lt; 1)	/* GPIO 9 controls PA */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/BWI_CARD_F_SW_NRSSI" data-ref="_M/BWI_CARD_F_SW_NRSSI">BWI_CARD_F_SW_NRSSI</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/BWI_CARD_F_NO_SLOWCLK" data-ref="_M/BWI_CARD_F_NO_SLOWCLK">BWI_CARD_F_NO_SLOWCLK</dfn>		(1 &lt;&lt; 5)	/* no slow clock */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/BWI_CARD_F_EXT_LNA" data-ref="_M/BWI_CARD_F_EXT_LNA">BWI_CARD_F_EXT_LNA</dfn>		(1 &lt;&lt; 12)	/* external LNA */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/BWI_CARD_F_ALT_IQ" data-ref="_M/BWI_CARD_F_ALT_IQ">BWI_CARD_F_ALT_IQ</dfn>		(1 &lt;&lt; 15)	/* alternate I/Q */</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/*</i></td></tr>
<tr><th id="405">405</th><td><i> * PROM GPIO</i></td></tr>
<tr><th id="406">406</th><td><i> */</i></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_LOW" data-ref="_M/BWI_LED_ACT_LOW">BWI_LED_ACT_LOW</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_MASK" data-ref="_M/BWI_LED_ACT_MASK">BWI_LED_ACT_MASK</dfn>		0x7f</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_OFF" data-ref="_M/BWI_LED_ACT_OFF">BWI_LED_ACT_OFF</dfn>			0</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_ON" data-ref="_M/BWI_LED_ACT_ON">BWI_LED_ACT_ON</dfn>			1</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_BLINK" data-ref="_M/BWI_LED_ACT_BLINK">BWI_LED_ACT_BLINK</dfn>		2</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_RF_ENABLED" data-ref="_M/BWI_LED_ACT_RF_ENABLED">BWI_LED_ACT_RF_ENABLED</dfn>		3</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_5GHZ" data-ref="_M/BWI_LED_ACT_5GHZ">BWI_LED_ACT_5GHZ</dfn>		4</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_2GHZ" data-ref="_M/BWI_LED_ACT_2GHZ">BWI_LED_ACT_2GHZ</dfn>		5</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_11G" data-ref="_M/BWI_LED_ACT_11G">BWI_LED_ACT_11G</dfn>			6</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_BLINK_SLOW" data-ref="_M/BWI_LED_ACT_BLINK_SLOW">BWI_LED_ACT_BLINK_SLOW</dfn>		7</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_BLINK_POLL" data-ref="_M/BWI_LED_ACT_BLINK_POLL">BWI_LED_ACT_BLINK_POLL</dfn>		8</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_UNKN" data-ref="_M/BWI_LED_ACT_UNKN">BWI_LED_ACT_UNKN</dfn>		9</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_ASSOC" data-ref="_M/BWI_LED_ACT_ASSOC">BWI_LED_ACT_ASSOC</dfn>		10</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/BWI_LED_ACT_NULL" data-ref="_M/BWI_LED_ACT_NULL">BWI_LED_ACT_NULL</dfn>		11</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/BWI_VENDOR_LED_ACT_COMPAQ" data-ref="_M/BWI_VENDOR_LED_ACT_COMPAQ">BWI_VENDOR_LED_ACT_COMPAQ</dfn>	\</u></td></tr>
<tr><th id="423">423</th><td><u>	BWI_LED_ACT_RF_ENABLED,		\</u></td></tr>
<tr><th id="424">424</th><td><u>	BWI_LED_ACT_2GHZ,		\</u></td></tr>
<tr><th id="425">425</th><td><u>	BWI_LED_ACT_5GHZ,		\</u></td></tr>
<tr><th id="426">426</th><td><u>	BWI_LED_ACT_OFF</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/BWI_VENDOR_LED_ACT_LINKSYS" data-ref="_M/BWI_VENDOR_LED_ACT_LINKSYS">BWI_VENDOR_LED_ACT_LINKSYS</dfn>	\</u></td></tr>
<tr><th id="429">429</th><td><u>	BWI_LED_ACT_ASSOC,		\</u></td></tr>
<tr><th id="430">430</th><td><u>	BWI_LED_ACT_2GHZ,		\</u></td></tr>
<tr><th id="431">431</th><td><u>	BWI_LED_ACT_5GHZ,		\</u></td></tr>
<tr><th id="432">432</th><td><u>	BWI_LED_ACT_OFF</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/BWI_VENDOR_LED_ACT_DEFAULT" data-ref="_M/BWI_VENDOR_LED_ACT_DEFAULT">BWI_VENDOR_LED_ACT_DEFAULT</dfn>	\</u></td></tr>
<tr><th id="435">435</th><td><u>	BWI_LED_ACT_BLINK,		\</u></td></tr>
<tr><th id="436">436</th><td><u>	BWI_LED_ACT_2GHZ,		\</u></td></tr>
<tr><th id="437">437</th><td><u>	BWI_LED_ACT_5GHZ,		\</u></td></tr>
<tr><th id="438">438</th><td><u>	BWI_LED_ACT_OFF</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i>/*</i></td></tr>
<tr><th id="441">441</th><td><i> * BBP IDs</i></td></tr>
<tr><th id="442">442</th><td><i> */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/BWI_BBPID_BCM4301" data-ref="_M/BWI_BBPID_BCM4301">BWI_BBPID_BCM4301</dfn>		0x4301</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/BWI_BBPID_BCM4306" data-ref="_M/BWI_BBPID_BCM4306">BWI_BBPID_BCM4306</dfn>		0x4306</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/BWI_BBPID_BCM4317" data-ref="_M/BWI_BBPID_BCM4317">BWI_BBPID_BCM4317</dfn>		0x4317</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/BWI_BBPID_BCM4320" data-ref="_M/BWI_BBPID_BCM4320">BWI_BBPID_BCM4320</dfn>		0x4320</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/BWI_BBPID_BCM4321" data-ref="_M/BWI_BBPID_BCM4321">BWI_BBPID_BCM4321</dfn>		0x4321</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><i>/*</i></td></tr>
<tr><th id="450">450</th><td><i> * Register window types</i></td></tr>
<tr><th id="451">451</th><td><i> */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/BWI_REGWIN_T_COM" data-ref="_M/BWI_REGWIN_T_COM">BWI_REGWIN_T_COM</dfn>		0x800</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/BWI_REGWIN_T_BUSPCI" data-ref="_M/BWI_REGWIN_T_BUSPCI">BWI_REGWIN_T_BUSPCI</dfn>		0x804</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/BWI_REGWIN_T_MAC" data-ref="_M/BWI_REGWIN_T_MAC">BWI_REGWIN_T_MAC</dfn>		0x812</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/BWI_REGWIN_T_BUSPCIE" data-ref="_M/BWI_REGWIN_T_BUSPCIE">BWI_REGWIN_T_BUSPCIE</dfn>		0x820</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i>/*</i></td></tr>
<tr><th id="458">458</th><td><i> * MAC interrupts</i></td></tr>
<tr><th id="459">459</th><td><i> */</i></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_READY" data-ref="_M/BWI_INTR_READY">BWI_INTR_READY</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_BEACON" data-ref="_M/BWI_INTR_BEACON">BWI_INTR_BEACON</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_TBTT" data-ref="_M/BWI_INTR_TBTT">BWI_INTR_TBTT</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_EO_ATIM" data-ref="_M/BWI_INTR_EO_ATIM">BWI_INTR_EO_ATIM</dfn>		(1 &lt;&lt; 5)	/* End of ATIM */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_PMQ" data-ref="_M/BWI_INTR_PMQ">BWI_INTR_PMQ</dfn>			(1 &lt;&lt; 6)	/* XXX?? */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_MAC_TXERR" data-ref="_M/BWI_INTR_MAC_TXERR">BWI_INTR_MAC_TXERR</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_PHY_TXERR" data-ref="_M/BWI_INTR_PHY_TXERR">BWI_INTR_PHY_TXERR</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_TIMER1" data-ref="_M/BWI_INTR_TIMER1">BWI_INTR_TIMER1</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_RX_DONE" data-ref="_M/BWI_INTR_RX_DONE">BWI_INTR_RX_DONE</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_TX_FIFO" data-ref="_M/BWI_INTR_TX_FIFO">BWI_INTR_TX_FIFO</dfn>		(1 &lt;&lt; 16)	/* XXX?? */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_NOISE" data-ref="_M/BWI_INTR_NOISE">BWI_INTR_NOISE</dfn>			(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_RF_DISABLED" data-ref="_M/BWI_INTR_RF_DISABLED">BWI_INTR_RF_DISABLED</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/BWI_INTR_TX_DONE" data-ref="_M/BWI_INTR_TX_DONE">BWI_INTR_TX_DONE</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/BWI_INIT_INTRS" data-ref="_M/BWI_INIT_INTRS">BWI_INIT_INTRS</dfn>							\</u></td></tr>
<tr><th id="475">475</th><td><u>	(BWI_INTR_READY | BWI_INTR_BEACON | BWI_INTR_TBTT |		\</u></td></tr>
<tr><th id="476">476</th><td><u>	 BWI_INTR_EO_ATIM | BWI_INTR_PMQ | BWI_INTR_MAC_TXERR |		\</u></td></tr>
<tr><th id="477">477</th><td><u>	 BWI_INTR_PHY_TXERR | BWI_INTR_RX_DONE | BWI_INTR_TX_FIFO |	\</u></td></tr>
<tr><th id="478">478</th><td><u>	 BWI_INTR_NOISE | BWI_INTR_RF_DISABLED | BWI_INTR_TX_DONE)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/BWI_ALL_INTRS" data-ref="_M/BWI_ALL_INTRS">BWI_ALL_INTRS</dfn>			0xffffffff</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><i>/*</i></td></tr>
<tr><th id="482">482</th><td><i> * TX/RX interrupts</i></td></tr>
<tr><th id="483">483</th><td><i> */</i></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_INTR_ERROR" data-ref="_M/BWI_TXRX_INTR_ERROR">BWI_TXRX_INTR_ERROR</dfn>		((1 &lt;&lt; 15) | (1 &lt;&lt; 14) | (1 &lt;&lt; 12) | \</u></td></tr>
<tr><th id="485">485</th><td><u>					 (1 &lt;&lt; 11) | (1 &lt;&lt; 10))</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_INTR_RX" data-ref="_M/BWI_TXRX_INTR_RX">BWI_TXRX_INTR_RX</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_TX_INTRS" data-ref="_M/BWI_TXRX_TX_INTRS">BWI_TXRX_TX_INTRS</dfn>		BWI_TXRX_INTR_ERROR</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_RX_INTRS" data-ref="_M/BWI_TXRX_RX_INTRS">BWI_TXRX_RX_INTRS</dfn>		(BWI_TXRX_INTR_ERROR | BWI_TXRX_INTR_RX)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/BWI_TXRX_IS_RX" data-ref="_M/BWI_TXRX_IS_RX">BWI_TXRX_IS_RX</dfn>(i)		((i) % 3 == 0)</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* PHY */</i></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_NRSSI_THR_11B" data-ref="_M/BWI_PHYR_NRSSI_THR_11B">BWI_PHYR_NRSSI_THR_11B</dfn>		0x020</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_BBP_ATTEN" data-ref="_M/BWI_PHYR_BBP_ATTEN">BWI_PHYR_BBP_ATTEN</dfn>		0x060</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_TBL_CTRL_11A" data-ref="_M/BWI_PHYR_TBL_CTRL_11A">BWI_PHYR_TBL_CTRL_11A</dfn>		0x072</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_TBL_DATA_LO_11A" data-ref="_M/BWI_PHYR_TBL_DATA_LO_11A">BWI_PHYR_TBL_DATA_LO_11A</dfn>	0x073</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_TBL_DATA_HI_11A" data-ref="_M/BWI_PHYR_TBL_DATA_HI_11A">BWI_PHYR_TBL_DATA_HI_11A</dfn>	0x074</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_TBL_CTRL_11G" data-ref="_M/BWI_PHYR_TBL_CTRL_11G">BWI_PHYR_TBL_CTRL_11G</dfn>		0x472</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_TBL_DATA_LO_11G" data-ref="_M/BWI_PHYR_TBL_DATA_LO_11G">BWI_PHYR_TBL_DATA_LO_11G</dfn>	0x473</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_TBL_DATA_HI_11G" data-ref="_M/BWI_PHYR_TBL_DATA_HI_11G">BWI_PHYR_TBL_DATA_HI_11G</dfn>	0x474</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_NRSSI_THR_11G" data-ref="_M/BWI_PHYR_NRSSI_THR_11G">BWI_PHYR_NRSSI_THR_11G</dfn>		0x48a</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_NRSSI_CTRL" data-ref="_M/BWI_PHYR_NRSSI_CTRL">BWI_PHYR_NRSSI_CTRL</dfn>		0x803</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_NRSSI_DATA" data-ref="_M/BWI_PHYR_NRSSI_DATA">BWI_PHYR_NRSSI_DATA</dfn>		0x804</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/BWI_PHYR_RF_LO" data-ref="_M/BWI_PHYR_RF_LO">BWI_PHYR_RF_LO</dfn>			0x810</u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><i>/*</i></td></tr>
<tr><th id="507">507</th><td><i> * PHY Tables</i></td></tr>
<tr><th id="508">508</th><td><i> */</i></td></tr>
<tr><th id="509">509</th><td><i>/*</i></td></tr>
<tr><th id="510">510</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/APHYSetup/FineFrequency">http://bcm-specs.sipsolutions.net/APHYSetup/FineFrequency</a></i></td></tr>
<tr><th id="511">511</th><td><i> * G PHY</i></td></tr>
<tr><th id="512">512</th><td><i> */</i></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_FREQ_11G_REV1" data-ref="_M/BWI_PHY_FREQ_11G_REV1">BWI_PHY_FREQ_11G_REV1</dfn>						\</u></td></tr>
<tr><th id="514">514</th><td><u>	0x0089,	0x02e9,	0x0409,	0x04e9,	0x05a9,	0x0669,	0x0709,	0x0789,	\</u></td></tr>
<tr><th id="515">515</th><td><u>	0x0829,	0x08a9,	0x0929,	0x0989,	0x0a09,	0x0a69,	0x0ac9,	0x0b29,	\</u></td></tr>
<tr><th id="516">516</th><td><u>	0x0ba9,	0x0be9,	0x0c49,	0x0ca9,	0x0d09,	0x0d69,	0x0da9,	0x0e09,	\</u></td></tr>
<tr><th id="517">517</th><td><u>	0x0e69,	0x0ea9,	0x0f09,	0x0f49,	0x0fa9,	0x0fe9,	0x1029,	0x1089,	\</u></td></tr>
<tr><th id="518">518</th><td><u>	0x10c9,	0x1109,	0x1169,	0x11a9,	0x11e9,	0x1229,	0x1289,	0x12c9,	\</u></td></tr>
<tr><th id="519">519</th><td><u>	0x1309,	0x1349,	0x1389,	0x13c9,	0x1409,	0x1449,	0x14a9,	0x14e9,	\</u></td></tr>
<tr><th id="520">520</th><td><u>	0x1529,	0x1569,	0x15a9,	0x15e9,	0x1629,	0x1669,	0x16a9,	0x16e8,	\</u></td></tr>
<tr><th id="521">521</th><td><u>	0x1728,	0x1768,	0x17a8,	0x17e8,	0x1828,	0x1868,	0x18a8,	0x18e8,	\</u></td></tr>
<tr><th id="522">522</th><td><u>	0x1928,	0x1968,	0x19a8,	0x19e8,	0x1a28,	0x1a68,	0x1aa8,	0x1ae8,	\</u></td></tr>
<tr><th id="523">523</th><td><u>	0x1b28,	0x1b68,	0x1ba8,	0x1be8,	0x1c28,	0x1c68,	0x1ca8,	0x1ce8,	\</u></td></tr>
<tr><th id="524">524</th><td><u>	0x1d28,	0x1d68,	0x1dc8,	0x1e08,	0x1e48,	0x1e88,	0x1ec8,	0x1f08,	\</u></td></tr>
<tr><th id="525">525</th><td><u>	0x1f48,	0x1f88,	0x1fe8,	0x2028,	0x2068,	0x20a8,	0x2108,	0x2148,	\</u></td></tr>
<tr><th id="526">526</th><td><u>	0x2188,	0x21c8,	0x2228,	0x2268,	0x22c8,	0x2308,	0x2348,	0x23a8,	\</u></td></tr>
<tr><th id="527">527</th><td><u>	0x23e8,	0x2448,	0x24a8,	0x24e8,	0x2548,	0x25a8,	0x2608,	0x2668,	\</u></td></tr>
<tr><th id="528">528</th><td><u>	0x26c8,	0x2728,	0x2787,	0x27e7,	0x2847,	0x28c7,	0x2947,	0x29a7,	\</u></td></tr>
<tr><th id="529">529</th><td><u>	0x2a27,	0x2ac7,	0x2b47,	0x2be7,	0x2ca7,	0x2d67,	0x2e47,	0x2f67,	\</u></td></tr>
<tr><th id="530">530</th><td><u>	0x3247,	0x3526,	0x3646,	0x3726,	0x3806,	0x38a6,	0x3946,	0x39e6,	\</u></td></tr>
<tr><th id="531">531</th><td><u>	0x3a66,	0x3ae6,	0x3b66,	0x3bc6,	0x3c45,	0x3ca5,	0x3d05,	0x3d85,	\</u></td></tr>
<tr><th id="532">532</th><td><u>	0x3de5,	0x3e45,	0x3ea5,	0x3ee5,	0x3f45,	0x3fa5,	0x4005,	0x4045,	\</u></td></tr>
<tr><th id="533">533</th><td><u>	0x40a5,	0x40e5,	0x4145,	0x4185,	0x41e5,	0x4225,	0x4265,	0x42c5,	\</u></td></tr>
<tr><th id="534">534</th><td><u>	0x4305,	0x4345,	0x43a5,	0x43e5,	0x4424,	0x4464,	0x44c4,	0x4504,	\</u></td></tr>
<tr><th id="535">535</th><td><u>	0x4544,	0x4584,	0x45c4,	0x4604,	0x4644,	0x46a4,	0x46e4,	0x4724,	\</u></td></tr>
<tr><th id="536">536</th><td><u>	0x4764,	0x47a4,	0x47e4,	0x4824,	0x4864,	0x48a4,	0x48e4,	0x4924,	\</u></td></tr>
<tr><th id="537">537</th><td><u>	0x4964,	0x49a4,	0x49e4,	0x4a24,	0x4a64,	0x4aa4,	0x4ae4,	0x4b23,	\</u></td></tr>
<tr><th id="538">538</th><td><u>	0x4b63,	0x4ba3,	0x4be3,	0x4c23,	0x4c63,	0x4ca3,	0x4ce3,	0x4d23,	\</u></td></tr>
<tr><th id="539">539</th><td><u>	0x4d63,	0x4da3,	0x4de3,	0x4e23,	0x4e63,	0x4ea3,	0x4ee3,	0x4f23,	\</u></td></tr>
<tr><th id="540">540</th><td><u>	0x4f63,	0x4fc3,	0x5003,	0x5043,	0x5083,	0x50c3,	0x5103,	0x5143,	\</u></td></tr>
<tr><th id="541">541</th><td><u>	0x5183,	0x51e2,	0x5222,	0x5262,	0x52a2,	0x52e2,	0x5342,	0x5382,	\</u></td></tr>
<tr><th id="542">542</th><td><u>	0x53c2,	0x5402,	0x5462,	0x54a2,	0x5502,	0x5542,	0x55a2,	0x55e2,	\</u></td></tr>
<tr><th id="543">543</th><td><u>	0x5642,	0x5682,	0x56e2,	0x5722,	0x5782,	0x57e1,	0x5841,	0x58a1,	\</u></td></tr>
<tr><th id="544">544</th><td><u>	0x5901,	0x5961,	0x59c1,	0x5a21,	0x5aa1,	0x5b01,	0x5b81,	0x5be1,	\</u></td></tr>
<tr><th id="545">545</th><td><u>	0x5c61,	0x5d01,	0x5d80,	0x5e20,	0x5ee0,	0x5fa0,	0x6080,	0x61c0</u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><i>/*</i></td></tr>
<tr><th id="548">548</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/APHYSetup/noise_table">http://bcm-specs.sipsolutions.net/APHYSetup/noise_table</a></i></td></tr>
<tr><th id="549">549</th><td><i> */</i></td></tr>
<tr><th id="550">550</th><td><i>/* G PHY Revision 1 */</i></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_NOISE_11G_REV1" data-ref="_M/BWI_PHY_NOISE_11G_REV1">BWI_PHY_NOISE_11G_REV1</dfn> \</u></td></tr>
<tr><th id="552">552</th><td><u>	0x013c,	0x01f5,	0x031a,	0x0631,	0x0001,	0x0001,	0x0001,	0x0001</u></td></tr>
<tr><th id="553">553</th><td><i>/* G PHY generic */</i></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_NOISE_11G" data-ref="_M/BWI_PHY_NOISE_11G">BWI_PHY_NOISE_11G</dfn> \</u></td></tr>
<tr><th id="555">555</th><td><u>	0x5484, 0x3c40, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i>/*</i></td></tr>
<tr><th id="558">558</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/APHYSetup/rotor_table">http://bcm-specs.sipsolutions.net/APHYSetup/rotor_table</a></i></td></tr>
<tr><th id="559">559</th><td><i> * G PHY Revision 1</i></td></tr>
<tr><th id="560">560</th><td><i> */</i></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_ROTOR_11G_REV1" data-ref="_M/BWI_PHY_ROTOR_11G_REV1">BWI_PHY_ROTOR_11G_REV1</dfn>				\</u></td></tr>
<tr><th id="562">562</th><td><u>	0xfeb93ffd, 0xfec63ffd, 0xfed23ffd, 0xfedf3ffd,	\</u></td></tr>
<tr><th id="563">563</th><td><u>	0xfeec3ffe, 0xfef83ffe, 0xff053ffe, 0xff113ffe,	\</u></td></tr>
<tr><th id="564">564</th><td><u>	0xff1e3ffe, 0xff2a3fff, 0xff373fff, 0xff443fff,	\</u></td></tr>
<tr><th id="565">565</th><td><u>	0xff503fff, 0xff5d3fff, 0xff693fff, 0xff763fff,	\</u></td></tr>
<tr><th id="566">566</th><td><u>	0xff824000, 0xff8f4000, 0xff9b4000, 0xffa84000,	\</u></td></tr>
<tr><th id="567">567</th><td><u>	0xffb54000, 0xffc14000, 0xffce4000, 0xffda4000,	\</u></td></tr>
<tr><th id="568">568</th><td><u>	0xffe74000, 0xfff34000, 0x00004000, 0x000d4000,	\</u></td></tr>
<tr><th id="569">569</th><td><u>	0x00194000, 0x00264000, 0x00324000, 0x003f4000,	\</u></td></tr>
<tr><th id="570">570</th><td><u>	0x004b4000, 0x00584000, 0x00654000, 0x00714000,	\</u></td></tr>
<tr><th id="571">571</th><td><u>	0x007e4000, 0x008a3fff, 0x00973fff, 0x00a33fff,	\</u></td></tr>
<tr><th id="572">572</th><td><u>	0x00b03fff, 0x00bc3fff, 0x00c93fff, 0x00d63fff,	\</u></td></tr>
<tr><th id="573">573</th><td><u>	0x00e23ffe, 0x00ef3ffe, 0x00fb3ffe, 0x01083ffe,	\</u></td></tr>
<tr><th id="574">574</th><td><u>	0x01143ffe, 0x01213ffd, 0x012e3ffd, 0x013a3ffd,	\</u></td></tr>
<tr><th id="575">575</th><td><u>	0x01473ffd</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/*</i></td></tr>
<tr><th id="578">578</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/APHYSetup/noise_scale_table">http://bcm-specs.sipsolutions.net/APHYSetup/noise_scale_table</a></i></td></tr>
<tr><th id="579">579</th><td><i> */</i></td></tr>
<tr><th id="580">580</th><td><i>/* G PHY Revision [0,2] */</i></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_NOISE_SCALE_11G_REV2" data-ref="_M/BWI_PHY_NOISE_SCALE_11G_REV2">BWI_PHY_NOISE_SCALE_11G_REV2</dfn>					\</u></td></tr>
<tr><th id="582">582</th><td><u>	0x6c77,	0x5162,	0x3b40,	0x3335,	0x2f2d,	0x2a2a,	0x2527,	0x1f21,	\</u></td></tr>
<tr><th id="583">583</th><td><u>	0x1a1d,	0x1719,	0x1616,	0x1414,	0x1414,	0x1400,	0x1414,	0x1614,	\</u></td></tr>
<tr><th id="584">584</th><td><u>	0x1716,	0x1a19,	0x1f1d,	0x2521,	0x2a27,	0x2f2a,	0x332d,	0x3b35,	\</u></td></tr>
<tr><th id="585">585</th><td><u>	0x5140,	0x6c62,	0x0077</u></td></tr>
<tr><th id="586">586</th><td><i>/* G PHY Revsion 7 */</i></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_NOISE_SCALE_11G_REV7" data-ref="_M/BWI_PHY_NOISE_SCALE_11G_REV7">BWI_PHY_NOISE_SCALE_11G_REV7</dfn>					\</u></td></tr>
<tr><th id="588">588</th><td><u>	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	\</u></td></tr>
<tr><th id="589">589</th><td><u>	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa400,	0xa4a4,	0xa4a4,	\</u></td></tr>
<tr><th id="590">590</th><td><u>	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	0xa4a4,	\</u></td></tr>
<tr><th id="591">591</th><td><u>	0xa4a4,	0xa4a4,	0x00a4</u></td></tr>
<tr><th id="592">592</th><td><i>/* G PHY generic */</i></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_NOISE_SCALE_11G" data-ref="_M/BWI_PHY_NOISE_SCALE_11G">BWI_PHY_NOISE_SCALE_11G</dfn>						\</u></td></tr>
<tr><th id="594">594</th><td><u>	0xd8dd,	0xcbd4,	0xbcc0,	0xb6b7,	0xb2b0,	0xadad,	0xa7a9,	0x9fa1,	\</u></td></tr>
<tr><th id="595">595</th><td><u>	0x969b,	0x9195,	0x8f8f,	0x8a8a,	0x8a8a,	0x8a00,	0x8a8a,	0x8f8a,	\</u></td></tr>
<tr><th id="596">596</th><td><u>	0x918f,	0x9695,	0x9f9b,	0xa7a1,	0xada9,	0xb2ad,	0xb6b0,	0xbcb7,	\</u></td></tr>
<tr><th id="597">597</th><td><u>	0xcbc0,	0xd8d4,	0x00dd</u></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>/*</i></td></tr>
<tr><th id="600">600</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/APHYSetup/sigma_square_table">http://bcm-specs.sipsolutions.net/APHYSetup/sigma_square_table</a></i></td></tr>
<tr><th id="601">601</th><td><i> */</i></td></tr>
<tr><th id="602">602</th><td><i>/* G PHY Revision 2 */</i></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_SIGMA_SQ_11G_REV2" data-ref="_M/BWI_PHY_SIGMA_SQ_11G_REV2">BWI_PHY_SIGMA_SQ_11G_REV2</dfn>					\</u></td></tr>
<tr><th id="604">604</th><td><u>	0x007a,	0x0075,	0x0071,	0x006c,	0x0067,	0x0063,	0x005e,	0x0059,	\</u></td></tr>
<tr><th id="605">605</th><td><u>	0x0054,	0x0050,	0x004b,	0x0046,	0x0042,	0x003d,	0x003d,	0x003d,	\</u></td></tr>
<tr><th id="606">606</th><td><u>	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	\</u></td></tr>
<tr><th id="607">607</th><td><u>	0x003d,	0x003d,	0x0000,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	\</u></td></tr>
<tr><th id="608">608</th><td><u>	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	0x003d,	\</u></td></tr>
<tr><th id="609">609</th><td><u>	0x0042,	0x0046,	0x004b,	0x0050,	0x0054,	0x0059,	0x005e,	0x0063,	\</u></td></tr>
<tr><th id="610">610</th><td><u>	0x0067,	0x006c,	0x0071,	0x0075,	0x007a</u></td></tr>
<tr><th id="611">611</th><td><i>/* G PHY Revision (2,7] */</i></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_SIGMA_SQ_11G_REV7" data-ref="_M/BWI_PHY_SIGMA_SQ_11G_REV7">BWI_PHY_SIGMA_SQ_11G_REV7</dfn>					\</u></td></tr>
<tr><th id="613">613</th><td><u>	0x00de,	0x00dc,	0x00da,	0x00d8,	0x00d6,	0x00d4,	0x00d2,	0x00cf,	\</u></td></tr>
<tr><th id="614">614</th><td><u>	0x00cd,	0x00ca,	0x00c7,	0x00c4,	0x00c1,	0x00be,	0x00be,	0x00be,	\</u></td></tr>
<tr><th id="615">615</th><td><u>	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	\</u></td></tr>
<tr><th id="616">616</th><td><u>	0x00be,	0x00be,	0x0000,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	\</u></td></tr>
<tr><th id="617">617</th><td><u>	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	0x00be,	\</u></td></tr>
<tr><th id="618">618</th><td><u>	0x00c1,	0x00c4,	0x00c7,	0x00ca,	0x00cd,	0x00cf,	0x00d2,	0x00d4,	\</u></td></tr>
<tr><th id="619">619</th><td><u>	0x00d6,	0x00d8,	0x00da,	0x00dc,	0x00de</u></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><i>/*</i></td></tr>
<tr><th id="622">622</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/APHYSetup/retard_table">http://bcm-specs.sipsolutions.net/APHYSetup/retard_table</a></i></td></tr>
<tr><th id="623">623</th><td><i> * G PHY</i></td></tr>
<tr><th id="624">624</th><td><i> */</i></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/BWI_PHY_DELAY_11G_REV1" data-ref="_M/BWI_PHY_DELAY_11G_REV1">BWI_PHY_DELAY_11G_REV1</dfn>				\</u></td></tr>
<tr><th id="626">626</th><td><u>	0xdb93cb87, 0xd666cf64, 0xd1fdd358, 0xcda6d826,	\</u></td></tr>
<tr><th id="627">627</th><td><u>	0xca38dd9f, 0xc729e2b4, 0xc469e88e, 0xc26aee2b,	\</u></td></tr>
<tr><th id="628">628</th><td><u>	0xc0def46c, 0xc073fa62, 0xc01d00d5, 0xc0760743,	\</u></td></tr>
<tr><th id="629">629</th><td><u>	0xc1560d1e, 0xc2e51369, 0xc4ed18ff, 0xc7ac1ed7,	\</u></td></tr>
<tr><th id="630">630</th><td><u>	0xcb2823b2, 0xcefa28d9, 0xd2f62d3f, 0xd7bb3197,	\</u></td></tr>
<tr><th id="631">631</th><td><u>	0xdce53568, 0xe1fe3875, 0xe7d13b35, 0xed663d35,	\</u></td></tr>
<tr><th id="632">632</th><td><u>	0xf39b3ec4, 0xf98e3fa7, 0x00004000, 0x06723fa7,	\</u></td></tr>
<tr><th id="633">633</th><td><u>	0x0c653ec4, 0x129a3d35, 0x182f3b35, 0x1e023875,	\</u></td></tr>
<tr><th id="634">634</th><td><u>	0x231b3568, 0x28453197, 0x2d0a2d3f, 0x310628d9,	\</u></td></tr>
<tr><th id="635">635</th><td><u>	0x34d823b2, 0x38541ed7, 0x3b1318ff, 0x3d1b1369,	\</u></td></tr>
<tr><th id="636">636</th><td><u>	0x3eaa0d1e, 0x3f8a0743, 0x3fe300d5, 0x3f8dfa62,	\</u></td></tr>
<tr><th id="637">637</th><td><u>	0x3f22f46c, 0x3d96ee2b, 0x3b97e88e, 0x38d7e2b4,	\</u></td></tr>
<tr><th id="638">638</th><td><u>	0x35c8dd9f, 0x325ad826, 0x2e03d358, 0x299acf64,	\</u></td></tr>
<tr><th id="639">639</th><td><u>	0x246dcb87</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>/* RF */</i></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/BWI_RFR_ATTEN" data-ref="_M/BWI_RFR_ATTEN">BWI_RFR_ATTEN</dfn>			0x43</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/BWI_RFR_TXPWR" data-ref="_M/BWI_RFR_TXPWR">BWI_RFR_TXPWR</dfn>			0x52</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/BWI_RFR_TXPWR1_MASK" data-ref="_M/BWI_RFR_TXPWR1_MASK">BWI_RFR_TXPWR1_MASK</dfn>		0x0070</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/BWI_RFR_BBP_ATTEN" data-ref="_M/BWI_RFR_BBP_ATTEN">BWI_RFR_BBP_ATTEN</dfn>		0x60</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/BWI_RFR_BBP_ATTEN_CALIB_BIT" data-ref="_M/BWI_RFR_BBP_ATTEN_CALIB_BIT">BWI_RFR_BBP_ATTEN_CALIB_BIT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/BWI_RFR_BBP_ATTEN_CALIB_IDX" data-ref="_M/BWI_RFR_BBP_ATTEN_CALIB_IDX">BWI_RFR_BBP_ATTEN_CALIB_IDX</dfn>	(0x0f &lt;&lt; 1)</u></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><i>/*</i></td></tr>
<tr><th id="653">653</th><td><i> * TSSI -- TX power maps</i></td></tr>
<tr><th id="654">654</th><td><i> */</i></td></tr>
<tr><th id="655">655</th><td><i>/*</i></td></tr>
<tr><th id="656">656</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/TSSI_to_DBM_Table">http://bcm-specs.sipsolutions.net/TSSI_to_DBM_Table</a></i></td></tr>
<tr><th id="657">657</th><td><i> * B PHY</i></td></tr>
<tr><th id="658">658</th><td><i> */</i></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/BWI_TXPOWER_MAP_11B" data-ref="_M/BWI_TXPOWER_MAP_11B">BWI_TXPOWER_MAP_11B</dfn>						\</u></td></tr>
<tr><th id="660">660</th><td><u>	0x4d,	0x4c,	0x4b,	0x4a,	0x4a,	0x49,	0x48,	0x47,	\</u></td></tr>
<tr><th id="661">661</th><td><u>	0x47,	0x46,	0x45,	0x45,	0x44,	0x43,	0x42,	0x42,	\</u></td></tr>
<tr><th id="662">662</th><td><u>	0x41,	0x40,	0x3f,	0x3e,	0x3d,	0x3c,	0x3b,	0x3a,	\</u></td></tr>
<tr><th id="663">663</th><td><u>	0x39,	0x38,	0x37,	0x36,	0x35,	0x34,	0x32,	0x31,	\</u></td></tr>
<tr><th id="664">664</th><td><u>	0x30,	0x2f,	0x2d,	0x2c,	0x2b,	0x29,	0x28,	0x26,	\</u></td></tr>
<tr><th id="665">665</th><td><u>	0x25,	0x23,	0x21,	0x1f,	0x1d,	0x1a,	0x17,	0x14,	\</u></td></tr>
<tr><th id="666">666</th><td><u>	0x10,	0x0c,	0x06,	0x00,	-7,	-7,	-7,	-7, 	\</u></td></tr>
<tr><th id="667">667</th><td><u>	-7,	-7,	-7,	-7,	-7,	-7,	-7,	-7</u></td></tr>
<tr><th id="668">668</th><td><i>/*</i></td></tr>
<tr><th id="669">669</th><td><i> * <a href="http://bcm-specs.sipsolutions.net/TSSI_to_DBM_Table">http://bcm-specs.sipsolutions.net/TSSI_to_DBM_Table</a></i></td></tr>
<tr><th id="670">670</th><td><i> * G PHY</i></td></tr>
<tr><th id="671">671</th><td><i> */</i></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/BWI_TXPOWER_MAP_11G" data-ref="_M/BWI_TXPOWER_MAP_11G">BWI_TXPOWER_MAP_11G</dfn>						\</u></td></tr>
<tr><th id="673">673</th><td><u>	77,	77,	77,	76,	76,	76,	75,	75,	\</u></td></tr>
<tr><th id="674">674</th><td><u>	74,	74,	73,	73,	73,	72,	72,	71,	\</u></td></tr>
<tr><th id="675">675</th><td><u>	71,	70,	70,	69,	68,	68,	67,	67,	\</u></td></tr>
<tr><th id="676">676</th><td><u>	66,	65,	65,	64,	63,	63,	62,	61,	\</u></td></tr>
<tr><th id="677">677</th><td><u>	60,	59,	58,	57,	56,	55,	54,	53,	\</u></td></tr>
<tr><th id="678">678</th><td><u>	52,	50,	49,	47,	45,	43,	40,	37,	\</u></td></tr>
<tr><th id="679">679</th><td><u>	33,	28,	22,	14,	5,	-7,	-20,	-20,	\</u></td></tr>
<tr><th id="680">680</th><td><u>	-20,	-20,	-20,	-20,	-20,	-20,	-20,	-20</u></td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><u>#<span data-ppcond="40">endif</span> /* !_DEV_IC_BWIREG_H */</u></td></tr>
<tr><th id="683">683</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bwi.c.html'>netbsd/sys/dev/ic/bwi.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
