
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'marimeyer' on host 'alveo0.inf.ethz.ch' (Linux_x86_64 version 4.14.156-U) on Wed Apr 01 19:11:40 CEST 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/_x/random_access_kernels_single/accessMemory_0'
Sourcing Tcl script 'accessMemory_0.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/_x/random_access_kernels_single/accessMemory_0/accessMemory_0'.
INFO: [HLS 200-10] Adding design file '/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/_x/random_access_kernels_single/accessMemory_0/accessMemory_0/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.222ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
INFO: [HLS 200-10] Starting synthesis with clang3.9 flow ...
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl' ... 
WARNING: [HLS 200-651] Found issues in source files:
clang: warning: argument unused during compilation: '--gcc-toolchain=/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0' [-Wunused-command-line-argument]
/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:40:16: warning: unknown attribute 'max_global_work_dim' ignored [-Wunknown-attributes]
__attribute__((max_global_work_dim(0)))
               ^
1 warning generated.

WARNING: [HLS 200-651] Found issues in source files:
clang: warning: argument unused during compilation: '-I /home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/common' [-Wunused-command-line-argument]

INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 952.809 ; gain = 528.074 ; free physical = 66596 ; free virtual = 198461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 952.809 ; gain = 528.074 ; free physical = 66596 ; free virtual = 198461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 952.809 ; gain = 528.074 ; free physical = 66523 ; free virtual = 198388
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 952.809 ; gain = 528.074 ; free physical = 66524 ; free virtual = 198389
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:65) in function 'accessMemory_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:96) in function 'accessMemory_0' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:96:18) to (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:100:17) in function 'accessMemory_0'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 952.809 ; gain = 528.074 ; free physical = 66505 ; free virtual = 198370
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:57:5) in function 'accessMemory_0' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'update_val' (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:71:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_address1819' (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:74:31)
INFO: [HLS 200-472] Inferring partial write operation for 'loaded_data' (/home/marimeyer/repos/frandom/cmake-build-hbm-single-loop/src/device/replicated_random_access_kernels_single_xilinx.cl:89:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 952.809 ; gain = 528.074 ; free physical = 66504 ; free virtual = 198370
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accessMemory_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accessMemory_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 75.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.08 seconds; current allocated memory: 115.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 116.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accessMemory_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accessMemory_0/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accessMemory_0/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accessMemory_0/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accessMemory_0/data_chunk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accessMemory_0/kernel_number' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accessMemory_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'm', 'data_chunk' and 'kernel_number' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'accessMemory_0_mul_32ns_64s_64_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accessMemory_0'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 119.949 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 616.52 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'accessMemory_0_accessMemory_0_mul_32ns_64s_64_6_1_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'accessMemory_0_accessMemory_0_local_address1819_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accessMemory_0_accessMemory_0_loaded_data_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 960.812 ; gain = 536.078 ; free physical = 66486 ; free virtual = 198356
INFO: [VHDL 208-304] Generating VHDL RTL for accessMemory_0 with prefix accessMemory_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for accessMemory_0 with prefix accessMemory_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Apr  1 19:12:03 2020...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 33.41 seconds; peak allocated memory: 119.949 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Apr  1 19:12:13 2020...
