source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/fpga_tcl/commands.tcl
source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/common_vhdl.tcl
source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/core.tcl
disable_message LIB-100
disable_message LIB-117
disable_message LIB-125
disable_message NL-120
disable_message LIB-114
disable_message LIB-106
disable_message LIB-200
read_library /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/XILINX.lib
read_library /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unisim_comp.lib
set_parameter areaOptMergePartitions true
set_parameter genomeArea 25000
set_parameter extractSynchronousSetReset true
set_parameter extractEnableFromAssign true
set_parameter shareDatapathInElaborate true
set_parameter datapathMergeMultiplierInCSA false
set_parameter replaceUndriven 0
set_parameter extractLatchEnablesFirst true
set_parameter dissolveMergeNamesSeparator /
set_parameter max_loop_limit 8192
set_parameter inferBinaryMux true
set_parameter inferSignInv true
set_parameter inferAddSub true
set_parameter inferCounter true
set_parameter inferRom true
set_parameter pushRamOps true
set_parameter prepRams true
set_parameter optimizeMemoryPorts true
set_parameter dissolveMemory 1
set_parameter inferMemoryIfTotalBitsMoreThan 16383
set_parameter adjustMemoryIndex 0
set_parameter romLutToGates true
set_parameter prepDsps true
set_parameter recognizeDsps true
set_parameter convertLoopToLatch true
set_parameter DspDebugLevel 1
set_parameter DspPreInferRegister false
set_parameter DspFlattenBeforeReinfer true
set_parameter simplifySignExtension true
set_parameter retimeLogicForRegisterInference true
set_parameter dspResource -1
set_parameter doDSPResourceManagement true
set_parameter avoidAssigns 2
set_parameter optimizeSteps GAU
set_parameter enableTristateToMux true
set_parameter finalCleanupUndriven true
set_parameter inferMuxPart true
set_parameter inferRegPart true
set_parameter muxMapLevel 3
set_parameter recodeMuxes true
set_parameter muxDecompInElaborate false
set_parameter reinferMuxLevel 3
set_parameter reinferMuxWidthThreshold 8
set_parameter convUMinusToAdder true
set_parameter transformUminus 3
set_parameter shareDatapathUminus false
set_parameter cellOverridesModule true
set_parameter dissolveMergeNamesToDfg true
set_parameter useAbcMapping true
set_parameter disableAbc true
set_parameter romLutToGates false
set_parameter datapathAddThreshold 14
set_parameter datapathComparatorThreshold 14
set_parameter datapathEqThreshold 14
set_parameter allowHillClimb false
set_parameter collapseMuxChain 1
set_parameter forceExtractGenerateGenomes 1000
set_parameter decloneMultiDriverRegisters false
set_parameter lutPairBeforeUniquify true
set_parameter vhdlDeferReadUntilElab true
read_vhdl -lib UNISIM /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unisim_VCOMP.vhd
source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/unimacro_vhdl.tcl
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/unimacro_VCOMP.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/ADDMACC_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/ADDSUB_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/BRAM_SDP_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/BRAM_SINGLE_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/BRAM_TDP_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/COUNTER_LOAD_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/COUNTER_TC_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/EQ_COMPARE_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/FIFO_DUALCLOCK_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/FIFO_SYNC_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/MACC_MACRO.vhd
read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/MULT_MACRO.vhd
read_verilog -sv {
myFSM1.sv
LEDController.sv
display.sv
}
set_parameter inferMuxPart false
set_parameter recognizeDsps false
synthesize -module top1
source /afs/ece/class/ece240/lib/sp3.tcl
get_parameter elaborateOnly
reinfer -multi_insts
fpga_flatten -merge_partitions false
reinfer 
set_parameter maxDissolveSize 5000
fpga_flatten -merge_partitions false
undo_simple_enable 
constprop 
set_parameter enableLutMapping false
set_parameter disableAbc false
optimize -area
set_parameter disableAbc true
get_parameter SDCFile
set_parameter abcOptScript {resyn2;fpga -K %d; sweep;}
set_parameter mapFlowOption 17
set_parameter enableLutMapping true
set_parameter flattenRemoveDfg true
fpga_flatten 
set_parameter useAbcMapping true
set_parameter disableAbc false
set_parameter lutSize 4
lut_map 
set_parameter disableAbc true
cleanup_netlist post_map
report_rtl_partitions 
report_blackboxes 
report_cells 
report_area 
report_design_metrics 
report_clocks 
report_timing -net -max_paths 1
set_parameter maxDissolveSize 1000000
fpga_flatten 
insert_io 
write_edif top1.edf
