
MTE380_robot_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009224  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08009338  08009338  00019338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009774  08009774  000202a8  2**0
                  CONTENTS
  4 .ARM          00000000  08009774  08009774  000202a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009774  08009774  000202a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009774  08009774  00019774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009778  08009778  00019778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  0800977c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  200002a8  08009a24  000202a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  08009a24  000204c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012826  00000000  00000000  000202d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b75  00000000  00000000  00032af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  00035670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001130  00000000  00000000  00036870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7cd  00000000  00000000  000379a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015892  00000000  00000000  0005216d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093849  00000000  00000000  000679ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fb248  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005df0  00000000  00000000  000fb298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002a8 	.word	0x200002a8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800931c 	.word	0x0800931c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002ac 	.word	0x200002ac
 800014c:	0800931c 	.word	0x0800931c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <drive_forward>:
static double ARR = 40000.0;
static double L_offset = 1.0;

// drive forward - speed %
void drive_forward (TIM_HandleTypeDef *htim, double speed)
{
 8000ac8:	b590      	push	{r4, r7, lr}
 8000aca:	b08d      	sub	sp, #52	; 0x34
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	60f8      	str	r0, [r7, #12]
 8000ad0:	e9c7 2300 	strd	r2, r3, [r7]
	double pulse_widthL = 1.0 + (speed*L_offset/100.0);
 8000ad4:	4b36      	ldr	r3, [pc, #216]	; (8000bb0 <drive_forward+0xe8>)
 8000ad6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ada:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ade:	f7ff fcfb 	bl	80004d8 <__aeabi_dmul>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	460b      	mov	r3, r1
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	f04f 0200 	mov.w	r2, #0
 8000aee:	4b31      	ldr	r3, [pc, #196]	; (8000bb4 <drive_forward+0xec>)
 8000af0:	f7ff fe1c 	bl	800072c <__aeabi_ddiv>
 8000af4:	4602      	mov	r2, r0
 8000af6:	460b      	mov	r3, r1
 8000af8:	4610      	mov	r0, r2
 8000afa:	4619      	mov	r1, r3
 8000afc:	f04f 0200 	mov.w	r2, #0
 8000b00:	4b2d      	ldr	r3, [pc, #180]	; (8000bb8 <drive_forward+0xf0>)
 8000b02:	f7ff fb33 	bl	800016c <__adddf3>
 8000b06:	4602      	mov	r2, r0
 8000b08:	460b      	mov	r3, r1
 8000b0a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double commandL = (pulse_widthL/20.0)*ARR;
 8000b0e:	f04f 0200 	mov.w	r2, #0
 8000b12:	4b2a      	ldr	r3, [pc, #168]	; (8000bbc <drive_forward+0xf4>)
 8000b14:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000b18:	f7ff fe08 	bl	800072c <__aeabi_ddiv>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	460b      	mov	r3, r1
 8000b20:	4610      	mov	r0, r2
 8000b22:	4619      	mov	r1, r3
 8000b24:	4b26      	ldr	r3, [pc, #152]	; (8000bc0 <drive_forward+0xf8>)
 8000b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b2a:	f7ff fcd5 	bl	80004d8 <__aeabi_dmul>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	460b      	mov	r3, r1
 8000b32:	e9c7 2308 	strd	r2, r3, [r7, #32]

	double pulse_widthR = 1.0 + (speed/100.0);
 8000b36:	f04f 0200 	mov.w	r2, #0
 8000b3a:	4b1e      	ldr	r3, [pc, #120]	; (8000bb4 <drive_forward+0xec>)
 8000b3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000b40:	f7ff fdf4 	bl	800072c <__aeabi_ddiv>
 8000b44:	4602      	mov	r2, r0
 8000b46:	460b      	mov	r3, r1
 8000b48:	4610      	mov	r0, r2
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	f04f 0200 	mov.w	r2, #0
 8000b50:	4b19      	ldr	r3, [pc, #100]	; (8000bb8 <drive_forward+0xf0>)
 8000b52:	f7ff fb0b 	bl	800016c <__adddf3>
 8000b56:	4602      	mov	r2, r0
 8000b58:	460b      	mov	r3, r1
 8000b5a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double commandR = (pulse_widthR/20.0)*ARR;
 8000b5e:	f04f 0200 	mov.w	r2, #0
 8000b62:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <drive_forward+0xf4>)
 8000b64:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000b68:	f7ff fde0 	bl	800072c <__aeabi_ddiv>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	460b      	mov	r3, r1
 8000b70:	4610      	mov	r0, r2
 8000b72:	4619      	mov	r1, r3
 8000b74:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <drive_forward+0xf8>)
 8000b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b7a:	f7ff fcad 	bl	80004d8 <__aeabi_dmul>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	460b      	mov	r3, r1
 8000b82:	e9c7 2304 	strd	r2, r3, [r7, #16]

	TIM2->CCR1 = commandL; // left
 8000b86:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8000b8a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000b8e:	f7ff ff7b 	bl	8000a88 <__aeabi_d2uiz>
 8000b92:	4603      	mov	r3, r0
 8000b94:	6363      	str	r3, [r4, #52]	; 0x34
	TIM2->CCR2 = commandR; // right
 8000b96:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8000b9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000b9e:	f7ff ff73 	bl	8000a88 <__aeabi_d2uiz>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8000ba6:	bf00      	nop
 8000ba8:	3734      	adds	r7, #52	; 0x34
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd90      	pop	{r4, r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	40590000 	.word	0x40590000
 8000bb8:	3ff00000 	.word	0x3ff00000
 8000bbc:	40340000 	.word	0x40340000
 8000bc0:	20000000 	.word	0x20000000

08000bc4 <stop>:
    	TIM2->CCR2 = commandR;
    }
}

void stop (TIM_HandleTypeDef *htim)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	drive_forward (htim, 0);
 8000bcc:	f04f 0200 	mov.w	r2, #0
 8000bd0:	f04f 0300 	mov.w	r3, #0
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f7ff ff77 	bl	8000ac8 <drive_forward>
}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <turn_right>:

// turn right
void turn_right (TIM_HandleTypeDef *htim)
{
 8000be4:	b590      	push	{r4, r7, lr}
 8000be6:	b089      	sub	sp, #36	; 0x24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	// spin left motor
	double speed = 10;
 8000bec:	f04f 0200 	mov.w	r2, #0
 8000bf0:	4b2b      	ldr	r3, [pc, #172]	; (8000ca0 <turn_right+0xbc>)
 8000bf2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double pulse_width = 1.0 + (speed/100.0);
 8000bf6:	f04f 0200 	mov.w	r2, #0
 8000bfa:	4b2a      	ldr	r3, [pc, #168]	; (8000ca4 <turn_right+0xc0>)
 8000bfc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000c00:	f7ff fd94 	bl	800072c <__aeabi_ddiv>
 8000c04:	4602      	mov	r2, r0
 8000c06:	460b      	mov	r3, r1
 8000c08:	4610      	mov	r0, r2
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f04f 0200 	mov.w	r2, #0
 8000c10:	4b25      	ldr	r3, [pc, #148]	; (8000ca8 <turn_right+0xc4>)
 8000c12:	f7ff faab 	bl	800016c <__adddf3>
 8000c16:	4602      	mov	r2, r0
 8000c18:	460b      	mov	r3, r1
 8000c1a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double command = (pulse_width/20.0)*ARR;
 8000c1e:	f04f 0200 	mov.w	r2, #0
 8000c22:	4b22      	ldr	r3, [pc, #136]	; (8000cac <turn_right+0xc8>)
 8000c24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c28:	f7ff fd80 	bl	800072c <__aeabi_ddiv>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	460b      	mov	r3, r1
 8000c30:	4610      	mov	r0, r2
 8000c32:	4619      	mov	r1, r3
 8000c34:	4b1e      	ldr	r3, [pc, #120]	; (8000cb0 <turn_right+0xcc>)
 8000c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c3a:	f7ff fc4d 	bl	80004d8 <__aeabi_dmul>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	460b      	mov	r3, r1
 8000c42:	e9c7 2302 	strd	r2, r3, [r7, #8]
	TIM2->CCR1 = command;
 8000c46:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8000c4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c4e:	f7ff ff1b 	bl	8000a88 <__aeabi_d2uiz>
 8000c52:	4603      	mov	r3, r0
 8000c54:	6363      	str	r3, [r4, #52]	; 0x34

	// hold right motor
	pulse_width = 1.0;
 8000c56:	f04f 0200 	mov.w	r2, #0
 8000c5a:	4b13      	ldr	r3, [pc, #76]	; (8000ca8 <turn_right+0xc4>)
 8000c5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	command = (pulse_width/20.0)*ARR;
 8000c60:	f04f 0200 	mov.w	r2, #0
 8000c64:	4b11      	ldr	r3, [pc, #68]	; (8000cac <turn_right+0xc8>)
 8000c66:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c6a:	f7ff fd5f 	bl	800072c <__aeabi_ddiv>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	460b      	mov	r3, r1
 8000c72:	4610      	mov	r0, r2
 8000c74:	4619      	mov	r1, r3
 8000c76:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <turn_right+0xcc>)
 8000c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c7c:	f7ff fc2c 	bl	80004d8 <__aeabi_dmul>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	e9c7 2302 	strd	r2, r3, [r7, #8]
	TIM2->CCR2 = command;
 8000c88:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8000c8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c90:	f7ff fefa 	bl	8000a88 <__aeabi_d2uiz>
 8000c94:	4603      	mov	r3, r0
 8000c96:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8000c98:	bf00      	nop
 8000c9a:	3724      	adds	r7, #36	; 0x24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd90      	pop	{r4, r7, pc}
 8000ca0:	40240000 	.word	0x40240000
 8000ca4:	40590000 	.word	0x40590000
 8000ca8:	3ff00000 	.word	0x3ff00000
 8000cac:	40340000 	.word	0x40340000
 8000cb0:	20000000 	.word	0x20000000

08000cb4 <accelerate>:

// accelerate to desired speed
void accelerate (TIM_HandleTypeDef *htim, double final_speed)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	e9c7 2300 	strd	r2, r3, [r7]
	double speed = (((TIM2->CCR1)/ARR)*20.0 - 1)*100;
 8000cc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fb8c 	bl	80003e4 <__aeabi_ui2d>
 8000ccc:	4b22      	ldr	r3, [pc, #136]	; (8000d58 <accelerate+0xa4>)
 8000cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd2:	f7ff fd2b 	bl	800072c <__aeabi_ddiv>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	460b      	mov	r3, r1
 8000cda:	4610      	mov	r0, r2
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f04f 0200 	mov.w	r2, #0
 8000ce2:	4b1e      	ldr	r3, [pc, #120]	; (8000d5c <accelerate+0xa8>)
 8000ce4:	f7ff fbf8 	bl	80004d8 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4610      	mov	r0, r2
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f04f 0200 	mov.w	r2, #0
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	; (8000d60 <accelerate+0xac>)
 8000cf6:	f7ff fa37 	bl	8000168 <__aeabi_dsub>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	4610      	mov	r0, r2
 8000d00:	4619      	mov	r1, r3
 8000d02:	f04f 0200 	mov.w	r2, #0
 8000d06:	4b17      	ldr	r3, [pc, #92]	; (8000d64 <accelerate+0xb0>)
 8000d08:	f7ff fbe6 	bl	80004d8 <__aeabi_dmul>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	460b      	mov	r3, r1
 8000d10:	e9c7 2304 	strd	r2, r3, [r7, #16]
	while (speed < final_speed)
 8000d14:	e012      	b.n	8000d3c <accelerate+0x88>
	{
		drive_forward(htim, speed);
 8000d16:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000d1a:	68f8      	ldr	r0, [r7, #12]
 8000d1c:	f7ff fed4 	bl	8000ac8 <drive_forward>
		speed += 1;
 8000d20:	f04f 0200 	mov.w	r2, #0
 8000d24:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <accelerate+0xac>)
 8000d26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000d2a:	f7ff fa1f 	bl	800016c <__adddf3>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	460b      	mov	r3, r1
 8000d32:	e9c7 2304 	strd	r2, r3, [r7, #16]
		HAL_Delay(15);
 8000d36:	200f      	movs	r0, #15
 8000d38:	f001 fb00 	bl	800233c <HAL_Delay>
	while (speed < final_speed)
 8000d3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d40:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000d44:	f7ff fe3a 	bl	80009bc <__aeabi_dcmplt>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d1e3      	bne.n	8000d16 <accelerate+0x62>
	}
}
 8000d4e:	bf00      	nop
 8000d50:	bf00      	nop
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	40340000 	.word	0x40340000
 8000d60:	3ff00000 	.word	0x3ff00000
 8000d64:	40590000 	.word	0x40590000

08000d68 <decelerate>:

// decelerate to 0
void decelerate (TIM_HandleTypeDef *htim)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	// get current speed
	double speed = (((TIM2->CCR1)/ARR)*20.0 - 1)*100;
 8000d70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fb34 	bl	80003e4 <__aeabi_ui2d>
 8000d7c:	4b23      	ldr	r3, [pc, #140]	; (8000e0c <decelerate+0xa4>)
 8000d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d82:	f7ff fcd3 	bl	800072c <__aeabi_ddiv>
 8000d86:	4602      	mov	r2, r0
 8000d88:	460b      	mov	r3, r1
 8000d8a:	4610      	mov	r0, r2
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f04f 0200 	mov.w	r2, #0
 8000d92:	4b1f      	ldr	r3, [pc, #124]	; (8000e10 <decelerate+0xa8>)
 8000d94:	f7ff fba0 	bl	80004d8 <__aeabi_dmul>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	4610      	mov	r0, r2
 8000d9e:	4619      	mov	r1, r3
 8000da0:	f04f 0200 	mov.w	r2, #0
 8000da4:	4b1b      	ldr	r3, [pc, #108]	; (8000e14 <decelerate+0xac>)
 8000da6:	f7ff f9df 	bl	8000168 <__aeabi_dsub>
 8000daa:	4602      	mov	r2, r0
 8000dac:	460b      	mov	r3, r1
 8000dae:	4610      	mov	r0, r2
 8000db0:	4619      	mov	r1, r3
 8000db2:	f04f 0200 	mov.w	r2, #0
 8000db6:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <decelerate+0xb0>)
 8000db8:	f7ff fb8e 	bl	80004d8 <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while (speed > 0)
 8000dc4:	e012      	b.n	8000dec <decelerate+0x84>
	{
		drive_forward(htim, speed);
 8000dc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff fe7c 	bl	8000ac8 <drive_forward>
		speed -= 1;
 8000dd0:	f04f 0200 	mov.w	r2, #0
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <decelerate+0xac>)
 8000dd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dda:	f7ff f9c5 	bl	8000168 <__aeabi_dsub>
 8000dde:	4602      	mov	r2, r0
 8000de0:	460b      	mov	r3, r1
 8000de2:	e9c7 2302 	strd	r2, r3, [r7, #8]
		HAL_Delay(15);
 8000de6:	200f      	movs	r0, #15
 8000de8:	f001 faa8 	bl	800233c <HAL_Delay>
	while (speed > 0)
 8000dec:	f04f 0200 	mov.w	r2, #0
 8000df0:	f04f 0300 	mov.w	r3, #0
 8000df4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000df8:	f7ff fdfe 	bl	80009f8 <__aeabi_dcmpgt>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d1e1      	bne.n	8000dc6 <decelerate+0x5e>
	}
}
 8000e02:	bf00      	nop
 8000e04:	bf00      	nop
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	40340000 	.word	0x40340000
 8000e14:	3ff00000 	.word	0x3ff00000
 8000e18:	40590000 	.word	0x40590000

08000e1c <ESP_Receive>:
char turn_right_com[] = "turn_r";
char accelerate_com[] = "acc";
char decelerate_com[] = "decel";


void ESP_Receive(TIM_HandleTypeDef *htim, uint8_t *UART2_rxBuffer, UART_HandleTypeDef *huart2) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
	//esp command: "df_030 " where 030 is the speed percentage
//	char *received_buff = (char*)UART2_rxBuffer;
	if(strncmp((char *)UART2_rxBuffer, drive_forward_com, strlen(drive_forward_com)) == 0) {
 8000e28:	484f      	ldr	r0, [pc, #316]	; (8000f68 <ESP_Receive+0x14c>)
 8000e2a:	f7ff f991 	bl	8000150 <strlen>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	461a      	mov	r2, r3
 8000e32:	494d      	ldr	r1, [pc, #308]	; (8000f68 <ESP_Receive+0x14c>)
 8000e34:	68b8      	ldr	r0, [r7, #8]
 8000e36:	f005 ff8d 	bl	8006d54 <strncmp>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d119      	bne.n	8000e74 <ESP_Receive+0x58>
		int speed = get_integer_from_string((char *)UART2_rxBuffer, drive_forward_com);
 8000e40:	4949      	ldr	r1, [pc, #292]	; (8000f68 <ESP_Receive+0x14c>)
 8000e42:	68b8      	ldr	r0, [r7, #8]
 8000e44:	f000 f8a0 	bl	8000f88 <get_integer_from_string>
 8000e48:	6138      	str	r0, [r7, #16]
		drive_forward(htim, speed);
 8000e4a:	6938      	ldr	r0, [r7, #16]
 8000e4c:	f7ff fada 	bl	8000404 <__aeabi_i2d>
 8000e50:	4602      	mov	r2, r0
 8000e52:	460b      	mov	r3, r1
 8000e54:	68f8      	ldr	r0, [r7, #12]
 8000e56:	f7ff fe37 	bl	8000ac8 <drive_forward>
		sprintf(MSG, "Command received: %s with %d \n", drive_forward_com, speed);
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	4a42      	ldr	r2, [pc, #264]	; (8000f68 <ESP_Receive+0x14c>)
 8000e5e:	4943      	ldr	r1, [pc, #268]	; (8000f6c <ESP_Receive+0x150>)
 8000e60:	4843      	ldr	r0, [pc, #268]	; (8000f70 <ESP_Receive+0x154>)
 8000e62:	f005 ff57 	bl	8006d14 <siprintf>
		HAL_UART_Transmit(huart2, MSG, sizeof(MSG), 100);
 8000e66:	2364      	movs	r3, #100	; 0x64
 8000e68:	2223      	movs	r2, #35	; 0x23
 8000e6a:	4941      	ldr	r1, [pc, #260]	; (8000f70 <ESP_Receive+0x154>)
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f004 fdca 	bl	8005a06 <HAL_UART_Transmit>
		decelerate(htim);

		sprintf(MSG, "Command received: %s\n", decelerate_com);
		HAL_UART_Transmit(huart2, MSG, sizeof(MSG), 100);
	}
}
 8000e72:	e075      	b.n	8000f60 <ESP_Receive+0x144>
	else if(strncmp((char *)UART2_rxBuffer, stop_com, strlen(stop_com))== 0) {
 8000e74:	483f      	ldr	r0, [pc, #252]	; (8000f74 <ESP_Receive+0x158>)
 8000e76:	f7ff f96b 	bl	8000150 <strlen>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	493d      	ldr	r1, [pc, #244]	; (8000f74 <ESP_Receive+0x158>)
 8000e80:	68b8      	ldr	r0, [r7, #8]
 8000e82:	f005 ff67 	bl	8006d54 <strncmp>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d10e      	bne.n	8000eaa <ESP_Receive+0x8e>
		stop(htim);
 8000e8c:	68f8      	ldr	r0, [r7, #12]
 8000e8e:	f7ff fe99 	bl	8000bc4 <stop>
		sprintf(MSG, "Command received: %s\n", stop_com);
 8000e92:	4a38      	ldr	r2, [pc, #224]	; (8000f74 <ESP_Receive+0x158>)
 8000e94:	4938      	ldr	r1, [pc, #224]	; (8000f78 <ESP_Receive+0x15c>)
 8000e96:	4836      	ldr	r0, [pc, #216]	; (8000f70 <ESP_Receive+0x154>)
 8000e98:	f005 ff3c 	bl	8006d14 <siprintf>
		HAL_UART_Transmit(huart2, MSG, sizeof(MSG), 100);
 8000e9c:	2364      	movs	r3, #100	; 0x64
 8000e9e:	2223      	movs	r2, #35	; 0x23
 8000ea0:	4933      	ldr	r1, [pc, #204]	; (8000f70 <ESP_Receive+0x154>)
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f004 fdaf 	bl	8005a06 <HAL_UART_Transmit>
}
 8000ea8:	e05a      	b.n	8000f60 <ESP_Receive+0x144>
	else if(strncmp((char *)UART2_rxBuffer, turn_right_com, strlen(turn_right_com))== 0) {
 8000eaa:	4834      	ldr	r0, [pc, #208]	; (8000f7c <ESP_Receive+0x160>)
 8000eac:	f7ff f950 	bl	8000150 <strlen>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4931      	ldr	r1, [pc, #196]	; (8000f7c <ESP_Receive+0x160>)
 8000eb6:	68b8      	ldr	r0, [r7, #8]
 8000eb8:	f005 ff4c 	bl	8006d54 <strncmp>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d10e      	bne.n	8000ee0 <ESP_Receive+0xc4>
		turn_right(htim);
 8000ec2:	68f8      	ldr	r0, [r7, #12]
 8000ec4:	f7ff fe8e 	bl	8000be4 <turn_right>
		sprintf(MSG, "Command received: %s\n", turn_right_com);
 8000ec8:	4a2c      	ldr	r2, [pc, #176]	; (8000f7c <ESP_Receive+0x160>)
 8000eca:	492b      	ldr	r1, [pc, #172]	; (8000f78 <ESP_Receive+0x15c>)
 8000ecc:	4828      	ldr	r0, [pc, #160]	; (8000f70 <ESP_Receive+0x154>)
 8000ece:	f005 ff21 	bl	8006d14 <siprintf>
		HAL_UART_Transmit(huart2, MSG, sizeof(MSG), 100);
 8000ed2:	2364      	movs	r3, #100	; 0x64
 8000ed4:	2223      	movs	r2, #35	; 0x23
 8000ed6:	4926      	ldr	r1, [pc, #152]	; (8000f70 <ESP_Receive+0x154>)
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f004 fd94 	bl	8005a06 <HAL_UART_Transmit>
}
 8000ede:	e03f      	b.n	8000f60 <ESP_Receive+0x144>
	else if(strncmp((char *)UART2_rxBuffer, accelerate_com, strlen(accelerate_com))== 0) {
 8000ee0:	4827      	ldr	r0, [pc, #156]	; (8000f80 <ESP_Receive+0x164>)
 8000ee2:	f7ff f935 	bl	8000150 <strlen>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4925      	ldr	r1, [pc, #148]	; (8000f80 <ESP_Receive+0x164>)
 8000eec:	68b8      	ldr	r0, [r7, #8]
 8000eee:	f005 ff31 	bl	8006d54 <strncmp>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d119      	bne.n	8000f2c <ESP_Receive+0x110>
		int speed = get_integer_from_string((char *)UART2_rxBuffer, accelerate_com);
 8000ef8:	4921      	ldr	r1, [pc, #132]	; (8000f80 <ESP_Receive+0x164>)
 8000efa:	68b8      	ldr	r0, [r7, #8]
 8000efc:	f000 f844 	bl	8000f88 <get_integer_from_string>
 8000f00:	6178      	str	r0, [r7, #20]
		accelerate(htim, speed);
 8000f02:	6978      	ldr	r0, [r7, #20]
 8000f04:	f7ff fa7e 	bl	8000404 <__aeabi_i2d>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f7ff fed1 	bl	8000cb4 <accelerate>
		sprintf(MSG, "Command received: %s with %d \n", accelerate_com, speed);
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	4a1a      	ldr	r2, [pc, #104]	; (8000f80 <ESP_Receive+0x164>)
 8000f16:	4915      	ldr	r1, [pc, #84]	; (8000f6c <ESP_Receive+0x150>)
 8000f18:	4815      	ldr	r0, [pc, #84]	; (8000f70 <ESP_Receive+0x154>)
 8000f1a:	f005 fefb 	bl	8006d14 <siprintf>
		HAL_UART_Transmit(huart2, MSG, sizeof(MSG), 100);
 8000f1e:	2364      	movs	r3, #100	; 0x64
 8000f20:	2223      	movs	r2, #35	; 0x23
 8000f22:	4913      	ldr	r1, [pc, #76]	; (8000f70 <ESP_Receive+0x154>)
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f004 fd6e 	bl	8005a06 <HAL_UART_Transmit>
}
 8000f2a:	e019      	b.n	8000f60 <ESP_Receive+0x144>
	else if(strncmp((char *)UART2_rxBuffer, decelerate_com, strlen(decelerate_com))== 0) {
 8000f2c:	4815      	ldr	r0, [pc, #84]	; (8000f84 <ESP_Receive+0x168>)
 8000f2e:	f7ff f90f 	bl	8000150 <strlen>
 8000f32:	4603      	mov	r3, r0
 8000f34:	461a      	mov	r2, r3
 8000f36:	4913      	ldr	r1, [pc, #76]	; (8000f84 <ESP_Receive+0x168>)
 8000f38:	68b8      	ldr	r0, [r7, #8]
 8000f3a:	f005 ff0b 	bl	8006d54 <strncmp>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10d      	bne.n	8000f60 <ESP_Receive+0x144>
		decelerate(htim);
 8000f44:	68f8      	ldr	r0, [r7, #12]
 8000f46:	f7ff ff0f 	bl	8000d68 <decelerate>
		sprintf(MSG, "Command received: %s\n", decelerate_com);
 8000f4a:	4a0e      	ldr	r2, [pc, #56]	; (8000f84 <ESP_Receive+0x168>)
 8000f4c:	490a      	ldr	r1, [pc, #40]	; (8000f78 <ESP_Receive+0x15c>)
 8000f4e:	4808      	ldr	r0, [pc, #32]	; (8000f70 <ESP_Receive+0x154>)
 8000f50:	f005 fee0 	bl	8006d14 <siprintf>
		HAL_UART_Transmit(huart2, MSG, sizeof(MSG), 100);
 8000f54:	2364      	movs	r3, #100	; 0x64
 8000f56:	2223      	movs	r2, #35	; 0x23
 8000f58:	4905      	ldr	r1, [pc, #20]	; (8000f70 <ESP_Receive+0x154>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f004 fd53 	bl	8005a06 <HAL_UART_Transmit>
}
 8000f60:	bf00      	nop
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000010 	.word	0x20000010
 8000f6c:	08009338 	.word	0x08009338
 8000f70:	200002cc 	.word	0x200002cc
 8000f74:	20000014 	.word	0x20000014
 8000f78:	08009358 	.word	0x08009358
 8000f7c:	2000001c 	.word	0x2000001c
 8000f80:	20000024 	.word	0x20000024
 8000f84:	20000028 	.word	0x20000028

08000f88 <get_integer_from_string>:

//3 digits numbers currently
int get_integer_from_string(char *buffer_msg, char *string_command){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]

	char int_substr[4];
	memcpy(int_substr, &buffer_msg[strlen(string_command)+1], 3 );
 8000f92:	6838      	ldr	r0, [r7, #0]
 8000f94:	f7ff f8dc 	bl	8000150 <strlen>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	18d1      	adds	r1, r2, r3
 8000fa0:	f107 0308 	add.w	r3, r7, #8
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f005 fa3e 	bl	8006428 <memcpy>
	int_substr[3] = '\0';
 8000fac:	2300      	movs	r3, #0
 8000fae:	72fb      	strb	r3, [r7, #11]

	int int_value = atoi(int_substr);
 8000fb0:	f107 0308 	add.w	r3, r7, #8
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f005 fa09 	bl	80063cc <atoi>
 8000fba:	60f8      	str	r0, [r7, #12]
	return int_value;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_IT(&huart2, UART2_rxBuffer, RX_BUFF_SIZE);
 8000fd0:	2208      	movs	r2, #8
 8000fd2:	4909      	ldr	r1, [pc, #36]	; (8000ff8 <HAL_UART_RxCpltCallback+0x30>)
 8000fd4:	4809      	ldr	r0, [pc, #36]	; (8000ffc <HAL_UART_RxCpltCallback+0x34>)
 8000fd6:	f004 fda8 	bl	8005b2a <HAL_UART_Receive_IT>
    ESP_Receive(&htim2, UART2_rxBuffer, &huart2);
 8000fda:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <HAL_UART_RxCpltCallback+0x34>)
 8000fdc:	4906      	ldr	r1, [pc, #24]	; (8000ff8 <HAL_UART_RxCpltCallback+0x30>)
 8000fde:	4808      	ldr	r0, [pc, #32]	; (8001000 <HAL_UART_RxCpltCallback+0x38>)
 8000fe0:	f7ff ff1c 	bl	8000e1c <ESP_Receive>
    memset(UART2_rxBuffer, 0, RX_BUFF_SIZE);
 8000fe4:	2208      	movs	r2, #8
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <HAL_UART_RxCpltCallback+0x30>)
 8000fea:	f005 fa2b 	bl	8006444 <memset>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200002c4 	.word	0x200002c4
 8000ffc:	2000044c 	.word	0x2000044c
 8001000:	200003bc 	.word	0x200003bc

08001004 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_IT(&huart2, UART2_rxBuffer, RX_BUFF_SIZE);
 800100c:	2208      	movs	r2, #8
 800100e:	4904      	ldr	r1, [pc, #16]	; (8001020 <HAL_UART_ErrorCallback+0x1c>)
 8001010:	4804      	ldr	r0, [pc, #16]	; (8001024 <HAL_UART_ErrorCallback+0x20>)
 8001012:	f004 fd8a 	bl	8005b2a <HAL_UART_Receive_IT>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200002c4 	.word	0x200002c4
 8001024:	2000044c 	.word	0x2000044c

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08c      	sub	sp, #48	; 0x30
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t MSG[35] = {'\0'};
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	221f      	movs	r2, #31
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fa02 	bl	8006444 <memset>
	double speed = 20;
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	4b1e      	ldr	r3, [pc, #120]	; (80010c0 <main+0x98>)
 8001046:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104a:	f001 f915 	bl	8002278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104e:	f000 f845 	bl	80010dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001052:	f000 fa81 	bl	8001558 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001056:	f000 fa55 	bl	8001504 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800105a:	f000 f8cf 	bl	80011fc <MX_I2C2_Init>
  MX_ADC1_Init();
 800105e:	f000 f88f 	bl	8001180 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001062:	f000 f951 	bl	8001308 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001066:	f000 f9d1 	bl	800140c <MX_TIM3_Init>
  MX_TIM1_Init();
 800106a:	f000 f8f5 	bl	8001258 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //Right Motor Encoder
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 800106e:	213c      	movs	r1, #60	; 0x3c
 8001070:	4814      	ldr	r0, [pc, #80]	; (80010c4 <main+0x9c>)
 8001072:	f003 fc25 	bl	80048c0 <HAL_TIM_Encoder_Start_IT>

  // Initialize Timer3 for delay purposes
  HAL_TIM_Base_Start_IT(&htim3);
 8001076:	4814      	ldr	r0, [pc, #80]	; (80010c8 <main+0xa0>)
 8001078:	f003 f8d6 	bl	8004228 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2); // enable interrupt on TIM3 CH2
 800107c:	2104      	movs	r1, #4
 800107e:	4812      	ldr	r0, [pc, #72]	; (80010c8 <main+0xa0>)
 8001080:	f003 fa76 	bl	8004570 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3); // enable interrupt on TIM3 CH3
 8001084:	2108      	movs	r1, #8
 8001086:	4810      	ldr	r0, [pc, #64]	; (80010c8 <main+0xa0>)
 8001088:	f003 fa72 	bl	8004570 <HAL_TIM_IC_Start_IT>

  HAL_TIM_Base_Start(&htim2);
 800108c:	480f      	ldr	r0, [pc, #60]	; (80010cc <main+0xa4>)
 800108e:	f003 f881 	bl	8004194 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // start PWM signal at 1ms (0 speed)
 8001092:	2104      	movs	r1, #4
 8001094:	480d      	ldr	r0, [pc, #52]	; (80010cc <main+0xa4>)
 8001096:	f003 f971 	bl	800437c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800109a:	2100      	movs	r1, #0
 800109c:	480b      	ldr	r0, [pc, #44]	; (80010cc <main+0xa4>)
 800109e:	f003 f96d 	bl	800437c <HAL_TIM_PWM_Start>
//  HAL_Delay(100);
//  uint16_t tick_rate = HAL_GetTickFreq();
//  uint32_t last_tick = HAL_GetTick();
//  reset_distance(&htim1);

  HAL_UART_Receive_IT (&huart2, UART2_rxBuffer, RX_BUFF_SIZE);
 80010a2:	2208      	movs	r2, #8
 80010a4:	490a      	ldr	r1, [pc, #40]	; (80010d0 <main+0xa8>)
 80010a6:	480b      	ldr	r0, [pc, #44]	; (80010d4 <main+0xac>)
 80010a8:	f004 fd3f 	bl	8005b2a <HAL_UART_Receive_IT>
//	  HAL_Delay(20);
//	  HCSR04_Read_Side(&htim3);
//	  side_dist = get_side_distance();
//	  sprintf(MSG, "Distance: %d\n", 100);
//	  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80010ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010b0:	4809      	ldr	r0, [pc, #36]	; (80010d8 <main+0xb0>)
 80010b2:	f001 fed3 	bl	8002e5c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80010b6:	2064      	movs	r0, #100	; 0x64
 80010b8:	f001 f940 	bl	800233c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80010bc:	e7f6      	b.n	80010ac <main+0x84>
 80010be:	bf00      	nop
 80010c0:	40340000 	.word	0x40340000
 80010c4:	20000374 	.word	0x20000374
 80010c8:	20000404 	.word	0x20000404
 80010cc:	200003bc 	.word	0x200003bc
 80010d0:	200002c4 	.word	0x200002c4
 80010d4:	2000044c 	.word	0x2000044c
 80010d8:	40011000 	.word	0x40011000

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b094      	sub	sp, #80	; 0x50
 80010e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010e6:	2228      	movs	r2, #40	; 0x28
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f005 f9aa 	bl	8006444 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110c:	2302      	movs	r3, #2
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001110:	2301      	movs	r3, #1
 8001112:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001114:	2310      	movs	r3, #16
 8001116:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001118:	2300      	movs	r3, #0
 800111a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001120:	4618      	mov	r0, r3
 8001122:	f002 fb17 	bl	8003754 <HAL_RCC_OscConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800112c:	f000 fad8 	bl	80016e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001130:	230f      	movs	r3, #15
 8001132:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001134:	2300      	movs	r3, #0
 8001136:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800113c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001140:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f002 fd83 	bl	8003c58 <HAL_RCC_ClockConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001158:	f000 fac2 	bl	80016e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800115c:	2302      	movs	r3, #2
 800115e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001160:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001164:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4618      	mov	r0, r3
 800116a:	f002 ff0d 	bl	8003f88 <HAL_RCCEx_PeriphCLKConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001174:	f000 fab4 	bl	80016e0 <Error_Handler>
  }
}
 8001178:	bf00      	nop
 800117a:	3750      	adds	r7, #80	; 0x50
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001190:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <MX_ADC1_Init+0x74>)
 8001192:	4a19      	ldr	r2, [pc, #100]	; (80011f8 <MX_ADC1_Init+0x78>)
 8001194:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001196:	4b17      	ldr	r3, [pc, #92]	; (80011f4 <MX_ADC1_Init+0x74>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800119c:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <MX_ADC1_Init+0x74>)
 800119e:	2200      	movs	r2, #0
 80011a0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011a2:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <MX_ADC1_Init+0x74>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <MX_ADC1_Init+0x74>)
 80011aa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011b0:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <MX_ADC1_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011b6:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_ADC1_Init+0x74>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <MX_ADC1_Init+0x74>)
 80011be:	f001 f8e1 	bl	8002384 <HAL_ADC_Init>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011c8:	f000 fa8a 	bl	80016e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80011cc:	2304      	movs	r3, #4
 80011ce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d0:	2301      	movs	r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	4619      	mov	r1, r3
 80011dc:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_ADC1_Init+0x74>)
 80011de:	f001 f9a9 	bl	8002534 <HAL_ADC_ConfigChannel>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80011e8:	f000 fa7a 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	200002f0 	.word	0x200002f0
 80011f8:	40012400 	.word	0x40012400

080011fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001200:	4b13      	ldr	r3, [pc, #76]	; (8001250 <MX_I2C2_Init+0x54>)
 8001202:	4a14      	ldr	r2, [pc, #80]	; (8001254 <MX_I2C2_Init+0x58>)
 8001204:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 5000;
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_I2C2_Init+0x54>)
 8001208:	f241 3288 	movw	r2, #5000	; 0x1388
 800120c:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <MX_I2C2_Init+0x54>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 210;
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <MX_I2C2_Init+0x54>)
 8001216:	22d2      	movs	r2, #210	; 0xd2
 8001218:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <MX_I2C2_Init+0x54>)
 800121c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001220:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <MX_I2C2_Init+0x54>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <MX_I2C2_Init+0x54>)
 800122a:	2200      	movs	r2, #0
 800122c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <MX_I2C2_Init+0x54>)
 8001230:	2200      	movs	r2, #0
 8001232:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <MX_I2C2_Init+0x54>)
 8001236:	2200      	movs	r2, #0
 8001238:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	; (8001250 <MX_I2C2_Init+0x54>)
 800123c:	f001 fe28 	bl	8002e90 <HAL_I2C_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 8001246:	f000 fa4b 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000320 	.word	0x20000320
 8001254:	40005800 	.word	0x40005800

08001258 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08c      	sub	sp, #48	; 0x30
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	2224      	movs	r2, #36	; 0x24
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f005 f8ec 	bl	8006444 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001274:	4b22      	ldr	r3, [pc, #136]	; (8001300 <MX_TIM1_Init+0xa8>)
 8001276:	4a23      	ldr	r2, [pc, #140]	; (8001304 <MX_TIM1_Init+0xac>)
 8001278:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800127a:	4b21      	ldr	r3, [pc, #132]	; (8001300 <MX_TIM1_Init+0xa8>)
 800127c:	2200      	movs	r2, #0
 800127e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001280:	4b1f      	ldr	r3, [pc, #124]	; (8001300 <MX_TIM1_Init+0xa8>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001286:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <MX_TIM1_Init+0xa8>)
 8001288:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800128c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800128e:	4b1c      	ldr	r3, [pc, #112]	; (8001300 <MX_TIM1_Init+0xa8>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001294:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <MX_TIM1_Init+0xa8>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129a:	4b19      	ldr	r3, [pc, #100]	; (8001300 <MX_TIM1_Init+0xa8>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012a0:	2303      	movs	r3, #3
 80012a2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80012a4:	2302      	movs	r3, #2
 80012a6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012a8:	2301      	movs	r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 80012b0:	2306      	movs	r3, #6
 80012b2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80012b4:	2302      	movs	r3, #2
 80012b6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012b8:	2301      	movs	r3, #1
 80012ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 80012c0:	2308      	movs	r3, #8
 80012c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	4619      	mov	r1, r3
 80012ca:	480d      	ldr	r0, [pc, #52]	; (8001300 <MX_TIM1_Init+0xa8>)
 80012cc:	f003 fa56 	bl	800477c <HAL_TIM_Encoder_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80012d6:	f000 fa03 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	; (8001300 <MX_TIM1_Init+0xa8>)
 80012e8:	f004 fad0 	bl	800588c <HAL_TIMEx_MasterConfigSynchronization>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80012f2:	f000 f9f5 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3730      	adds	r7, #48	; 0x30
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000374 	.word	0x20000374
 8001304:	40012c00 	.word	0x40012c00

08001308 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08e      	sub	sp, #56	; 0x38
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	f107 0320 	add.w	r3, r7, #32
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
 8001334:	615a      	str	r2, [r3, #20]
 8001336:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001338:	4b33      	ldr	r3, [pc, #204]	; (8001408 <MX_TIM2_Init+0x100>)
 800133a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800133e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4-1;
 8001340:	4b31      	ldr	r3, [pc, #196]	; (8001408 <MX_TIM2_Init+0x100>)
 8001342:	2203      	movs	r2, #3
 8001344:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001346:	4b30      	ldr	r3, [pc, #192]	; (8001408 <MX_TIM2_Init+0x100>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000-1;
 800134c:	4b2e      	ldr	r3, [pc, #184]	; (8001408 <MX_TIM2_Init+0x100>)
 800134e:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001352:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001354:	4b2c      	ldr	r3, [pc, #176]	; (8001408 <MX_TIM2_Init+0x100>)
 8001356:	2200      	movs	r2, #0
 8001358:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800135a:	4b2b      	ldr	r3, [pc, #172]	; (8001408 <MX_TIM2_Init+0x100>)
 800135c:	2280      	movs	r2, #128	; 0x80
 800135e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001360:	4829      	ldr	r0, [pc, #164]	; (8001408 <MX_TIM2_Init+0x100>)
 8001362:	f002 fec7 	bl	80040f4 <HAL_TIM_Base_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800136c:	f000 f9b8 	bl	80016e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001374:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001376:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800137a:	4619      	mov	r1, r3
 800137c:	4822      	ldr	r0, [pc, #136]	; (8001408 <MX_TIM2_Init+0x100>)
 800137e:	f003 fda7 	bl	8004ed0 <HAL_TIM_ConfigClockSource>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001388:	f000 f9aa 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800138c:	481e      	ldr	r0, [pc, #120]	; (8001408 <MX_TIM2_Init+0x100>)
 800138e:	f002 ff9d 	bl	80042cc <HAL_TIM_PWM_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001398:	f000 f9a2 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800139c:	2300      	movs	r3, #0
 800139e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013a4:	f107 0320 	add.w	r3, r7, #32
 80013a8:	4619      	mov	r1, r3
 80013aa:	4817      	ldr	r0, [pc, #92]	; (8001408 <MX_TIM2_Init+0x100>)
 80013ac:	f004 fa6e 	bl	800588c <HAL_TIMEx_MasterConfigSynchronization>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80013b6:	f000 f993 	bl	80016e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ba:	2360      	movs	r3, #96	; 0x60
 80013bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000;
 80013be:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80013c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	4619      	mov	r1, r3
 80013d2:	480d      	ldr	r0, [pc, #52]	; (8001408 <MX_TIM2_Init+0x100>)
 80013d4:	f003 fcbe 	bl	8004d54 <HAL_TIM_PWM_ConfigChannel>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80013de:	f000 f97f 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2204      	movs	r2, #4
 80013e6:	4619      	mov	r1, r3
 80013e8:	4807      	ldr	r0, [pc, #28]	; (8001408 <MX_TIM2_Init+0x100>)
 80013ea:	f003 fcb3 	bl	8004d54 <HAL_TIM_PWM_ConfigChannel>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80013f4:	f000 f974 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013f8:	4803      	ldr	r0, [pc, #12]	; (8001408 <MX_TIM2_Init+0x100>)
 80013fa:	f000 fb7f 	bl	8001afc <HAL_TIM_MspPostInit>

}
 80013fe:	bf00      	nop
 8001400:	3738      	adds	r7, #56	; 0x38
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200003bc 	.word	0x200003bc

0800140c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001412:	f107 0318 	add.w	r3, r7, #24
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001420:	f107 0310 	add.w	r3, r7, #16
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800142a:	463b      	mov	r3, r7
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001436:	4b31      	ldr	r3, [pc, #196]	; (80014fc <MX_TIM3_Init+0xf0>)
 8001438:	4a31      	ldr	r2, [pc, #196]	; (8001500 <MX_TIM3_Init+0xf4>)
 800143a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 800143c:	4b2f      	ldr	r3, [pc, #188]	; (80014fc <MX_TIM3_Init+0xf0>)
 800143e:	2207      	movs	r2, #7
 8001440:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001442:	4b2e      	ldr	r3, [pc, #184]	; (80014fc <MX_TIM3_Init+0xf0>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001448:	4b2c      	ldr	r3, [pc, #176]	; (80014fc <MX_TIM3_Init+0xf0>)
 800144a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800144e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001450:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <MX_TIM3_Init+0xf0>)
 8001452:	2200      	movs	r2, #0
 8001454:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001456:	4b29      	ldr	r3, [pc, #164]	; (80014fc <MX_TIM3_Init+0xf0>)
 8001458:	2280      	movs	r2, #128	; 0x80
 800145a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800145c:	4827      	ldr	r0, [pc, #156]	; (80014fc <MX_TIM3_Init+0xf0>)
 800145e:	f002 fe49 	bl	80040f4 <HAL_TIM_Base_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001468:	f000 f93a 	bl	80016e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800146c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001470:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001472:	f107 0318 	add.w	r3, r7, #24
 8001476:	4619      	mov	r1, r3
 8001478:	4820      	ldr	r0, [pc, #128]	; (80014fc <MX_TIM3_Init+0xf0>)
 800147a:	f003 fd29 	bl	8004ed0 <HAL_TIM_ConfigClockSource>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001484:	f000 f92c 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001488:	481c      	ldr	r0, [pc, #112]	; (80014fc <MX_TIM3_Init+0xf0>)
 800148a:	f003 f819 	bl	80044c0 <HAL_TIM_IC_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001494:	f000 f924 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001498:	2300      	movs	r3, #0
 800149a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800149c:	2300      	movs	r3, #0
 800149e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	4815      	ldr	r0, [pc, #84]	; (80014fc <MX_TIM3_Init+0xf0>)
 80014a8:	f004 f9f0 	bl	800588c <HAL_TIMEx_MasterConfigSynchronization>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80014b2:	f000 f915 	bl	80016e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014b6:	2300      	movs	r3, #0
 80014b8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014ba:	2301      	movs	r3, #1
 80014bc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80014c6:	463b      	mov	r3, r7
 80014c8:	2204      	movs	r2, #4
 80014ca:	4619      	mov	r1, r3
 80014cc:	480b      	ldr	r0, [pc, #44]	; (80014fc <MX_TIM3_Init+0xf0>)
 80014ce:	f003 fbad 	bl	8004c2c <HAL_TIM_IC_ConfigChannel>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80014d8:	f000 f902 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80014dc:	463b      	mov	r3, r7
 80014de:	2208      	movs	r2, #8
 80014e0:	4619      	mov	r1, r3
 80014e2:	4806      	ldr	r0, [pc, #24]	; (80014fc <MX_TIM3_Init+0xf0>)
 80014e4:	f003 fba2 	bl	8004c2c <HAL_TIM_IC_ConfigChannel>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80014ee:	f000 f8f7 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	3728      	adds	r7, #40	; 0x28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000404 	.word	0x20000404
 8001500:	40000400 	.word	0x40000400

08001504 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001508:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 800150a:	4a12      	ldr	r2, [pc, #72]	; (8001554 <MX_USART2_UART_Init+0x50>)
 800150c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800150e:	4b10      	ldr	r3, [pc, #64]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 8001510:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 800152a:	220c      	movs	r2, #12
 800152c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800152e:	4b08      	ldr	r3, [pc, #32]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800153a:	4805      	ldr	r0, [pc, #20]	; (8001550 <MX_USART2_UART_Init+0x4c>)
 800153c:	f004 fa16 	bl	800596c <HAL_UART_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001546:	f000 f8cb 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	2000044c 	.word	0x2000044c
 8001554:	40004400 	.word	0x40004400

08001558 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155e:	f107 0310 	add.w	r3, r7, #16
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800156c:	4b49      	ldr	r3, [pc, #292]	; (8001694 <MX_GPIO_Init+0x13c>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a48      	ldr	r2, [pc, #288]	; (8001694 <MX_GPIO_Init+0x13c>)
 8001572:	f043 0310 	orr.w	r3, r3, #16
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b46      	ldr	r3, [pc, #280]	; (8001694 <MX_GPIO_Init+0x13c>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f003 0310 	and.w	r3, r3, #16
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001584:	4b43      	ldr	r3, [pc, #268]	; (8001694 <MX_GPIO_Init+0x13c>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a42      	ldr	r2, [pc, #264]	; (8001694 <MX_GPIO_Init+0x13c>)
 800158a:	f043 0320 	orr.w	r3, r3, #32
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b40      	ldr	r3, [pc, #256]	; (8001694 <MX_GPIO_Init+0x13c>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f003 0320 	and.w	r3, r3, #32
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800159c:	4b3d      	ldr	r3, [pc, #244]	; (8001694 <MX_GPIO_Init+0x13c>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	4a3c      	ldr	r2, [pc, #240]	; (8001694 <MX_GPIO_Init+0x13c>)
 80015a2:	f043 0304 	orr.w	r3, r3, #4
 80015a6:	6193      	str	r3, [r2, #24]
 80015a8:	4b3a      	ldr	r3, [pc, #232]	; (8001694 <MX_GPIO_Init+0x13c>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	f003 0304 	and.w	r3, r3, #4
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b4:	4b37      	ldr	r3, [pc, #220]	; (8001694 <MX_GPIO_Init+0x13c>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	4a36      	ldr	r2, [pc, #216]	; (8001694 <MX_GPIO_Init+0x13c>)
 80015ba:	f043 0308 	orr.w	r3, r3, #8
 80015be:	6193      	str	r3, [r2, #24]
 80015c0:	4b34      	ldr	r3, [pc, #208]	; (8001694 <MX_GPIO_Init+0x13c>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f003 0308 	and.w	r3, r3, #8
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015d2:	4831      	ldr	r0, [pc, #196]	; (8001698 <MX_GPIO_Init+0x140>)
 80015d4:	f001 fc2a 	bl	8002e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FRONT_TRIG_GPIO_Port, FRONT_TRIG_Pin, GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	2140      	movs	r1, #64	; 0x40
 80015dc:	482f      	ldr	r0, [pc, #188]	; (800169c <MX_GPIO_Init+0x144>)
 80015de:	f001 fc25 	bl	8002e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIDE_TRIG_Pin|LED_R_Pin|LED_G_Pin|LED_B_Pin, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	215a      	movs	r1, #90	; 0x5a
 80015e6:	482e      	ldr	r0, [pc, #184]	; (80016a0 <MX_GPIO_Init+0x148>)
 80015e8:	f001 fc20 	bl	8002e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80015ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2302      	movs	r3, #2
 80015fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015fe:	f107 0310 	add.w	r3, r7, #16
 8001602:	4619      	mov	r1, r3
 8001604:	4824      	ldr	r0, [pc, #144]	; (8001698 <MX_GPIO_Init+0x140>)
 8001606:	f001 fa8d 	bl	8002b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800160a:	2310      	movs	r3, #16
 800160c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800160e:	2303      	movs	r3, #3
 8001610:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001612:	f107 0310 	add.w	r3, r7, #16
 8001616:	4619      	mov	r1, r3
 8001618:	4820      	ldr	r0, [pc, #128]	; (800169c <MX_GPIO_Init+0x144>)
 800161a:	f001 fa83 	bl	8002b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : SWITCH_Pin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 800161e:	2320      	movs	r3, #32
 8001620:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0310 	add.w	r3, r7, #16
 800162e:	4619      	mov	r1, r3
 8001630:	481a      	ldr	r0, [pc, #104]	; (800169c <MX_GPIO_Init+0x144>)
 8001632:	f001 fa77 	bl	8002b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : FRONT_TRIG_Pin */
  GPIO_InitStruct.Pin = FRONT_TRIG_Pin;
 8001636:	2340      	movs	r3, #64	; 0x40
 8001638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800163e:	2302      	movs	r3, #2
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2302      	movs	r3, #2
 8001644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FRONT_TRIG_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0310 	add.w	r3, r7, #16
 800164a:	4619      	mov	r1, r3
 800164c:	4813      	ldr	r0, [pc, #76]	; (800169c <MX_GPIO_Init+0x144>)
 800164e:	f001 fa69 	bl	8002b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIDE_TRIG_Pin */
  GPIO_InitStruct.Pin = SIDE_TRIG_Pin;
 8001652:	2302      	movs	r3, #2
 8001654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800165a:	2302      	movs	r3, #2
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2302      	movs	r3, #2
 8001660:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SIDE_TRIG_GPIO_Port, &GPIO_InitStruct);
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	4619      	mov	r1, r3
 8001668:	480d      	ldr	r0, [pc, #52]	; (80016a0 <MX_GPIO_Init+0x148>)
 800166a:	f001 fa5b 	bl	8002b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 800166e:	2358      	movs	r3, #88	; 0x58
 8001670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001672:	2301      	movs	r3, #1
 8001674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167a:	2302      	movs	r3, #2
 800167c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	4619      	mov	r1, r3
 8001684:	4806      	ldr	r0, [pc, #24]	; (80016a0 <MX_GPIO_Init+0x148>)
 8001686:	f001 fa4d 	bl	8002b24 <HAL_GPIO_Init>

}
 800168a:	bf00      	nop
 800168c:	3720      	adds	r7, #32
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40021000 	.word	0x40021000
 8001698:	40011000 	.word	0x40011000
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00

080016a4 <HAL_TIM_IC_CaptureCallback>:
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1) //motor encoder
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a09      	ldr	r2, [pc, #36]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x34>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d103      	bne.n	80016be <HAL_TIM_IC_CaptureCallback+0x1a>
	{
		encoder_timer_input_CC (htim);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 f81a 	bl	80016f0 <encoder_timer_input_CC>
	else if (htim->Instance == TIM3) //ultrasonic
	{
		HCSR04_timer_input_CC (htim);
	}

}
 80016bc:	e007      	b.n	80016ce <HAL_TIM_IC_CaptureCallback+0x2a>
	else if (htim->Instance == TIM3) //ultrasonic
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a06      	ldr	r2, [pc, #24]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x38>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d102      	bne.n	80016ce <HAL_TIM_IC_CaptureCallback+0x2a>
		HCSR04_timer_input_CC (htim);
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f000 fbcd 	bl	8001e68 <HCSR04_timer_input_CC>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40012c00 	.word	0x40012c00
 80016dc:	40000400 	.word	0x40000400

080016e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <Error_Handler+0x8>
 80016ea:	0000      	movs	r0, r0
 80016ec:	0000      	movs	r0, r0
	...

080016f0 <encoder_timer_input_CC>:
		0.07042/2.0,
		0
};

void encoder_timer_input_CC (TIM_HandleTypeDef *htim)
{
 80016f0:	b5b0      	push	{r4, r5, r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
	Motor_Encoder *right_motor_encoder;
	right_motor_encoder= &right_encoder;
 80016f8:	4b35      	ldr	r3, [pc, #212]	; (80017d0 <encoder_timer_input_CC+0xe0>)
 80016fa:	60fb      	str	r3, [r7, #12]

	//CW is positive
	counter = __HAL_TIM_GET_COUNTER(htim);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001702:	4a34      	ldr	r2, [pc, #208]	; (80017d4 <encoder_timer_input_CC+0xe4>)
 8001704:	6013      	str	r3, [r2, #0]
	right_motor_encoder->counter = counter;
 8001706:	4b33      	ldr	r3, [pc, #204]	; (80017d4 <encoder_timer_input_CC+0xe4>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	601a      	str	r2, [r3, #0]

	// overflow update
	if (counter == 65535){
 800170e:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <encoder_timer_input_CC+0xe4>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001716:	4293      	cmp	r3, r2
 8001718:	d104      	bne.n	8001724 <encoder_timer_input_CC+0x34>
		right_motor_encoder->overflow++;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	631a      	str	r2, [r3, #48]	; 0x30
	}

	//count becomes negative rather than jumping to 65000
//	count = (int16_t)counter;
	count = counter + (right_motor_encoder->overflow*65535);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001728:	4613      	mov	r3, r2
 800172a:	041b      	lsls	r3, r3, #16
 800172c:	1a9a      	subs	r2, r3, r2
 800172e:	4b29      	ldr	r3, [pc, #164]	; (80017d4 <encoder_timer_input_CC+0xe4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4413      	add	r3, r2
 8001734:	4a28      	ldr	r2, [pc, #160]	; (80017d8 <encoder_timer_input_CC+0xe8>)
 8001736:	6013      	str	r3, [r2, #0]
	right_motor_encoder->count = count;
 8001738:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <encoder_timer_input_CC+0xe8>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	605a      	str	r2, [r3, #4]

	//a single count normally is counted by 4 points, will have to test the number
	position = count/4;
 8001740:	4b25      	ldr	r3, [pc, #148]	; (80017d8 <encoder_timer_input_CC+0xe8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	089b      	lsrs	r3, r3, #2
 8001746:	4a25      	ldr	r2, [pc, #148]	; (80017dc <encoder_timer_input_CC+0xec>)
 8001748:	6013      	str	r3, [r2, #0]
	right_motor_encoder->position = position;
 800174a:	4b24      	ldr	r3, [pc, #144]	; (80017dc <encoder_timer_input_CC+0xec>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	609a      	str	r2, [r3, #8]

	distance = (2*3.1415*right_motor_encoder->wheel_radius) * position/24.0 /3.0; // might have consider gear ratio in this calculation
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001758:	a31b      	add	r3, pc, #108	; (adr r3, 80017c8 <encoder_timer_input_CC+0xd8>)
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	f7fe febb 	bl	80004d8 <__aeabi_dmul>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4614      	mov	r4, r2
 8001768:	461d      	mov	r5, r3
 800176a:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <encoder_timer_input_CC+0xec>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fe38 	bl	80003e4 <__aeabi_ui2d>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	4620      	mov	r0, r4
 800177a:	4629      	mov	r1, r5
 800177c:	f7fe feac 	bl	80004d8 <__aeabi_dmul>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4610      	mov	r0, r2
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <encoder_timer_input_CC+0xf0>)
 800178e:	f7fe ffcd 	bl	800072c <__aeabi_ddiv>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4610      	mov	r0, r2
 8001798:	4619      	mov	r1, r3
 800179a:	f04f 0200 	mov.w	r2, #0
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <encoder_timer_input_CC+0xf4>)
 80017a0:	f7fe ffc4 	bl	800072c <__aeabi_ddiv>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	490f      	ldr	r1, [pc, #60]	; (80017e8 <encoder_timer_input_CC+0xf8>)
 80017aa:	e9c1 2300 	strd	r2, r3, [r1]
	right_motor_encoder->distance = distance;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <encoder_timer_input_CC+0xf8>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	68f9      	ldr	r1, [r7, #12]
 80017b6:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 80017ba:	bf00      	nop
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bdb0      	pop	{r4, r5, r7, pc}
 80017c2:	bf00      	nop
 80017c4:	f3af 8000 	nop.w
 80017c8:	c083126f 	.word	0xc083126f
 80017cc:	401921ca 	.word	0x401921ca
 80017d0:	20000030 	.word	0x20000030
 80017d4:	20000490 	.word	0x20000490
 80017d8:	20000494 	.word	0x20000494
 80017dc:	20000498 	.word	0x20000498
 80017e0:	40380000 	.word	0x40380000
 80017e4:	40080000 	.word	0x40080000
 80017e8:	200004a0 	.word	0x200004a0

080017ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <HAL_MspInit+0x5c>)
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	4a14      	ldr	r2, [pc, #80]	; (8001848 <HAL_MspInit+0x5c>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6193      	str	r3, [r2, #24]
 80017fe:	4b12      	ldr	r3, [pc, #72]	; (8001848 <HAL_MspInit+0x5c>)
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <HAL_MspInit+0x5c>)
 800180c:	69db      	ldr	r3, [r3, #28]
 800180e:	4a0e      	ldr	r2, [pc, #56]	; (8001848 <HAL_MspInit+0x5c>)
 8001810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001814:	61d3      	str	r3, [r2, #28]
 8001816:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <HAL_MspInit+0x5c>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001822:	4b0a      	ldr	r3, [pc, #40]	; (800184c <HAL_MspInit+0x60>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	4a04      	ldr	r2, [pc, #16]	; (800184c <HAL_MspInit+0x60>)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800183e:	bf00      	nop
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	40021000 	.word	0x40021000
 800184c:	40010000 	.word	0x40010000

08001850 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a14      	ldr	r2, [pc, #80]	; (80018bc <HAL_ADC_MspInit+0x6c>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d121      	bne.n	80018b4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001870:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_ADC_MspInit+0x70>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4a12      	ldr	r2, [pc, #72]	; (80018c0 <HAL_ADC_MspInit+0x70>)
 8001876:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800187a:	6193      	str	r3, [r2, #24]
 800187c:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <HAL_ADC_MspInit+0x70>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001888:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <HAL_ADC_MspInit+0x70>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	4a0c      	ldr	r2, [pc, #48]	; (80018c0 <HAL_ADC_MspInit+0x70>)
 800188e:	f043 0304 	orr.w	r3, r3, #4
 8001892:	6193      	str	r3, [r2, #24]
 8001894:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_ADC_MspInit+0x70>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	60bb      	str	r3, [r7, #8]
 800189e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018a0:	2310      	movs	r3, #16
 80018a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a4:	2303      	movs	r3, #3
 80018a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4619      	mov	r1, r3
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <HAL_ADC_MspInit+0x74>)
 80018b0:	f001 f938 	bl	8002b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018b4:	bf00      	nop
 80018b6:	3720      	adds	r7, #32
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40012400 	.word	0x40012400
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40010800 	.word	0x40010800

080018c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a1a      	ldr	r2, [pc, #104]	; (800194c <HAL_I2C_MspInit+0x84>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d12c      	bne.n	8001942 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e8:	4b19      	ldr	r3, [pc, #100]	; (8001950 <HAL_I2C_MspInit+0x88>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	4a18      	ldr	r2, [pc, #96]	; (8001950 <HAL_I2C_MspInit+0x88>)
 80018ee:	f043 0308 	orr.w	r3, r3, #8
 80018f2:	6193      	str	r3, [r2, #24]
 80018f4:	4b16      	ldr	r3, [pc, #88]	; (8001950 <HAL_I2C_MspInit+0x88>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	f003 0308 	and.w	r3, r3, #8
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C_IMU_SCL_Pin|I2C_IMU_SDA_Pin;
 8001900:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001904:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001906:	2312      	movs	r3, #18
 8001908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800190a:	2303      	movs	r3, #3
 800190c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190e:	f107 0310 	add.w	r3, r7, #16
 8001912:	4619      	mov	r1, r3
 8001914:	480f      	ldr	r0, [pc, #60]	; (8001954 <HAL_I2C_MspInit+0x8c>)
 8001916:	f001 f905 	bl	8002b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800191a:	4b0d      	ldr	r3, [pc, #52]	; (8001950 <HAL_I2C_MspInit+0x88>)
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	4a0c      	ldr	r2, [pc, #48]	; (8001950 <HAL_I2C_MspInit+0x88>)
 8001920:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001924:	61d3      	str	r3, [r2, #28]
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_I2C_MspInit+0x88>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2100      	movs	r1, #0
 8001936:	2022      	movs	r0, #34	; 0x22
 8001938:	f001 f80d 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800193c:	2022      	movs	r0, #34	; 0x22
 800193e:	f001 f826 	bl	800298e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001942:	bf00      	nop
 8001944:	3720      	adds	r7, #32
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40005800 	.word	0x40005800
 8001950:	40021000 	.word	0x40021000
 8001954:	40010c00 	.word	0x40010c00

08001958 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a26      	ldr	r2, [pc, #152]	; (8001a0c <HAL_TIM_Encoder_MspInit+0xb4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d144      	bne.n	8001a02 <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001978:	4b25      	ldr	r3, [pc, #148]	; (8001a10 <HAL_TIM_Encoder_MspInit+0xb8>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4a24      	ldr	r2, [pc, #144]	; (8001a10 <HAL_TIM_Encoder_MspInit+0xb8>)
 800197e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001982:	6193      	str	r3, [r2, #24]
 8001984:	4b22      	ldr	r3, [pc, #136]	; (8001a10 <HAL_TIM_Encoder_MspInit+0xb8>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001990:	4b1f      	ldr	r3, [pc, #124]	; (8001a10 <HAL_TIM_Encoder_MspInit+0xb8>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	4a1e      	ldr	r2, [pc, #120]	; (8001a10 <HAL_TIM_Encoder_MspInit+0xb8>)
 8001996:	f043 0304 	orr.w	r3, r3, #4
 800199a:	6193      	str	r3, [r2, #24]
 800199c:	4b1c      	ldr	r3, [pc, #112]	; (8001a10 <HAL_TIM_Encoder_MspInit+0xb8>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b6:	f107 0310 	add.w	r3, r7, #16
 80019ba:	4619      	mov	r1, r3
 80019bc:	4815      	ldr	r0, [pc, #84]	; (8001a14 <HAL_TIM_Encoder_MspInit+0xbc>)
 80019be:	f001 f8b1 	bl	8002b24 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	2018      	movs	r0, #24
 80019c8:	f000 ffc5 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80019cc:	2018      	movs	r0, #24
 80019ce:	f000 ffde 	bl	800298e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2100      	movs	r1, #0
 80019d6:	2019      	movs	r0, #25
 80019d8:	f000 ffbd 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80019dc:	2019      	movs	r0, #25
 80019de:	f000 ffd6 	bl	800298e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	201a      	movs	r0, #26
 80019e8:	f000 ffb5 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80019ec:	201a      	movs	r0, #26
 80019ee:	f000 ffce 	bl	800298e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	201b      	movs	r0, #27
 80019f8:	f000 ffad 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80019fc:	201b      	movs	r0, #27
 80019fe:	f000 ffc6 	bl	800298e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a02:	bf00      	nop
 8001a04:	3720      	adds	r7, #32
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40012c00 	.word	0x40012c00
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40010800 	.word	0x40010800

08001a18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0318 	add.w	r3, r7, #24
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a36:	d10c      	bne.n	8001a52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a38:	4b2c      	ldr	r3, [pc, #176]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a2b      	ldr	r2, [pc, #172]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b29      	ldr	r3, [pc, #164]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a50:	e048      	b.n	8001ae4 <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM3)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a26      	ldr	r2, [pc, #152]	; (8001af0 <HAL_TIM_Base_MspInit+0xd8>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d143      	bne.n	8001ae4 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a5c:	4b23      	ldr	r3, [pc, #140]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a5e:	69db      	ldr	r3, [r3, #28]
 8001a60:	4a22      	ldr	r2, [pc, #136]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a62:	f043 0302 	orr.w	r3, r3, #2
 8001a66:	61d3      	str	r3, [r2, #28]
 8001a68:	4b20      	ldr	r3, [pc, #128]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a6a:	69db      	ldr	r3, [r3, #28]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a1c      	ldr	r2, [pc, #112]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8c:	4b17      	ldr	r3, [pc, #92]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a16      	ldr	r2, [pc, #88]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a92:	f043 0308 	orr.w	r3, r3, #8
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b14      	ldr	r3, [pc, #80]	; (8001aec <HAL_TIM_Base_MspInit+0xd4>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0308 	and.w	r3, r3, #8
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FRONT_ECHO_Pin;
 8001aa4:	2380      	movs	r3, #128	; 0x80
 8001aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(FRONT_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 0318 	add.w	r3, r7, #24
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480f      	ldr	r0, [pc, #60]	; (8001af4 <HAL_TIM_Base_MspInit+0xdc>)
 8001ab8:	f001 f834 	bl	8002b24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SIDE_ECHO_Pin;
 8001abc:	2301      	movs	r3, #1
 8001abe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SIDE_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001ac8:	f107 0318 	add.w	r3, r7, #24
 8001acc:	4619      	mov	r1, r3
 8001ace:	480a      	ldr	r0, [pc, #40]	; (8001af8 <HAL_TIM_Base_MspInit+0xe0>)
 8001ad0:	f001 f828 	bl	8002b24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	201d      	movs	r0, #29
 8001ada:	f000 ff3c 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ade:	201d      	movs	r0, #29
 8001ae0:	f000 ff55 	bl	800298e <HAL_NVIC_EnableIRQ>
}
 8001ae4:	bf00      	nop
 8001ae6:	3728      	adds	r7, #40	; 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40000400 	.word	0x40000400
 8001af4:	40010800 	.word	0x40010800
 8001af8:	40010c00 	.word	0x40010c00

08001afc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b1a:	d117      	bne.n	8001b4c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1c:	4b0d      	ldr	r3, [pc, #52]	; (8001b54 <HAL_TIM_MspPostInit+0x58>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	4a0c      	ldr	r2, [pc, #48]	; (8001b54 <HAL_TIM_MspPostInit+0x58>)
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6193      	str	r3, [r2, #24]
 8001b28:	4b0a      	ldr	r3, [pc, #40]	; (8001b54 <HAL_TIM_MspPostInit+0x58>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	f003 0304 	and.w	r3, r3, #4
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = LEFT_PWM_Pin|RIGHT_PWM_Pin;
 8001b34:	2303      	movs	r3, #3
 8001b36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	4619      	mov	r1, r3
 8001b46:	4804      	ldr	r0, [pc, #16]	; (8001b58 <HAL_TIM_MspPostInit+0x5c>)
 8001b48:	f000 ffec 	bl	8002b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b4c:	bf00      	nop
 8001b4e:	3720      	adds	r7, #32
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40010800 	.word	0x40010800

08001b5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0310 	add.w	r3, r7, #16
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a1f      	ldr	r2, [pc, #124]	; (8001bf4 <HAL_UART_MspInit+0x98>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d137      	bne.n	8001bec <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <HAL_UART_MspInit+0x9c>)
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	4a1d      	ldr	r2, [pc, #116]	; (8001bf8 <HAL_UART_MspInit+0x9c>)
 8001b82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b86:	61d3      	str	r3, [r2, #28]
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <HAL_UART_MspInit+0x9c>)
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <HAL_UART_MspInit+0x9c>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	4a17      	ldr	r2, [pc, #92]	; (8001bf8 <HAL_UART_MspInit+0x9c>)
 8001b9a:	f043 0304 	orr.w	r3, r3, #4
 8001b9e:	6193      	str	r3, [r2, #24]
 8001ba0:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <HAL_UART_MspInit+0x9c>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	f003 0304 	and.w	r3, r3, #4
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bac:	2304      	movs	r3, #4
 8001bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	480f      	ldr	r0, [pc, #60]	; (8001bfc <HAL_UART_MspInit+0xa0>)
 8001bc0:	f000 ffb0 	bl	8002b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bc4:	2308      	movs	r3, #8
 8001bc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd0:	f107 0310 	add.w	r3, r7, #16
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4809      	ldr	r0, [pc, #36]	; (8001bfc <HAL_UART_MspInit+0xa0>)
 8001bd8:	f000 ffa4 	bl	8002b24 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2101      	movs	r1, #1
 8001be0:	2026      	movs	r0, #38	; 0x26
 8001be2:	f000 feb8 	bl	8002956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001be6:	2026      	movs	r0, #38	; 0x26
 8001be8:	f000 fed1 	bl	800298e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bec:	bf00      	nop
 8001bee:	3720      	adds	r7, #32
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40004400 	.word	0x40004400
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	40010800 	.word	0x40010800

08001c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <NMI_Handler+0x4>

08001c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <HardFault_Handler+0x4>

08001c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <MemManage_Handler+0x4>

08001c12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <BusFault_Handler+0x4>

08001c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <UsageFault_Handler+0x4>

08001c1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr

08001c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	af00      	add	r7, sp, #0
//
//		oldpos = position;
//		indx = 0;
//	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c46:	f000 fb5d 	bl	8002304 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <TIM1_BRK_IRQHandler+0x10>)
 8001c56:	f002 fee1 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000374 	.word	0x20000374

08001c64 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <TIM1_UP_IRQHandler+0x10>)
 8001c6a:	f002 fed7 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000374 	.word	0x20000374

08001c78 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001c7e:	f002 fecd 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000374 	.word	0x20000374

08001c8c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <TIM1_CC_IRQHandler+0x10>)
 8001c92:	f002 fec3 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000374 	.word	0x20000374

08001ca0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <TIM3_IRQHandler+0x10>)
 8001ca6:	f002 feb9 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000404 	.word	0x20000404

08001cb4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <I2C2_ER_IRQHandler+0x10>)
 8001cba:	f001 fa2d 	bl	8003118 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000320 	.word	0x20000320

08001cc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <USART2_IRQHandler+0x10>)
 8001cce:	f003 ff5d 	bl	8005b8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	2000044c 	.word	0x2000044c

08001cdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
	return 1;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <_kill>:

int _kill(int pid, int sig)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b082      	sub	sp, #8
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cf4:	f004 fb6e 	bl	80063d4 <__errno>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2216      	movs	r2, #22
 8001cfc:	601a      	str	r2, [r3, #0]
	return -1;
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_exit>:

void _exit (int status)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d12:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ffe7 	bl	8001cea <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d1c:	e7fe      	b.n	8001d1c <_exit+0x12>

08001d1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b086      	sub	sp, #24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	e00a      	b.n	8001d46 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d30:	f3af 8000 	nop.w
 8001d34:	4601      	mov	r1, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1c5a      	adds	r2, r3, #1
 8001d3a:	60ba      	str	r2, [r7, #8]
 8001d3c:	b2ca      	uxtb	r2, r1
 8001d3e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	3301      	adds	r3, #1
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	dbf0      	blt.n	8001d30 <_read+0x12>
	}

return len;
 8001d4e:	687b      	ldr	r3, [r7, #4]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	e009      	b.n	8001d7e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	60ba      	str	r2, [r7, #8]
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	dbf1      	blt.n	8001d6a <_write+0x12>
	}
	return len;
 8001d86:	687b      	ldr	r3, [r7, #4]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <_close>:

int _close(int file)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
	return -1;
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr

08001da6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
 8001dae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001db6:	605a      	str	r2, [r3, #4]
	return 0;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <_isatty>:

int _isatty(int file)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	return 1;
 8001dcc:	2301      	movs	r3, #1
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
	return 0;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df8:	4a14      	ldr	r2, [pc, #80]	; (8001e4c <_sbrk+0x5c>)
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <_sbrk+0x60>)
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e04:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <_sbrk+0x64>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d102      	bne.n	8001e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <_sbrk+0x64>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <_sbrk+0x68>)
 8001e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <_sbrk+0x64>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d207      	bcs.n	8001e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e20:	f004 fad8 	bl	80063d4 <__errno>
 8001e24:	4603      	mov	r3, r0
 8001e26:	220c      	movs	r2, #12
 8001e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e2e:	e009      	b.n	8001e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <_sbrk+0x64>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e36:	4b07      	ldr	r3, [pc, #28]	; (8001e54 <_sbrk+0x64>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	4a05      	ldr	r2, [pc, #20]	; (8001e54 <_sbrk+0x64>)
 8001e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e42:	68fb      	ldr	r3, [r7, #12]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20005000 	.word	0x20005000
 8001e50:	00000400 	.word	0x00000400
 8001e54:	200004a8 	.word	0x200004a8
 8001e58:	200004c0 	.word	0x200004c0

08001e5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <HCSR04_timer_input_CC>:
	0,
	0
};

void HCSR04_timer_input_CC (TIM_HandleTypeDef *htim)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // Front Trig
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	7f1b      	ldrb	r3, [r3, #28]
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	f040 80e5 	bne.w	8002044 <HCSR04_timer_input_CC+0x1dc>
	{
		if (Front_US.FIRST_CAPTURED==0) // if the first value is not captured
 8001e7a:	4b8a      	ldr	r3, [pc, #552]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001e7c:	7f1b      	ldrb	r3, [r3, #28]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d16a      	bne.n	8001f58 <HCSR04_timer_input_CC+0xf0>
		{
			Front_US.VAL1 = HAL_TIM_ReadCapturedValue(htim, Front_US.IC_TIM_CH); // read the first value
 8001e82:	4b88      	ldr	r3, [pc, #544]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	4619      	mov	r1, r3
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f003 f8e5 	bl	8005058 <HAL_TIM_ReadCapturedValue>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4a84      	ldr	r2, [pc, #528]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001e92:	6113      	str	r3, [r2, #16]
	//			Front_US.VAL1 = __HAL_TIM_GET_COUNTER(htim);
			Front_US.FIRST_CAPTURED = 1;  // set the first captured as true
 8001e94:	4b83      	ldr	r3, [pc, #524]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	771a      	strb	r2, [r3, #28]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Front_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001e9a:	4b82      	ldr	r3, [pc, #520]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d108      	bne.n	8001eb4 <HCSR04_timer_input_CC+0x4c>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	6a1a      	ldr	r2, [r3, #32]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f022 020a 	bic.w	r2, r2, #10
 8001eb0:	621a      	str	r2, [r3, #32]
 8001eb2:	e021      	b.n	8001ef8 <HCSR04_timer_input_CC+0x90>
 8001eb4:	4b7b      	ldr	r3, [pc, #492]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d108      	bne.n	8001ece <HCSR04_timer_input_CC+0x66>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001eca:	6213      	str	r3, [r2, #32]
 8001ecc:	e014      	b.n	8001ef8 <HCSR04_timer_input_CC+0x90>
 8001ece:	4b75      	ldr	r3, [pc, #468]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d108      	bne.n	8001ee8 <HCSR04_timer_input_CC+0x80>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ee4:	6213      	str	r3, [r2, #32]
 8001ee6:	e007      	b.n	8001ef8 <HCSR04_timer_input_CC+0x90>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6812      	ldr	r2, [r2, #0]
 8001ef2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ef6:	6213      	str	r3, [r2, #32]
 8001ef8:	4b6a      	ldr	r3, [pc, #424]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d108      	bne.n	8001f12 <HCSR04_timer_input_CC+0xaa>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6a1a      	ldr	r2, [r3, #32]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0202 	orr.w	r2, r2, #2
 8001f0e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim, Side_US.IC_TIM_CH);
		}
	}


}
 8001f10:	e186      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Front_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001f12:	4b64      	ldr	r3, [pc, #400]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	2b04      	cmp	r3, #4
 8001f18:	d108      	bne.n	8001f2c <HCSR04_timer_input_CC+0xc4>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	f043 0320 	orr.w	r3, r3, #32
 8001f28:	6213      	str	r3, [r2, #32]
 8001f2a:	e179      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
 8001f2c:	4b5d      	ldr	r3, [pc, #372]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	d108      	bne.n	8001f46 <HCSR04_timer_input_CC+0xde>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f42:	6213      	str	r3, [r2, #32]
 8001f44:	e16c      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	6812      	ldr	r2, [r2, #0]
 8001f50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f54:	6213      	str	r3, [r2, #32]
}
 8001f56:	e163      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
		else if (Front_US.FIRST_CAPTURED==1)   // if the first is already captured
 8001f58:	4b52      	ldr	r3, [pc, #328]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f5a:	7f1b      	ldrb	r3, [r3, #28]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	f040 815f 	bne.w	8002220 <HCSR04_timer_input_CC+0x3b8>
			Front_US.VAL2 = HAL_TIM_ReadCapturedValue(htim, Front_US.IC_TIM_CH);  // read second value
 8001f62:	4b50      	ldr	r3, [pc, #320]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	4619      	mov	r1, r3
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f003 f875 	bl	8005058 <HAL_TIM_ReadCapturedValue>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	4a4c      	ldr	r2, [pc, #304]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f72:	6153      	str	r3, [r2, #20]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	625a      	str	r2, [r3, #36]	; 0x24
			Front_US.FIRST_CAPTURED = 0; // set back to false
 8001f7c:	4b49      	ldr	r3, [pc, #292]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	771a      	strb	r2, [r3, #28]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Front_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001f82:	4b48      	ldr	r3, [pc, #288]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d108      	bne.n	8001f9c <HCSR04_timer_input_CC+0x134>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6a1a      	ldr	r2, [r3, #32]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 020a 	bic.w	r2, r2, #10
 8001f98:	621a      	str	r2, [r3, #32]
 8001f9a:	e021      	b.n	8001fe0 <HCSR04_timer_input_CC+0x178>
 8001f9c:	4b41      	ldr	r3, [pc, #260]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d108      	bne.n	8001fb6 <HCSR04_timer_input_CC+0x14e>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6a1b      	ldr	r3, [r3, #32]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6812      	ldr	r2, [r2, #0]
 8001fae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001fb2:	6213      	str	r3, [r2, #32]
 8001fb4:	e014      	b.n	8001fe0 <HCSR04_timer_input_CC+0x178>
 8001fb6:	4b3b      	ldr	r3, [pc, #236]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	d108      	bne.n	8001fd0 <HCSR04_timer_input_CC+0x168>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001fcc:	6213      	str	r3, [r2, #32]
 8001fce:	e007      	b.n	8001fe0 <HCSR04_timer_input_CC+0x178>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001fde:	6213      	str	r3, [r2, #32]
 8001fe0:	4b30      	ldr	r3, [pc, #192]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d106      	bne.n	8001ff6 <HCSR04_timer_input_CC+0x18e>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6a12      	ldr	r2, [r2, #32]
 8001ff2:	621a      	str	r2, [r3, #32]
 8001ff4:	e01b      	b.n	800202e <HCSR04_timer_input_CC+0x1c6>
 8001ff6:	4b2b      	ldr	r3, [pc, #172]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d106      	bne.n	800200c <HCSR04_timer_input_CC+0x1a4>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	6213      	str	r3, [r2, #32]
 800200a:	e010      	b.n	800202e <HCSR04_timer_input_CC+0x1c6>
 800200c:	4b25      	ldr	r3, [pc, #148]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	2b08      	cmp	r3, #8
 8002012:	d106      	bne.n	8002022 <HCSR04_timer_input_CC+0x1ba>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	6213      	str	r3, [r2, #32]
 8002020:	e005      	b.n	800202e <HCSR04_timer_input_CC+0x1c6>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	6213      	str	r3, [r2, #32]
			__HAL_TIM_DISABLE_IT(htim, Front_US.IC_TIM_CH);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68d9      	ldr	r1, [r3, #12]
 8002034:	4b1b      	ldr	r3, [pc, #108]	; (80020a4 <HCSR04_timer_input_CC+0x23c>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	43da      	mvns	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	400a      	ands	r2, r1
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	e0ed      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
	else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) // Side Trig
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	7f1b      	ldrb	r3, [r3, #28]
 8002048:	2b04      	cmp	r3, #4
 800204a:	f040 80e9 	bne.w	8002220 <HCSR04_timer_input_CC+0x3b8>
		if (Side_US.FIRST_CAPTURED==0) // if the first value is not captured
 800204e:	4b16      	ldr	r3, [pc, #88]	; (80020a8 <HCSR04_timer_input_CC+0x240>)
 8002050:	7f1b      	ldrb	r3, [r3, #28]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d16f      	bne.n	8002136 <HCSR04_timer_input_CC+0x2ce>
			Side_US.VAL1 = HAL_TIM_ReadCapturedValue(htim, Side_US.IC_TIM_CH); // read the first value
 8002056:	4b14      	ldr	r3, [pc, #80]	; (80020a8 <HCSR04_timer_input_CC+0x240>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	4619      	mov	r1, r3
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f002 fffb 	bl	8005058 <HAL_TIM_ReadCapturedValue>
 8002062:	4603      	mov	r3, r0
 8002064:	4a10      	ldr	r2, [pc, #64]	; (80020a8 <HCSR04_timer_input_CC+0x240>)
 8002066:	6113      	str	r3, [r2, #16]
			Side_US.FIRST_CAPTURED = 1;  // set the first captured as true
 8002068:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <HCSR04_timer_input_CC+0x240>)
 800206a:	2201      	movs	r2, #1
 800206c:	771a      	strb	r2, [r3, #28]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Side_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 800206e:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <HCSR04_timer_input_CC+0x240>)
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d108      	bne.n	8002088 <HCSR04_timer_input_CC+0x220>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6a1a      	ldr	r2, [r3, #32]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 020a 	bic.w	r2, r2, #10
 8002084:	621a      	str	r2, [r3, #32]
 8002086:	e026      	b.n	80020d6 <HCSR04_timer_input_CC+0x26e>
 8002088:	4b07      	ldr	r3, [pc, #28]	; (80020a8 <HCSR04_timer_input_CC+0x240>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	2b04      	cmp	r3, #4
 800208e:	d10d      	bne.n	80020ac <HCSR04_timer_input_CC+0x244>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6a1b      	ldr	r3, [r3, #32]
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800209e:	6213      	str	r3, [r2, #32]
 80020a0:	e019      	b.n	80020d6 <HCSR04_timer_input_CC+0x26e>
 80020a2:	bf00      	nop
 80020a4:	20000070 	.word	0x20000070
 80020a8:	200000a0 	.word	0x200000a0
 80020ac:	4b5e      	ldr	r3, [pc, #376]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d108      	bne.n	80020c6 <HCSR04_timer_input_CC+0x25e>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6812      	ldr	r2, [r2, #0]
 80020be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020c2:	6213      	str	r3, [r2, #32]
 80020c4:	e007      	b.n	80020d6 <HCSR04_timer_input_CC+0x26e>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020d4:	6213      	str	r3, [r2, #32]
 80020d6:	4b54      	ldr	r3, [pc, #336]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d108      	bne.n	80020f0 <HCSR04_timer_input_CC+0x288>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6a1a      	ldr	r2, [r3, #32]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f042 0202 	orr.w	r2, r2, #2
 80020ec:	621a      	str	r2, [r3, #32]
}
 80020ee:	e097      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Side_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 80020f0:	4b4d      	ldr	r3, [pc, #308]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d108      	bne.n	800210a <HCSR04_timer_input_CC+0x2a2>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6812      	ldr	r2, [r2, #0]
 8002102:	f043 0320 	orr.w	r3, r3, #32
 8002106:	6213      	str	r3, [r2, #32]
 8002108:	e08a      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
 800210a:	4b47      	ldr	r3, [pc, #284]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	2b08      	cmp	r3, #8
 8002110:	d108      	bne.n	8002124 <HCSR04_timer_input_CC+0x2bc>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	6812      	ldr	r2, [r2, #0]
 800211c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002120:	6213      	str	r3, [r2, #32]
 8002122:	e07d      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002132:	6213      	str	r3, [r2, #32]
}
 8002134:	e074      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
		else if (Side_US.FIRST_CAPTURED==1)   // if the first is already captured
 8002136:	4b3c      	ldr	r3, [pc, #240]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 8002138:	7f1b      	ldrb	r3, [r3, #28]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d170      	bne.n	8002220 <HCSR04_timer_input_CC+0x3b8>
			Side_US.VAL2 = HAL_TIM_ReadCapturedValue(htim, Side_US.IC_TIM_CH);  // read second value
 800213e:	4b3a      	ldr	r3, [pc, #232]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	4619      	mov	r1, r3
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f002 ff87 	bl	8005058 <HAL_TIM_ReadCapturedValue>
 800214a:	4603      	mov	r3, r0
 800214c:	4a36      	ldr	r2, [pc, #216]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 800214e:	6153      	str	r3, [r2, #20]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2200      	movs	r2, #0
 8002156:	625a      	str	r2, [r3, #36]	; 0x24
			Side_US.FIRST_CAPTURED = 0; // set back to false
 8002158:	4b33      	ldr	r3, [pc, #204]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 800215a:	2200      	movs	r2, #0
 800215c:	771a      	strb	r2, [r3, #28]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Side_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800215e:	4b32      	ldr	r3, [pc, #200]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d108      	bne.n	8002178 <HCSR04_timer_input_CC+0x310>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6a1a      	ldr	r2, [r3, #32]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 020a 	bic.w	r2, r2, #10
 8002174:	621a      	str	r2, [r3, #32]
 8002176:	e021      	b.n	80021bc <HCSR04_timer_input_CC+0x354>
 8002178:	4b2b      	ldr	r3, [pc, #172]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b04      	cmp	r3, #4
 800217e:	d108      	bne.n	8002192 <HCSR04_timer_input_CC+0x32a>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800218e:	6213      	str	r3, [r2, #32]
 8002190:	e014      	b.n	80021bc <HCSR04_timer_input_CC+0x354>
 8002192:	4b25      	ldr	r3, [pc, #148]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	2b08      	cmp	r3, #8
 8002198:	d108      	bne.n	80021ac <HCSR04_timer_input_CC+0x344>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80021a8:	6213      	str	r3, [r2, #32]
 80021aa:	e007      	b.n	80021bc <HCSR04_timer_input_CC+0x354>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021ba:	6213      	str	r3, [r2, #32]
 80021bc:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d106      	bne.n	80021d2 <HCSR04_timer_input_CC+0x36a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6a12      	ldr	r2, [r2, #32]
 80021ce:	621a      	str	r2, [r3, #32]
 80021d0:	e01b      	b.n	800220a <HCSR04_timer_input_CC+0x3a2>
 80021d2:	4b15      	ldr	r3, [pc, #84]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d106      	bne.n	80021e8 <HCSR04_timer_input_CC+0x380>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	6213      	str	r3, [r2, #32]
 80021e6:	e010      	b.n	800220a <HCSR04_timer_input_CC+0x3a2>
 80021e8:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b08      	cmp	r3, #8
 80021ee:	d106      	bne.n	80021fe <HCSR04_timer_input_CC+0x396>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	6213      	str	r3, [r2, #32]
 80021fc:	e005      	b.n	800220a <HCSR04_timer_input_CC+0x3a2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	6213      	str	r3, [r2, #32]
			__HAL_TIM_DISABLE_IT(htim, Side_US.IC_TIM_CH);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68d9      	ldr	r1, [r3, #12]
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <HCSR04_timer_input_CC+0x3c0>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	43da      	mvns	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	400a      	ands	r2, r1
 800221c:	60da      	str	r2, [r3, #12]
}
 800221e:	e7ff      	b.n	8002220 <HCSR04_timer_input_CC+0x3b8>
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	200000a0 	.word	0x200000a0

0800222c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800222c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800222e:	e003      	b.n	8002238 <LoopCopyDataInit>

08002230 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002230:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002232:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002234:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002236:	3104      	adds	r1, #4

08002238 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002238:	480a      	ldr	r0, [pc, #40]	; (8002264 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800223c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800223e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002240:	d3f6      	bcc.n	8002230 <CopyDataInit>
  ldr r2, =_sbss
 8002242:	4a0a      	ldr	r2, [pc, #40]	; (800226c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002244:	e002      	b.n	800224c <LoopFillZerobss>

08002246 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002246:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002248:	f842 3b04 	str.w	r3, [r2], #4

0800224c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800224c:	4b08      	ldr	r3, [pc, #32]	; (8002270 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800224e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002250:	d3f9      	bcc.n	8002246 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002252:	f7ff fe03 	bl	8001e5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002256:	f004 f8c3 	bl	80063e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800225a:	f7fe fee5 	bl	8001028 <main>
  bx lr
 800225e:	4770      	bx	lr
  ldr r3, =_sidata
 8002260:	0800977c 	.word	0x0800977c
  ldr r0, =_sdata
 8002264:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002268:	200002a8 	.word	0x200002a8
  ldr r2, =_sbss
 800226c:	200002a8 	.word	0x200002a8
  ldr r3, = _ebss
 8002270:	200004c0 	.word	0x200004c0

08002274 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002274:	e7fe      	b.n	8002274 <ADC1_2_IRQHandler>
	...

08002278 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800227c:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <HAL_Init+0x28>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a07      	ldr	r2, [pc, #28]	; (80022a0 <HAL_Init+0x28>)
 8002282:	f043 0310 	orr.w	r3, r3, #16
 8002286:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002288:	2003      	movs	r0, #3
 800228a:	f000 fb59 	bl	8002940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800228e:	2000      	movs	r0, #0
 8002290:	f000 f808 	bl	80022a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002294:	f7ff faaa 	bl	80017ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40022000 	.word	0x40022000

080022a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022ac:	4b12      	ldr	r3, [pc, #72]	; (80022f8 <HAL_InitTick+0x54>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4b12      	ldr	r3, [pc, #72]	; (80022fc <HAL_InitTick+0x58>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	4619      	mov	r1, r3
 80022b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80022be:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 fb71 	bl	80029aa <HAL_SYSTICK_Config>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e00e      	b.n	80022f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b0f      	cmp	r3, #15
 80022d6:	d80a      	bhi.n	80022ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022d8:	2200      	movs	r2, #0
 80022da:	6879      	ldr	r1, [r7, #4]
 80022dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022e0:	f000 fb39 	bl	8002956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022e4:	4a06      	ldr	r2, [pc, #24]	; (8002300 <HAL_InitTick+0x5c>)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
 80022ec:	e000      	b.n	80022f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20000068 	.word	0x20000068
 80022fc:	200000d4 	.word	0x200000d4
 8002300:	200000d0 	.word	0x200000d0

08002304 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002308:	4b05      	ldr	r3, [pc, #20]	; (8002320 <HAL_IncTick+0x1c>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	461a      	mov	r2, r3
 800230e:	4b05      	ldr	r3, [pc, #20]	; (8002324 <HAL_IncTick+0x20>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4413      	add	r3, r2
 8002314:	4a03      	ldr	r2, [pc, #12]	; (8002324 <HAL_IncTick+0x20>)
 8002316:	6013      	str	r3, [r2, #0]
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	200000d4 	.word	0x200000d4
 8002324:	200004ac 	.word	0x200004ac

08002328 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return uwTick;
 800232c:	4b02      	ldr	r3, [pc, #8]	; (8002338 <HAL_GetTick+0x10>)
 800232e:	681b      	ldr	r3, [r3, #0]
}
 8002330:	4618      	mov	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	200004ac 	.word	0x200004ac

0800233c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002344:	f7ff fff0 	bl	8002328 <HAL_GetTick>
 8002348:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002354:	d005      	beq.n	8002362 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002356:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <HAL_Delay+0x44>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4413      	add	r3, r2
 8002360:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002362:	bf00      	nop
 8002364:	f7ff ffe0 	bl	8002328 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	429a      	cmp	r2, r3
 8002372:	d8f7      	bhi.n	8002364 <HAL_Delay+0x28>
  {
  }
}
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200000d4 	.word	0x200000d4

08002384 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800238c:	2300      	movs	r3, #0
 800238e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002390:	2300      	movs	r3, #0
 8002392:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e0be      	b.n	8002524 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d109      	bne.n	80023c8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f7ff fa44 	bl	8001850 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 f9ab 	bl	8002724 <ADC_ConversionStop_Disable>
 80023ce:	4603      	mov	r3, r0
 80023d0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d6:	f003 0310 	and.w	r3, r3, #16
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f040 8099 	bne.w	8002512 <HAL_ADC_Init+0x18e>
 80023e0:	7dfb      	ldrb	r3, [r7, #23]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f040 8095 	bne.w	8002512 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023f0:	f023 0302 	bic.w	r3, r3, #2
 80023f4:	f043 0202 	orr.w	r2, r3, #2
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002404:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	7b1b      	ldrb	r3, [r3, #12]
 800240a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800240c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800240e:	68ba      	ldr	r2, [r7, #8]
 8002410:	4313      	orrs	r3, r2
 8002412:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800241c:	d003      	beq.n	8002426 <HAL_ADC_Init+0xa2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d102      	bne.n	800242c <HAL_ADC_Init+0xa8>
 8002426:	f44f 7380 	mov.w	r3, #256	; 0x100
 800242a:	e000      	b.n	800242e <HAL_ADC_Init+0xaa>
 800242c:	2300      	movs	r3, #0
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7d1b      	ldrb	r3, [r3, #20]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d119      	bne.n	8002470 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	7b1b      	ldrb	r3, [r3, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d109      	bne.n	8002458 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	3b01      	subs	r3, #1
 800244a:	035a      	lsls	r2, r3, #13
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	e00b      	b.n	8002470 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245c:	f043 0220 	orr.w	r2, r3, #32
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002468:	f043 0201 	orr.w	r2, r3, #1
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	430a      	orrs	r2, r1
 8002482:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	4b28      	ldr	r3, [pc, #160]	; (800252c <HAL_ADC_Init+0x1a8>)
 800248c:	4013      	ands	r3, r2
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	68b9      	ldr	r1, [r7, #8]
 8002494:	430b      	orrs	r3, r1
 8002496:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024a0:	d003      	beq.n	80024aa <HAL_ADC_Init+0x126>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d104      	bne.n	80024b4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	051b      	lsls	r3, r3, #20
 80024b2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ba:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	4b18      	ldr	r3, [pc, #96]	; (8002530 <HAL_ADC_Init+0x1ac>)
 80024d0:	4013      	ands	r3, r2
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d10b      	bne.n	80024f0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e2:	f023 0303 	bic.w	r3, r3, #3
 80024e6:	f043 0201 	orr.w	r2, r3, #1
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024ee:	e018      	b.n	8002522 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f4:	f023 0312 	bic.w	r3, r3, #18
 80024f8:	f043 0210 	orr.w	r2, r3, #16
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002504:	f043 0201 	orr.w	r2, r3, #1
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002510:	e007      	b.n	8002522 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002516:	f043 0210 	orr.w	r2, r3, #16
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002522:	7dfb      	ldrb	r3, [r7, #23]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	ffe1f7fd 	.word	0xffe1f7fd
 8002530:	ff1f0efe 	.word	0xff1f0efe

08002534 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800253e:	2300      	movs	r3, #0
 8002540:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002542:	2300      	movs	r3, #0
 8002544:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_ADC_ConfigChannel+0x20>
 8002550:	2302      	movs	r3, #2
 8002552:	e0dc      	b.n	800270e <HAL_ADC_ConfigChannel+0x1da>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b06      	cmp	r3, #6
 8002562:	d81c      	bhi.n	800259e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	3b05      	subs	r3, #5
 8002576:	221f      	movs	r2, #31
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	4019      	ands	r1, r3
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	6818      	ldr	r0, [r3, #0]
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685a      	ldr	r2, [r3, #4]
 8002588:	4613      	mov	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4413      	add	r3, r2
 800258e:	3b05      	subs	r3, #5
 8002590:	fa00 f203 	lsl.w	r2, r0, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	635a      	str	r2, [r3, #52]	; 0x34
 800259c:	e03c      	b.n	8002618 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	d81c      	bhi.n	80025e0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	3b23      	subs	r3, #35	; 0x23
 80025b8:	221f      	movs	r2, #31
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	4019      	ands	r1, r3
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	6818      	ldr	r0, [r3, #0]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	3b23      	subs	r3, #35	; 0x23
 80025d2:	fa00 f203 	lsl.w	r2, r0, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	631a      	str	r2, [r3, #48]	; 0x30
 80025de:	e01b      	b.n	8002618 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	4613      	mov	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	3b41      	subs	r3, #65	; 0x41
 80025f2:	221f      	movs	r2, #31
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	4019      	ands	r1, r3
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	6818      	ldr	r0, [r3, #0]
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4413      	add	r3, r2
 800260a:	3b41      	subs	r3, #65	; 0x41
 800260c:	fa00 f203 	lsl.w	r2, r0, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	430a      	orrs	r2, r1
 8002616:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b09      	cmp	r3, #9
 800261e:	d91c      	bls.n	800265a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68d9      	ldr	r1, [r3, #12]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	4613      	mov	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	3b1e      	subs	r3, #30
 8002632:	2207      	movs	r2, #7
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	4019      	ands	r1, r3
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	6898      	ldr	r0, [r3, #8]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4613      	mov	r3, r2
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	4413      	add	r3, r2
 800264a:	3b1e      	subs	r3, #30
 800264c:	fa00 f203 	lsl.w	r2, r0, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	e019      	b.n	800268e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6919      	ldr	r1, [r3, #16]
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4613      	mov	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	4413      	add	r3, r2
 800266a:	2207      	movs	r2, #7
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	4019      	ands	r1, r3
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	6898      	ldr	r0, [r3, #8]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4613      	mov	r3, r2
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4413      	add	r3, r2
 8002682:	fa00 f203 	lsl.w	r2, r0, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b10      	cmp	r3, #16
 8002694:	d003      	beq.n	800269e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800269a:	2b11      	cmp	r3, #17
 800269c:	d132      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1d      	ldr	r2, [pc, #116]	; (8002718 <HAL_ADC_ConfigChannel+0x1e4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d125      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d126      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80026c4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b10      	cmp	r3, #16
 80026cc:	d11a      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026ce:	4b13      	ldr	r3, [pc, #76]	; (800271c <HAL_ADC_ConfigChannel+0x1e8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a13      	ldr	r2, [pc, #76]	; (8002720 <HAL_ADC_ConfigChannel+0x1ec>)
 80026d4:	fba2 2303 	umull	r2, r3, r2, r3
 80026d8:	0c9a      	lsrs	r2, r3, #18
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026e4:	e002      	b.n	80026ec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	3b01      	subs	r3, #1
 80026ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f9      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x1b2>
 80026f2:	e007      	b.n	8002704 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	f043 0220 	orr.w	r2, r3, #32
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr
 8002718:	40012400 	.word	0x40012400
 800271c:	20000068 	.word	0x20000068
 8002720:	431bde83 	.word	0x431bde83

08002724 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b01      	cmp	r3, #1
 800273c:	d12e      	bne.n	800279c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0201 	bic.w	r2, r2, #1
 800274c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800274e:	f7ff fdeb 	bl	8002328 <HAL_GetTick>
 8002752:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002754:	e01b      	b.n	800278e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002756:	f7ff fde7 	bl	8002328 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d914      	bls.n	800278e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b01      	cmp	r3, #1
 8002770:	d10d      	bne.n	800278e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	f043 0210 	orr.w	r2, r3, #16
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002782:	f043 0201 	orr.w	r2, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e007      	b.n	800279e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b01      	cmp	r3, #1
 800279a:	d0dc      	beq.n	8002756 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027da:	4a04      	ldr	r2, [pc, #16]	; (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	60d3      	str	r3, [r2, #12]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f4:	4b04      	ldr	r3, [pc, #16]	; (8002808 <__NVIC_GetPriorityGrouping+0x18>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 0307 	and.w	r3, r3, #7
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	2b00      	cmp	r3, #0
 800281c:	db0b      	blt.n	8002836 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	f003 021f 	and.w	r2, r3, #31
 8002824:	4906      	ldr	r1, [pc, #24]	; (8002840 <__NVIC_EnableIRQ+0x34>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2001      	movs	r0, #1
 800282e:	fa00 f202 	lsl.w	r2, r0, r2
 8002832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	e000e100 	.word	0xe000e100

08002844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	6039      	str	r1, [r7, #0]
 800284e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	2b00      	cmp	r3, #0
 8002856:	db0a      	blt.n	800286e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	b2da      	uxtb	r2, r3
 800285c:	490c      	ldr	r1, [pc, #48]	; (8002890 <__NVIC_SetPriority+0x4c>)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	0112      	lsls	r2, r2, #4
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	440b      	add	r3, r1
 8002868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800286c:	e00a      	b.n	8002884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	b2da      	uxtb	r2, r3
 8002872:	4908      	ldr	r1, [pc, #32]	; (8002894 <__NVIC_SetPriority+0x50>)
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	f003 030f 	and.w	r3, r3, #15
 800287a:	3b04      	subs	r3, #4
 800287c:	0112      	lsls	r2, r2, #4
 800287e:	b2d2      	uxtb	r2, r2
 8002880:	440b      	add	r3, r1
 8002882:	761a      	strb	r2, [r3, #24]
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	e000e100 	.word	0xe000e100
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002898:	b480      	push	{r7}
 800289a:	b089      	sub	sp, #36	; 0x24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f1c3 0307 	rsb	r3, r3, #7
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	bf28      	it	cs
 80028b6:	2304      	movcs	r3, #4
 80028b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	3304      	adds	r3, #4
 80028be:	2b06      	cmp	r3, #6
 80028c0:	d902      	bls.n	80028c8 <NVIC_EncodePriority+0x30>
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3b03      	subs	r3, #3
 80028c6:	e000      	b.n	80028ca <NVIC_EncodePriority+0x32>
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43da      	mvns	r2, r3
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	401a      	ands	r2, r3
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ea:	43d9      	mvns	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f0:	4313      	orrs	r3, r2
         );
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3724      	adds	r7, #36	; 0x24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3b01      	subs	r3, #1
 8002908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800290c:	d301      	bcc.n	8002912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800290e:	2301      	movs	r3, #1
 8002910:	e00f      	b.n	8002932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <SysTick_Config+0x40>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3b01      	subs	r3, #1
 8002918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800291a:	210f      	movs	r1, #15
 800291c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002920:	f7ff ff90 	bl	8002844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <SysTick_Config+0x40>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800292a:	4b04      	ldr	r3, [pc, #16]	; (800293c <SysTick_Config+0x40>)
 800292c:	2207      	movs	r2, #7
 800292e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	e000e010 	.word	0xe000e010

08002940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff ff2d 	bl	80027a8 <__NVIC_SetPriorityGrouping>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002956:	b580      	push	{r7, lr}
 8002958:	b086      	sub	sp, #24
 800295a:	af00      	add	r7, sp, #0
 800295c:	4603      	mov	r3, r0
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	607a      	str	r2, [r7, #4]
 8002962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002968:	f7ff ff42 	bl	80027f0 <__NVIC_GetPriorityGrouping>
 800296c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68b9      	ldr	r1, [r7, #8]
 8002972:	6978      	ldr	r0, [r7, #20]
 8002974:	f7ff ff90 	bl	8002898 <NVIC_EncodePriority>
 8002978:	4602      	mov	r2, r0
 800297a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800297e:	4611      	mov	r1, r2
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff ff5f 	bl	8002844 <__NVIC_SetPriority>
}
 8002986:	bf00      	nop
 8002988:	3718      	adds	r7, #24
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	4603      	mov	r3, r0
 8002996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ff35 	bl	800280c <__NVIC_EnableIRQ>
}
 80029a2:	bf00      	nop
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff ffa2 	bl	80028fc <SysTick_Config>
 80029b8:	4603      	mov	r3, r0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b085      	sub	sp, #20
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d008      	beq.n	80029ea <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2204      	movs	r2, #4
 80029dc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e020      	b.n	8002a2c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 020e 	bic.w	r2, r2, #14
 80029f8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 0201 	bic.w	r2, r2, #1
 8002a08:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a12:	2101      	movs	r1, #1
 8002a14:	fa01 f202 	lsl.w	r2, r1, r2
 8002a18:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
	...

08002a38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d005      	beq.n	8002a5a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2204      	movs	r2, #4
 8002a52:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	73fb      	strb	r3, [r7, #15]
 8002a58:	e051      	b.n	8002afe <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 020e 	bic.w	r2, r2, #14
 8002a68:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0201 	bic.w	r2, r2, #1
 8002a78:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a22      	ldr	r2, [pc, #136]	; (8002b08 <HAL_DMA_Abort_IT+0xd0>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d029      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0xa0>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a20      	ldr	r2, [pc, #128]	; (8002b0c <HAL_DMA_Abort_IT+0xd4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d022      	beq.n	8002ad4 <HAL_DMA_Abort_IT+0x9c>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a1f      	ldr	r2, [pc, #124]	; (8002b10 <HAL_DMA_Abort_IT+0xd8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d01a      	beq.n	8002ace <HAL_DMA_Abort_IT+0x96>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a1d      	ldr	r2, [pc, #116]	; (8002b14 <HAL_DMA_Abort_IT+0xdc>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d012      	beq.n	8002ac8 <HAL_DMA_Abort_IT+0x90>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a1c      	ldr	r2, [pc, #112]	; (8002b18 <HAL_DMA_Abort_IT+0xe0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00a      	beq.n	8002ac2 <HAL_DMA_Abort_IT+0x8a>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1a      	ldr	r2, [pc, #104]	; (8002b1c <HAL_DMA_Abort_IT+0xe4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d102      	bne.n	8002abc <HAL_DMA_Abort_IT+0x84>
 8002ab6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002aba:	e00e      	b.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002abc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ac0:	e00b      	b.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002ac2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ac6:	e008      	b.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002ac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002acc:	e005      	b.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002ace:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ad2:	e002      	b.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002ad4:	2310      	movs	r3, #16
 8002ad6:	e000      	b.n	8002ada <HAL_DMA_Abort_IT+0xa2>
 8002ad8:	2301      	movs	r3, #1
 8002ada:	4a11      	ldr	r2, [pc, #68]	; (8002b20 <HAL_DMA_Abort_IT+0xe8>)
 8002adc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	4798      	blx	r3
    } 
  }
  return status;
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40020008 	.word	0x40020008
 8002b0c:	4002001c 	.word	0x4002001c
 8002b10:	40020030 	.word	0x40020030
 8002b14:	40020044 	.word	0x40020044
 8002b18:	40020058 	.word	0x40020058
 8002b1c:	4002006c 	.word	0x4002006c
 8002b20:	40020000 	.word	0x40020000

08002b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b08b      	sub	sp, #44	; 0x2c
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b32:	2300      	movs	r3, #0
 8002b34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b36:	e169      	b.n	8002e0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b38:	2201      	movs	r2, #1
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	69fa      	ldr	r2, [r7, #28]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	f040 8158 	bne.w	8002e06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	4a9a      	ldr	r2, [pc, #616]	; (8002dc4 <HAL_GPIO_Init+0x2a0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d05e      	beq.n	8002c1e <HAL_GPIO_Init+0xfa>
 8002b60:	4a98      	ldr	r2, [pc, #608]	; (8002dc4 <HAL_GPIO_Init+0x2a0>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d875      	bhi.n	8002c52 <HAL_GPIO_Init+0x12e>
 8002b66:	4a98      	ldr	r2, [pc, #608]	; (8002dc8 <HAL_GPIO_Init+0x2a4>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d058      	beq.n	8002c1e <HAL_GPIO_Init+0xfa>
 8002b6c:	4a96      	ldr	r2, [pc, #600]	; (8002dc8 <HAL_GPIO_Init+0x2a4>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d86f      	bhi.n	8002c52 <HAL_GPIO_Init+0x12e>
 8002b72:	4a96      	ldr	r2, [pc, #600]	; (8002dcc <HAL_GPIO_Init+0x2a8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d052      	beq.n	8002c1e <HAL_GPIO_Init+0xfa>
 8002b78:	4a94      	ldr	r2, [pc, #592]	; (8002dcc <HAL_GPIO_Init+0x2a8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d869      	bhi.n	8002c52 <HAL_GPIO_Init+0x12e>
 8002b7e:	4a94      	ldr	r2, [pc, #592]	; (8002dd0 <HAL_GPIO_Init+0x2ac>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d04c      	beq.n	8002c1e <HAL_GPIO_Init+0xfa>
 8002b84:	4a92      	ldr	r2, [pc, #584]	; (8002dd0 <HAL_GPIO_Init+0x2ac>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d863      	bhi.n	8002c52 <HAL_GPIO_Init+0x12e>
 8002b8a:	4a92      	ldr	r2, [pc, #584]	; (8002dd4 <HAL_GPIO_Init+0x2b0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d046      	beq.n	8002c1e <HAL_GPIO_Init+0xfa>
 8002b90:	4a90      	ldr	r2, [pc, #576]	; (8002dd4 <HAL_GPIO_Init+0x2b0>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d85d      	bhi.n	8002c52 <HAL_GPIO_Init+0x12e>
 8002b96:	2b12      	cmp	r3, #18
 8002b98:	d82a      	bhi.n	8002bf0 <HAL_GPIO_Init+0xcc>
 8002b9a:	2b12      	cmp	r3, #18
 8002b9c:	d859      	bhi.n	8002c52 <HAL_GPIO_Init+0x12e>
 8002b9e:	a201      	add	r2, pc, #4	; (adr r2, 8002ba4 <HAL_GPIO_Init+0x80>)
 8002ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba4:	08002c1f 	.word	0x08002c1f
 8002ba8:	08002bf9 	.word	0x08002bf9
 8002bac:	08002c0b 	.word	0x08002c0b
 8002bb0:	08002c4d 	.word	0x08002c4d
 8002bb4:	08002c53 	.word	0x08002c53
 8002bb8:	08002c53 	.word	0x08002c53
 8002bbc:	08002c53 	.word	0x08002c53
 8002bc0:	08002c53 	.word	0x08002c53
 8002bc4:	08002c53 	.word	0x08002c53
 8002bc8:	08002c53 	.word	0x08002c53
 8002bcc:	08002c53 	.word	0x08002c53
 8002bd0:	08002c53 	.word	0x08002c53
 8002bd4:	08002c53 	.word	0x08002c53
 8002bd8:	08002c53 	.word	0x08002c53
 8002bdc:	08002c53 	.word	0x08002c53
 8002be0:	08002c53 	.word	0x08002c53
 8002be4:	08002c53 	.word	0x08002c53
 8002be8:	08002c01 	.word	0x08002c01
 8002bec:	08002c15 	.word	0x08002c15
 8002bf0:	4a79      	ldr	r2, [pc, #484]	; (8002dd8 <HAL_GPIO_Init+0x2b4>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d013      	beq.n	8002c1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002bf6:	e02c      	b.n	8002c52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	623b      	str	r3, [r7, #32]
          break;
 8002bfe:	e029      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	3304      	adds	r3, #4
 8002c06:	623b      	str	r3, [r7, #32]
          break;
 8002c08:	e024      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	3308      	adds	r3, #8
 8002c10:	623b      	str	r3, [r7, #32]
          break;
 8002c12:	e01f      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	330c      	adds	r3, #12
 8002c1a:	623b      	str	r3, [r7, #32]
          break;
 8002c1c:	e01a      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d102      	bne.n	8002c2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c26:	2304      	movs	r3, #4
 8002c28:	623b      	str	r3, [r7, #32]
          break;
 8002c2a:	e013      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d105      	bne.n	8002c40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c34:	2308      	movs	r3, #8
 8002c36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	611a      	str	r2, [r3, #16]
          break;
 8002c3e:	e009      	b.n	8002c54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c40:	2308      	movs	r3, #8
 8002c42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69fa      	ldr	r2, [r7, #28]
 8002c48:	615a      	str	r2, [r3, #20]
          break;
 8002c4a:	e003      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
          break;
 8002c50:	e000      	b.n	8002c54 <HAL_GPIO_Init+0x130>
          break;
 8002c52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	2bff      	cmp	r3, #255	; 0xff
 8002c58:	d801      	bhi.n	8002c5e <HAL_GPIO_Init+0x13a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	e001      	b.n	8002c62 <HAL_GPIO_Init+0x13e>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3304      	adds	r3, #4
 8002c62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	2bff      	cmp	r3, #255	; 0xff
 8002c68:	d802      	bhi.n	8002c70 <HAL_GPIO_Init+0x14c>
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	e002      	b.n	8002c76 <HAL_GPIO_Init+0x152>
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	3b08      	subs	r3, #8
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	210f      	movs	r1, #15
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	fa01 f303 	lsl.w	r3, r1, r3
 8002c84:	43db      	mvns	r3, r3
 8002c86:	401a      	ands	r2, r3
 8002c88:	6a39      	ldr	r1, [r7, #32]
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c90:	431a      	orrs	r2, r3
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 80b1 	beq.w	8002e06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ca4:	4b4d      	ldr	r3, [pc, #308]	; (8002ddc <HAL_GPIO_Init+0x2b8>)
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	4a4c      	ldr	r2, [pc, #304]	; (8002ddc <HAL_GPIO_Init+0x2b8>)
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	6193      	str	r3, [r2, #24]
 8002cb0:	4b4a      	ldr	r3, [pc, #296]	; (8002ddc <HAL_GPIO_Init+0x2b8>)
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cbc:	4a48      	ldr	r2, [pc, #288]	; (8002de0 <HAL_GPIO_Init+0x2bc>)
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	089b      	lsrs	r3, r3, #2
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ccc:	f003 0303 	and.w	r3, r3, #3
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	220f      	movs	r2, #15
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a40      	ldr	r2, [pc, #256]	; (8002de4 <HAL_GPIO_Init+0x2c0>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d013      	beq.n	8002d10 <HAL_GPIO_Init+0x1ec>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a3f      	ldr	r2, [pc, #252]	; (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d00d      	beq.n	8002d0c <HAL_GPIO_Init+0x1e8>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a3e      	ldr	r2, [pc, #248]	; (8002dec <HAL_GPIO_Init+0x2c8>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d007      	beq.n	8002d08 <HAL_GPIO_Init+0x1e4>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a3d      	ldr	r2, [pc, #244]	; (8002df0 <HAL_GPIO_Init+0x2cc>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d101      	bne.n	8002d04 <HAL_GPIO_Init+0x1e0>
 8002d00:	2303      	movs	r3, #3
 8002d02:	e006      	b.n	8002d12 <HAL_GPIO_Init+0x1ee>
 8002d04:	2304      	movs	r3, #4
 8002d06:	e004      	b.n	8002d12 <HAL_GPIO_Init+0x1ee>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e002      	b.n	8002d12 <HAL_GPIO_Init+0x1ee>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <HAL_GPIO_Init+0x1ee>
 8002d10:	2300      	movs	r3, #0
 8002d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d14:	f002 0203 	and.w	r2, r2, #3
 8002d18:	0092      	lsls	r2, r2, #2
 8002d1a:	4093      	lsls	r3, r2
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d22:	492f      	ldr	r1, [pc, #188]	; (8002de0 <HAL_GPIO_Init+0x2bc>)
 8002d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d26:	089b      	lsrs	r3, r3, #2
 8002d28:	3302      	adds	r3, #2
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d006      	beq.n	8002d4a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d3c:	4b2d      	ldr	r3, [pc, #180]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	492c      	ldr	r1, [pc, #176]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	600b      	str	r3, [r1, #0]
 8002d48:	e006      	b.n	8002d58 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d4a:	4b2a      	ldr	r3, [pc, #168]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	43db      	mvns	r3, r3
 8002d52:	4928      	ldr	r1, [pc, #160]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d006      	beq.n	8002d72 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d64:	4b23      	ldr	r3, [pc, #140]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	4922      	ldr	r1, [pc, #136]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	604b      	str	r3, [r1, #4]
 8002d70:	e006      	b.n	8002d80 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d72:	4b20      	ldr	r3, [pc, #128]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	491e      	ldr	r1, [pc, #120]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d006      	beq.n	8002d9a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d8c:	4b19      	ldr	r3, [pc, #100]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	4918      	ldr	r1, [pc, #96]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]
 8002d98:	e006      	b.n	8002da8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d9a:	4b16      	ldr	r3, [pc, #88]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	4914      	ldr	r1, [pc, #80]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d021      	beq.n	8002df8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002db4:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	490e      	ldr	r1, [pc, #56]	; (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	60cb      	str	r3, [r1, #12]
 8002dc0:	e021      	b.n	8002e06 <HAL_GPIO_Init+0x2e2>
 8002dc2:	bf00      	nop
 8002dc4:	10320000 	.word	0x10320000
 8002dc8:	10310000 	.word	0x10310000
 8002dcc:	10220000 	.word	0x10220000
 8002dd0:	10210000 	.word	0x10210000
 8002dd4:	10120000 	.word	0x10120000
 8002dd8:	10110000 	.word	0x10110000
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	40010000 	.word	0x40010000
 8002de4:	40010800 	.word	0x40010800
 8002de8:	40010c00 	.word	0x40010c00
 8002dec:	40011000 	.word	0x40011000
 8002df0:	40011400 	.word	0x40011400
 8002df4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002df8:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <HAL_GPIO_Init+0x304>)
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	4909      	ldr	r1, [pc, #36]	; (8002e28 <HAL_GPIO_Init+0x304>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	3301      	adds	r3, #1
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e12:	fa22 f303 	lsr.w	r3, r2, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f47f ae8e 	bne.w	8002b38 <HAL_GPIO_Init+0x14>
  }
}
 8002e1c:	bf00      	nop
 8002e1e:	bf00      	nop
 8002e20:	372c      	adds	r7, #44	; 0x2c
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr
 8002e28:	40010400 	.word	0x40010400

08002e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	807b      	strh	r3, [r7, #2]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e3c:	787b      	ldrb	r3, [r7, #1]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e42:	887a      	ldrh	r2, [r7, #2]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e48:	e003      	b.n	8002e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e4a:	887b      	ldrh	r3, [r7, #2]
 8002e4c:	041a      	lsls	r2, r3, #16
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	611a      	str	r2, [r3, #16]
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	460b      	mov	r3, r1
 8002e66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4013      	ands	r3, r2
 8002e74:	041a      	lsls	r2, r3, #16
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	43d9      	mvns	r1, r3
 8002e7a:	887b      	ldrh	r3, [r7, #2]
 8002e7c:	400b      	ands	r3, r1
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	611a      	str	r2, [r3, #16]
}
 8002e84:	bf00      	nop
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr
	...

08002e90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e12b      	b.n	80030fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d106      	bne.n	8002ebc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7fe fd06 	bl	80018c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2224      	movs	r2, #36	; 0x24
 8002ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0201 	bic.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ee2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ef2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ef4:	f001 f802 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 8002ef8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	4a81      	ldr	r2, [pc, #516]	; (8003104 <HAL_I2C_Init+0x274>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d807      	bhi.n	8002f14 <HAL_I2C_Init+0x84>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4a80      	ldr	r2, [pc, #512]	; (8003108 <HAL_I2C_Init+0x278>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	bf94      	ite	ls
 8002f0c:	2301      	movls	r3, #1
 8002f0e:	2300      	movhi	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	e006      	b.n	8002f22 <HAL_I2C_Init+0x92>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4a7d      	ldr	r2, [pc, #500]	; (800310c <HAL_I2C_Init+0x27c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	bf94      	ite	ls
 8002f1c:	2301      	movls	r3, #1
 8002f1e:	2300      	movhi	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e0e7      	b.n	80030fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4a78      	ldr	r2, [pc, #480]	; (8003110 <HAL_I2C_Init+0x280>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	0c9b      	lsrs	r3, r3, #18
 8002f34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	4a6a      	ldr	r2, [pc, #424]	; (8003104 <HAL_I2C_Init+0x274>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d802      	bhi.n	8002f64 <HAL_I2C_Init+0xd4>
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	3301      	adds	r3, #1
 8002f62:	e009      	b.n	8002f78 <HAL_I2C_Init+0xe8>
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f6a:	fb02 f303 	mul.w	r3, r2, r3
 8002f6e:	4a69      	ldr	r2, [pc, #420]	; (8003114 <HAL_I2C_Init+0x284>)
 8002f70:	fba2 2303 	umull	r2, r3, r2, r3
 8002f74:	099b      	lsrs	r3, r3, #6
 8002f76:	3301      	adds	r3, #1
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	495c      	ldr	r1, [pc, #368]	; (8003104 <HAL_I2C_Init+0x274>)
 8002f94:	428b      	cmp	r3, r1
 8002f96:	d819      	bhi.n	8002fcc <HAL_I2C_Init+0x13c>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1e59      	subs	r1, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fa6:	1c59      	adds	r1, r3, #1
 8002fa8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fac:	400b      	ands	r3, r1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00a      	beq.n	8002fc8 <HAL_I2C_Init+0x138>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	1e59      	subs	r1, r3, #1
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc6:	e051      	b.n	800306c <HAL_I2C_Init+0x1dc>
 8002fc8:	2304      	movs	r3, #4
 8002fca:	e04f      	b.n	800306c <HAL_I2C_Init+0x1dc>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d111      	bne.n	8002ff8 <HAL_I2C_Init+0x168>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1e58      	subs	r0, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6859      	ldr	r1, [r3, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	440b      	add	r3, r1
 8002fe2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	bf0c      	ite	eq
 8002ff0:	2301      	moveq	r3, #1
 8002ff2:	2300      	movne	r3, #0
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	e012      	b.n	800301e <HAL_I2C_Init+0x18e>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1e58      	subs	r0, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6859      	ldr	r1, [r3, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	0099      	lsls	r1, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	fbb0 f3f3 	udiv	r3, r0, r3
 800300e:	3301      	adds	r3, #1
 8003010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003014:	2b00      	cmp	r3, #0
 8003016:	bf0c      	ite	eq
 8003018:	2301      	moveq	r3, #1
 800301a:	2300      	movne	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_I2C_Init+0x196>
 8003022:	2301      	movs	r3, #1
 8003024:	e022      	b.n	800306c <HAL_I2C_Init+0x1dc>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10e      	bne.n	800304c <HAL_I2C_Init+0x1bc>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1e58      	subs	r0, r3, #1
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6859      	ldr	r1, [r3, #4]
 8003036:	460b      	mov	r3, r1
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	440b      	add	r3, r1
 800303c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003040:	3301      	adds	r3, #1
 8003042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800304a:	e00f      	b.n	800306c <HAL_I2C_Init+0x1dc>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1e58      	subs	r0, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6859      	ldr	r1, [r3, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	0099      	lsls	r1, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003062:	3301      	adds	r3, #1
 8003064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003068:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	6809      	ldr	r1, [r1, #0]
 8003070:	4313      	orrs	r3, r2
 8003072:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	69da      	ldr	r2, [r3, #28]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800309a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6911      	ldr	r1, [r2, #16]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	68d2      	ldr	r2, [r2, #12]
 80030a6:	4311      	orrs	r1, r2
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6812      	ldr	r2, [r2, #0]
 80030ac:	430b      	orrs	r3, r1
 80030ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	695a      	ldr	r2, [r3, #20]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0201 	orr.w	r2, r2, #1
 80030da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2220      	movs	r2, #32
 80030e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	000186a0 	.word	0x000186a0
 8003108:	001e847f 	.word	0x001e847f
 800310c:	003d08ff 	.word	0x003d08ff
 8003110:	431bde83 	.word	0x431bde83
 8003114:	10624dd3 	.word	0x10624dd3

08003118 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08a      	sub	sp, #40	; 0x28
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003130:	2300      	movs	r3, #0
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800313a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	0a1b      	lsrs	r3, r3, #8
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d016      	beq.n	8003176 <HAL_I2C_ER_IRQHandler+0x5e>
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	0a1b      	lsrs	r3, r3, #8
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	d010      	beq.n	8003176 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003164:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	0a5b      	lsrs	r3, r3, #9
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00e      	beq.n	80031a0 <HAL_I2C_ER_IRQHandler+0x88>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b00      	cmp	r3, #0
 800318c:	d008      	beq.n	80031a0 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	f043 0302 	orr.w	r3, r3, #2
 8003194:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800319e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031a0:	6a3b      	ldr	r3, [r7, #32]
 80031a2:	0a9b      	lsrs	r3, r3, #10
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d03f      	beq.n	800322c <HAL_I2C_ER_IRQHandler+0x114>
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d039      	beq.n	800322c <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 80031b8:	7efb      	ldrb	r3, [r7, #27]
 80031ba:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ca:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80031d2:	7ebb      	ldrb	r3, [r7, #26]
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d112      	bne.n	80031fe <HAL_I2C_ER_IRQHandler+0xe6>
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10f      	bne.n	80031fe <HAL_I2C_ER_IRQHandler+0xe6>
 80031de:	7cfb      	ldrb	r3, [r7, #19]
 80031e0:	2b21      	cmp	r3, #33	; 0x21
 80031e2:	d008      	beq.n	80031f6 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80031e4:	7cfb      	ldrb	r3, [r7, #19]
 80031e6:	2b29      	cmp	r3, #41	; 0x29
 80031e8:	d005      	beq.n	80031f6 <HAL_I2C_ER_IRQHandler+0xde>
 80031ea:	7cfb      	ldrb	r3, [r7, #19]
 80031ec:	2b28      	cmp	r3, #40	; 0x28
 80031ee:	d106      	bne.n	80031fe <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b21      	cmp	r3, #33	; 0x21
 80031f4:	d103      	bne.n	80031fe <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f862 	bl	80032c0 <I2C_Slave_AF>
 80031fc:	e016      	b.n	800322c <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003206:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320a:	f043 0304 	orr.w	r3, r3, #4
 800320e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003210:	7efb      	ldrb	r3, [r7, #27]
 8003212:	2b10      	cmp	r3, #16
 8003214:	d002      	beq.n	800321c <HAL_I2C_ER_IRQHandler+0x104>
 8003216:	7efb      	ldrb	r3, [r7, #27]
 8003218:	2b40      	cmp	r3, #64	; 0x40
 800321a:	d107      	bne.n	800322c <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800322a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	0adb      	lsrs	r3, r3, #11
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00e      	beq.n	8003256 <HAL_I2C_ER_IRQHandler+0x13e>
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	0a1b      	lsrs	r3, r3, #8
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d008      	beq.n	8003256 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003246:	f043 0308 	orr.w	r3, r3, #8
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003254:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f899 	bl	80033a0 <I2C_ITError>
  }
}
 800326e:	bf00      	nop
 8003270:	3728      	adds	r7, #40	; 0x28
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003276:	b480      	push	{r7}
 8003278:	b083      	sub	sp, #12
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800327e:	bf00      	nop
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr

08003288 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	bc80      	pop	{r7}
 8003298:	4770      	bx	lr

0800329a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800329a:	b480      	push	{r7}
 800329c:	b083      	sub	sp, #12
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bc80      	pop	{r7}
 80032aa:	4770      	bx	lr

080032ac <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
	...

080032c0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ce:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d002      	beq.n	80032e2 <I2C_Slave_AF+0x22>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	2b20      	cmp	r3, #32
 80032e0:	d129      	bne.n	8003336 <I2C_Slave_AF+0x76>
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	2b28      	cmp	r3, #40	; 0x28
 80032e6:	d126      	bne.n	8003336 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a2c      	ldr	r2, [pc, #176]	; (800339c <I2C_Slave_AF+0xdc>)
 80032ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032fc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003306:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2220      	movs	r2, #32
 8003322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7ff ffaa 	bl	8003288 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003334:	e02e      	b.n	8003394 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003336:	7bfb      	ldrb	r3, [r7, #15]
 8003338:	2b21      	cmp	r3, #33	; 0x21
 800333a:	d126      	bne.n	800338a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a17      	ldr	r2, [pc, #92]	; (800339c <I2C_Slave_AF+0xdc>)
 8003340:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2221      	movs	r2, #33	; 0x21
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003366:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003370:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003380:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff ff77 	bl	8003276 <HAL_I2C_SlaveTxCpltCallback>
}
 8003388:	e004      	b.n	8003394 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003392:	615a      	str	r2, [r3, #20]
}
 8003394:	bf00      	nop
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	ffff0000 	.word	0xffff0000

080033a0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80033b8:	7bbb      	ldrb	r3, [r7, #14]
 80033ba:	2b10      	cmp	r3, #16
 80033bc:	d002      	beq.n	80033c4 <I2C_ITError+0x24>
 80033be:	7bbb      	ldrb	r3, [r7, #14]
 80033c0:	2b40      	cmp	r3, #64	; 0x40
 80033c2:	d10a      	bne.n	80033da <I2C_ITError+0x3a>
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
 80033c6:	2b22      	cmp	r3, #34	; 0x22
 80033c8:	d107      	bne.n	80033da <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033d8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80033e0:	2b28      	cmp	r3, #40	; 0x28
 80033e2:	d107      	bne.n	80033f4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2228      	movs	r2, #40	; 0x28
 80033ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80033f2:	e015      	b.n	8003420 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003402:	d00a      	beq.n	800341a <I2C_ITError+0x7a>
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b60      	cmp	r3, #96	; 0x60
 8003408:	d007      	beq.n	800341a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800342a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800342e:	d161      	bne.n	80034f4 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800343e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003444:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003448:	2b01      	cmp	r3, #1
 800344a:	d020      	beq.n	800348e <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003450:	4a6a      	ldr	r2, [pc, #424]	; (80035fc <I2C_ITError+0x25c>)
 8003452:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff faed 	bl	8002a38 <HAL_DMA_Abort_IT>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 8089 	beq.w	8003578 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0201 	bic.w	r2, r2, #1
 8003474:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2220      	movs	r2, #32
 800347a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003488:	4610      	mov	r0, r2
 800348a:	4798      	blx	r3
 800348c:	e074      	b.n	8003578 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003492:	4a5a      	ldr	r2, [pc, #360]	; (80035fc <I2C_ITError+0x25c>)
 8003494:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff facc 	bl	8002a38 <HAL_DMA_Abort_IT>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d068      	beq.n	8003578 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b40      	cmp	r3, #64	; 0x40
 80034b2:	d10b      	bne.n	80034cc <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0201 	bic.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034ee:	4610      	mov	r0, r2
 80034f0:	4798      	blx	r3
 80034f2:	e041      	b.n	8003578 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b60      	cmp	r3, #96	; 0x60
 80034fe:	d125      	bne.n	800354c <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003518:	2b40      	cmp	r3, #64	; 0x40
 800351a:	d10b      	bne.n	8003534 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	691a      	ldr	r2, [r3, #16]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0201 	bic.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff feb1 	bl	80032ac <HAL_I2C_AbortCpltCallback>
 800354a:	e015      	b.n	8003578 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003556:	2b40      	cmp	r3, #64	; 0x40
 8003558:	d10b      	bne.n	8003572 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff fe91 	bl	800329a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10e      	bne.n	80035a6 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800358e:	2b00      	cmp	r3, #0
 8003590:	d109      	bne.n	80035a6 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003598:	2b00      	cmp	r3, #0
 800359a:	d104      	bne.n	80035a6 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035b4:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035bc:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d113      	bne.n	80035f2 <I2C_ITError+0x252>
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	2b28      	cmp	r3, #40	; 0x28
 80035ce:	d110      	bne.n	80035f2 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a0b      	ldr	r2, [pc, #44]	; (8003600 <I2C_ITError+0x260>)
 80035d4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f7ff fe4b 	bl	8003288 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80035f2:	bf00      	nop
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	08003605 	.word	0x08003605
 8003600:	ffff0000 	.word	0xffff0000

08003604 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800361c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800361e:	4b4b      	ldr	r3, [pc, #300]	; (800374c <I2C_DMAAbort+0x148>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	08db      	lsrs	r3, r3, #3
 8003624:	4a4a      	ldr	r2, [pc, #296]	; (8003750 <I2C_DMAAbort+0x14c>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	0a1a      	lsrs	r2, r3, #8
 800362c:	4613      	mov	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4413      	add	r3, r2
 8003632:	00da      	lsls	r2, r3, #3
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d106      	bne.n	800364c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	f043 0220 	orr.w	r2, r3, #32
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800364a:	e00a      	b.n	8003662 <I2C_DMAAbort+0x5e>
    }
    count--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	3b01      	subs	r3, #1
 8003650:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800365c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003660:	d0ea      	beq.n	8003638 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800366e:	2200      	movs	r2, #0
 8003670:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367e:	2200      	movs	r2, #0
 8003680:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003690:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	2200      	movs	r2, #0
 8003696:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a4:	2200      	movs	r2, #0
 80036a6:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b4:	2200      	movs	r2, #0
 80036b6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0201 	bic.w	r2, r2, #1
 80036c6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b60      	cmp	r3, #96	; 0x60
 80036d2:	d10e      	bne.n	80036f2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	2200      	movs	r2, #0
 80036e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80036ea:	6978      	ldr	r0, [r7, #20]
 80036ec:	f7ff fdde 	bl	80032ac <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80036f0:	e027      	b.n	8003742 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80036f2:	7cfb      	ldrb	r3, [r7, #19]
 80036f4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80036f8:	2b28      	cmp	r3, #40	; 0x28
 80036fa:	d117      	bne.n	800372c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f042 0201 	orr.w	r2, r2, #1
 800370a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800371a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2200      	movs	r2, #0
 8003720:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	2228      	movs	r2, #40	; 0x28
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800372a:	e007      	b.n	800373c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	2220      	movs	r2, #32
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800373c:	6978      	ldr	r0, [r7, #20]
 800373e:	f7ff fdac 	bl	800329a <HAL_I2C_ErrorCallback>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20000068 	.word	0x20000068
 8003750:	14f8b589 	.word	0x14f8b589

08003754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e272      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	f000 8087 	beq.w	8003882 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003774:	4b92      	ldr	r3, [pc, #584]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 030c 	and.w	r3, r3, #12
 800377c:	2b04      	cmp	r3, #4
 800377e:	d00c      	beq.n	800379a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003780:	4b8f      	ldr	r3, [pc, #572]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f003 030c 	and.w	r3, r3, #12
 8003788:	2b08      	cmp	r3, #8
 800378a:	d112      	bne.n	80037b2 <HAL_RCC_OscConfig+0x5e>
 800378c:	4b8c      	ldr	r3, [pc, #560]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003798:	d10b      	bne.n	80037b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800379a:	4b89      	ldr	r3, [pc, #548]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d06c      	beq.n	8003880 <HAL_RCC_OscConfig+0x12c>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d168      	bne.n	8003880 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e24c      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ba:	d106      	bne.n	80037ca <HAL_RCC_OscConfig+0x76>
 80037bc:	4b80      	ldr	r3, [pc, #512]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a7f      	ldr	r2, [pc, #508]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c6:	6013      	str	r3, [r2, #0]
 80037c8:	e02e      	b.n	8003828 <HAL_RCC_OscConfig+0xd4>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10c      	bne.n	80037ec <HAL_RCC_OscConfig+0x98>
 80037d2:	4b7b      	ldr	r3, [pc, #492]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a7a      	ldr	r2, [pc, #488]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	4b78      	ldr	r3, [pc, #480]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a77      	ldr	r2, [pc, #476]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	e01d      	b.n	8003828 <HAL_RCC_OscConfig+0xd4>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037f4:	d10c      	bne.n	8003810 <HAL_RCC_OscConfig+0xbc>
 80037f6:	4b72      	ldr	r3, [pc, #456]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a71      	ldr	r2, [pc, #452]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80037fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	4b6f      	ldr	r3, [pc, #444]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a6e      	ldr	r2, [pc, #440]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	e00b      	b.n	8003828 <HAL_RCC_OscConfig+0xd4>
 8003810:	4b6b      	ldr	r3, [pc, #428]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a6a      	ldr	r2, [pc, #424]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381a:	6013      	str	r3, [r2, #0]
 800381c:	4b68      	ldr	r3, [pc, #416]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a67      	ldr	r2, [pc, #412]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003826:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d013      	beq.n	8003858 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003830:	f7fe fd7a 	bl	8002328 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003838:	f7fe fd76 	bl	8002328 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b64      	cmp	r3, #100	; 0x64
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e200      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384a:	4b5d      	ldr	r3, [pc, #372]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d0f0      	beq.n	8003838 <HAL_RCC_OscConfig+0xe4>
 8003856:	e014      	b.n	8003882 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fe fd66 	bl	8002328 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003860:	f7fe fd62 	bl	8002328 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b64      	cmp	r3, #100	; 0x64
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e1ec      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003872:	4b53      	ldr	r3, [pc, #332]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1f0      	bne.n	8003860 <HAL_RCC_OscConfig+0x10c>
 800387e:	e000      	b.n	8003882 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d063      	beq.n	8003956 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800388e:	4b4c      	ldr	r3, [pc, #304]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00b      	beq.n	80038b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800389a:	4b49      	ldr	r3, [pc, #292]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f003 030c 	and.w	r3, r3, #12
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d11c      	bne.n	80038e0 <HAL_RCC_OscConfig+0x18c>
 80038a6:	4b46      	ldr	r3, [pc, #280]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d116      	bne.n	80038e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038b2:	4b43      	ldr	r3, [pc, #268]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d005      	beq.n	80038ca <HAL_RCC_OscConfig+0x176>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d001      	beq.n	80038ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e1c0      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ca:	4b3d      	ldr	r3, [pc, #244]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	4939      	ldr	r1, [pc, #228]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038de:	e03a      	b.n	8003956 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d020      	beq.n	800392a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038e8:	4b36      	ldr	r3, [pc, #216]	; (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038ea:	2201      	movs	r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ee:	f7fe fd1b 	bl	8002328 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f6:	f7fe fd17 	bl	8002328 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e1a1      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003908:	4b2d      	ldr	r3, [pc, #180]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0f0      	beq.n	80038f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003914:	4b2a      	ldr	r3, [pc, #168]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	4927      	ldr	r1, [pc, #156]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 8003924:	4313      	orrs	r3, r2
 8003926:	600b      	str	r3, [r1, #0]
 8003928:	e015      	b.n	8003956 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800392a:	4b26      	ldr	r3, [pc, #152]	; (80039c4 <HAL_RCC_OscConfig+0x270>)
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7fe fcfa 	bl	8002328 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003938:	f7fe fcf6 	bl	8002328 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e180      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394a:	4b1d      	ldr	r3, [pc, #116]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d03a      	beq.n	80039d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d019      	beq.n	800399e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800396a:	4b17      	ldr	r3, [pc, #92]	; (80039c8 <HAL_RCC_OscConfig+0x274>)
 800396c:	2201      	movs	r2, #1
 800396e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003970:	f7fe fcda 	bl	8002328 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003978:	f7fe fcd6 	bl	8002328 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e160      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398a:	4b0d      	ldr	r3, [pc, #52]	; (80039c0 <HAL_RCC_OscConfig+0x26c>)
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0f0      	beq.n	8003978 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003996:	2001      	movs	r0, #1
 8003998:	f000 fad8 	bl	8003f4c <RCC_Delay>
 800399c:	e01c      	b.n	80039d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800399e:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <HAL_RCC_OscConfig+0x274>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a4:	f7fe fcc0 	bl	8002328 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039aa:	e00f      	b.n	80039cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ac:	f7fe fcbc 	bl	8002328 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d908      	bls.n	80039cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e146      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
 80039be:	bf00      	nop
 80039c0:	40021000 	.word	0x40021000
 80039c4:	42420000 	.word	0x42420000
 80039c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039cc:	4b92      	ldr	r3, [pc, #584]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d1e9      	bne.n	80039ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 80a6 	beq.w	8003b32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039e6:	2300      	movs	r3, #0
 80039e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ea:	4b8b      	ldr	r3, [pc, #556]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10d      	bne.n	8003a12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039f6:	4b88      	ldr	r3, [pc, #544]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	69db      	ldr	r3, [r3, #28]
 80039fa:	4a87      	ldr	r2, [pc, #540]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a00:	61d3      	str	r3, [r2, #28]
 8003a02:	4b85      	ldr	r3, [pc, #532]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a0a:	60bb      	str	r3, [r7, #8]
 8003a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a12:	4b82      	ldr	r3, [pc, #520]	; (8003c1c <HAL_RCC_OscConfig+0x4c8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d118      	bne.n	8003a50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a1e:	4b7f      	ldr	r3, [pc, #508]	; (8003c1c <HAL_RCC_OscConfig+0x4c8>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a7e      	ldr	r2, [pc, #504]	; (8003c1c <HAL_RCC_OscConfig+0x4c8>)
 8003a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a2a:	f7fe fc7d 	bl	8002328 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a32:	f7fe fc79 	bl	8002328 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b64      	cmp	r3, #100	; 0x64
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e103      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a44:	4b75      	ldr	r3, [pc, #468]	; (8003c1c <HAL_RCC_OscConfig+0x4c8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d106      	bne.n	8003a66 <HAL_RCC_OscConfig+0x312>
 8003a58:	4b6f      	ldr	r3, [pc, #444]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	4a6e      	ldr	r2, [pc, #440]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a5e:	f043 0301 	orr.w	r3, r3, #1
 8003a62:	6213      	str	r3, [r2, #32]
 8003a64:	e02d      	b.n	8003ac2 <HAL_RCC_OscConfig+0x36e>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10c      	bne.n	8003a88 <HAL_RCC_OscConfig+0x334>
 8003a6e:	4b6a      	ldr	r3, [pc, #424]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	4a69      	ldr	r2, [pc, #420]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	6213      	str	r3, [r2, #32]
 8003a7a:	4b67      	ldr	r3, [pc, #412]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	4a66      	ldr	r2, [pc, #408]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a80:	f023 0304 	bic.w	r3, r3, #4
 8003a84:	6213      	str	r3, [r2, #32]
 8003a86:	e01c      	b.n	8003ac2 <HAL_RCC_OscConfig+0x36e>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	2b05      	cmp	r3, #5
 8003a8e:	d10c      	bne.n	8003aaa <HAL_RCC_OscConfig+0x356>
 8003a90:	4b61      	ldr	r3, [pc, #388]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	4a60      	ldr	r2, [pc, #384]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a96:	f043 0304 	orr.w	r3, r3, #4
 8003a9a:	6213      	str	r3, [r2, #32]
 8003a9c:	4b5e      	ldr	r3, [pc, #376]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	4a5d      	ldr	r2, [pc, #372]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003aa2:	f043 0301 	orr.w	r3, r3, #1
 8003aa6:	6213      	str	r3, [r2, #32]
 8003aa8:	e00b      	b.n	8003ac2 <HAL_RCC_OscConfig+0x36e>
 8003aaa:	4b5b      	ldr	r3, [pc, #364]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	4a5a      	ldr	r2, [pc, #360]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003ab0:	f023 0301 	bic.w	r3, r3, #1
 8003ab4:	6213      	str	r3, [r2, #32]
 8003ab6:	4b58      	ldr	r3, [pc, #352]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	4a57      	ldr	r2, [pc, #348]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003abc:	f023 0304 	bic.w	r3, r3, #4
 8003ac0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d015      	beq.n	8003af6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aca:	f7fe fc2d 	bl	8002328 <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad0:	e00a      	b.n	8003ae8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad2:	f7fe fc29 	bl	8002328 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e0b1      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae8:	4b4b      	ldr	r3, [pc, #300]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0ee      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x37e>
 8003af4:	e014      	b.n	8003b20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af6:	f7fe fc17 	bl	8002328 <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003afc:	e00a      	b.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003afe:	f7fe fc13 	bl	8002328 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d901      	bls.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e09b      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b14:	4b40      	ldr	r3, [pc, #256]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1ee      	bne.n	8003afe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b20:	7dfb      	ldrb	r3, [r7, #23]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d105      	bne.n	8003b32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b26:	4b3c      	ldr	r3, [pc, #240]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	4a3b      	ldr	r2, [pc, #236]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 8087 	beq.w	8003c4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b3c:	4b36      	ldr	r3, [pc, #216]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 030c 	and.w	r3, r3, #12
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	d061      	beq.n	8003c0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d146      	bne.n	8003bde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b50:	4b33      	ldr	r3, [pc, #204]	; (8003c20 <HAL_RCC_OscConfig+0x4cc>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b56:	f7fe fbe7 	bl	8002328 <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b5c:	e008      	b.n	8003b70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5e:	f7fe fbe3 	bl	8002328 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e06d      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b70:	4b29      	ldr	r3, [pc, #164]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1f0      	bne.n	8003b5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b84:	d108      	bne.n	8003b98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b86:	4b24      	ldr	r3, [pc, #144]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	4921      	ldr	r1, [pc, #132]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b98:	4b1f      	ldr	r3, [pc, #124]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a19      	ldr	r1, [r3, #32]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	491b      	ldr	r1, [pc, #108]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bb0:	4b1b      	ldr	r3, [pc, #108]	; (8003c20 <HAL_RCC_OscConfig+0x4cc>)
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb6:	f7fe fbb7 	bl	8002328 <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bbc:	e008      	b.n	8003bd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bbe:	f7fe fbb3 	bl	8002328 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e03d      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bd0:	4b11      	ldr	r3, [pc, #68]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0f0      	beq.n	8003bbe <HAL_RCC_OscConfig+0x46a>
 8003bdc:	e035      	b.n	8003c4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bde:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <HAL_RCC_OscConfig+0x4cc>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7fe fba0 	bl	8002328 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bec:	f7fe fb9c 	bl	8002328 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e026      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bfe:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_RCC_OscConfig+0x4c4>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0x498>
 8003c0a:	e01e      	b.n	8003c4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	69db      	ldr	r3, [r3, #28]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d107      	bne.n	8003c24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e019      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	40007000 	.word	0x40007000
 8003c20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c24:	4b0b      	ldr	r3, [pc, #44]	; (8003c54 <HAL_RCC_OscConfig+0x500>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d106      	bne.n	8003c46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d001      	beq.n	8003c4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e000      	b.n	8003c4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40021000 	.word	0x40021000

08003c58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d101      	bne.n	8003c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e0d0      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c6c:	4b6a      	ldr	r3, [pc, #424]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d910      	bls.n	8003c9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c7a:	4b67      	ldr	r3, [pc, #412]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f023 0207 	bic.w	r2, r3, #7
 8003c82:	4965      	ldr	r1, [pc, #404]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c8a:	4b63      	ldr	r3, [pc, #396]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d001      	beq.n	8003c9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e0b8      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d020      	beq.n	8003cea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d005      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cb4:	4b59      	ldr	r3, [pc, #356]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	4a58      	ldr	r2, [pc, #352]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003cba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0308 	and.w	r3, r3, #8
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d005      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ccc:	4b53      	ldr	r3, [pc, #332]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	4a52      	ldr	r2, [pc, #328]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003cd2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003cd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cd8:	4b50      	ldr	r3, [pc, #320]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	494d      	ldr	r1, [pc, #308]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d040      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d107      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfe:	4b47      	ldr	r3, [pc, #284]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d115      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e07f      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d107      	bne.n	8003d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d16:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e073      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d26:	4b3d      	ldr	r3, [pc, #244]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e06b      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d36:	4b39      	ldr	r3, [pc, #228]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f023 0203 	bic.w	r2, r3, #3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	4936      	ldr	r1, [pc, #216]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d48:	f7fe faee 	bl	8002328 <HAL_GetTick>
 8003d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d4e:	e00a      	b.n	8003d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d50:	f7fe faea 	bl	8002328 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e053      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d66:	4b2d      	ldr	r3, [pc, #180]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f003 020c 	and.w	r2, r3, #12
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d1eb      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d78:	4b27      	ldr	r3, [pc, #156]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0307 	and.w	r3, r3, #7
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d210      	bcs.n	8003da8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d86:	4b24      	ldr	r3, [pc, #144]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 0207 	bic.w	r2, r3, #7
 8003d8e:	4922      	ldr	r1, [pc, #136]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d96:	4b20      	ldr	r3, [pc, #128]	; (8003e18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d001      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e032      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d008      	beq.n	8003dc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003db4:	4b19      	ldr	r3, [pc, #100]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	4916      	ldr	r1, [pc, #88]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d009      	beq.n	8003de6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dd2:	4b12      	ldr	r3, [pc, #72]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	490e      	ldr	r1, [pc, #56]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003de6:	f000 f821 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8003dea:	4602      	mov	r2, r0
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	091b      	lsrs	r3, r3, #4
 8003df2:	f003 030f 	and.w	r3, r3, #15
 8003df6:	490a      	ldr	r1, [pc, #40]	; (8003e20 <HAL_RCC_ClockConfig+0x1c8>)
 8003df8:	5ccb      	ldrb	r3, [r1, r3]
 8003dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfe:	4a09      	ldr	r2, [pc, #36]	; (8003e24 <HAL_RCC_ClockConfig+0x1cc>)
 8003e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e02:	4b09      	ldr	r3, [pc, #36]	; (8003e28 <HAL_RCC_ClockConfig+0x1d0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fe fa4c 	bl	80022a4 <HAL_InitTick>

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	40022000 	.word	0x40022000
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	08009380 	.word	0x08009380
 8003e24:	20000068 	.word	0x20000068
 8003e28:	200000d0 	.word	0x200000d0

08003e2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e2c:	b490      	push	{r4, r7}
 8003e2e:	b08a      	sub	sp, #40	; 0x28
 8003e30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e32:	4b29      	ldr	r3, [pc, #164]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003e34:	1d3c      	adds	r4, r7, #4
 8003e36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e3c:	f240 2301 	movw	r3, #513	; 0x201
 8003e40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61fb      	str	r3, [r7, #28]
 8003e46:	2300      	movs	r3, #0
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e56:	4b21      	ldr	r3, [pc, #132]	; (8003edc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d002      	beq.n	8003e6c <HAL_RCC_GetSysClockFreq+0x40>
 8003e66:	2b08      	cmp	r3, #8
 8003e68:	d003      	beq.n	8003e72 <HAL_RCC_GetSysClockFreq+0x46>
 8003e6a:	e02b      	b.n	8003ec4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e6c:	4b1c      	ldr	r3, [pc, #112]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003e6e:	623b      	str	r3, [r7, #32]
      break;
 8003e70:	e02b      	b.n	8003eca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	0c9b      	lsrs	r3, r3, #18
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	3328      	adds	r3, #40	; 0x28
 8003e7c:	443b      	add	r3, r7
 8003e7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003e82:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d012      	beq.n	8003eb4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e8e:	4b13      	ldr	r3, [pc, #76]	; (8003edc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	0c5b      	lsrs	r3, r3, #17
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	3328      	adds	r3, #40	; 0x28
 8003e9a:	443b      	add	r3, r7
 8003e9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ea0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	4a0e      	ldr	r2, [pc, #56]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ea6:	fb03 f202 	mul.w	r2, r3, r2
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8003eb2:	e004      	b.n	8003ebe <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	4a0b      	ldr	r2, [pc, #44]	; (8003ee4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eb8:	fb02 f303 	mul.w	r3, r2, r3
 8003ebc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec0:	623b      	str	r3, [r7, #32]
      break;
 8003ec2:	e002      	b.n	8003eca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ec4:	4b06      	ldr	r3, [pc, #24]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ec6:	623b      	str	r3, [r7, #32]
      break;
 8003ec8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eca:	6a3b      	ldr	r3, [r7, #32]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3728      	adds	r7, #40	; 0x28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc90      	pop	{r4, r7}
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	08009370 	.word	0x08009370
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	007a1200 	.word	0x007a1200
 8003ee4:	003d0900 	.word	0x003d0900

08003ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003eec:	4b02      	ldr	r3, [pc, #8]	; (8003ef8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003eee:	681b      	ldr	r3, [r3, #0]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr
 8003ef8:	20000068 	.word	0x20000068

08003efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f00:	f7ff fff2 	bl	8003ee8 <HAL_RCC_GetHCLKFreq>
 8003f04:	4602      	mov	r2, r0
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	0a1b      	lsrs	r3, r3, #8
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4903      	ldr	r1, [pc, #12]	; (8003f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f12:	5ccb      	ldrb	r3, [r1, r3]
 8003f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	08009390 	.word	0x08009390

08003f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f28:	f7ff ffde 	bl	8003ee8 <HAL_RCC_GetHCLKFreq>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	0adb      	lsrs	r3, r3, #11
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	4903      	ldr	r1, [pc, #12]	; (8003f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f3a:	5ccb      	ldrb	r3, [r1, r3]
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40021000 	.word	0x40021000
 8003f48:	08009390 	.word	0x08009390

08003f4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f54:	4b0a      	ldr	r3, [pc, #40]	; (8003f80 <RCC_Delay+0x34>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a0a      	ldr	r2, [pc, #40]	; (8003f84 <RCC_Delay+0x38>)
 8003f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5e:	0a5b      	lsrs	r3, r3, #9
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	fb02 f303 	mul.w	r3, r2, r3
 8003f66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f68:	bf00      	nop
  }
  while (Delay --);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1e5a      	subs	r2, r3, #1
 8003f6e:	60fa      	str	r2, [r7, #12]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1f9      	bne.n	8003f68 <RCC_Delay+0x1c>
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr
 8003f80:	20000068 	.word	0x20000068
 8003f84:	10624dd3 	.word	0x10624dd3

08003f88 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	2300      	movs	r3, #0
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d07d      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fa8:	4b4f      	ldr	r3, [pc, #316]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10d      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb4:	4b4c      	ldr	r3, [pc, #304]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	4a4b      	ldr	r2, [pc, #300]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	61d3      	str	r3, [r2, #28]
 8003fc0:	4b49      	ldr	r3, [pc, #292]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	60bb      	str	r3, [r7, #8]
 8003fca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd0:	4b46      	ldr	r3, [pc, #280]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d118      	bne.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fdc:	4b43      	ldr	r3, [pc, #268]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a42      	ldr	r2, [pc, #264]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fe6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fe8:	f7fe f99e 	bl	8002328 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fee:	e008      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff0:	f7fe f99a 	bl	8002328 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b64      	cmp	r3, #100	; 0x64
 8003ffc:	d901      	bls.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e06d      	b.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004002:	4b3a      	ldr	r3, [pc, #232]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0f0      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800400e:	4b36      	ldr	r3, [pc, #216]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004016:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d02e      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	429a      	cmp	r2, r3
 800402a:	d027      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800402c:	4b2e      	ldr	r3, [pc, #184]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004034:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004036:	4b2e      	ldr	r3, [pc, #184]	; (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004038:	2201      	movs	r2, #1
 800403a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800403c:	4b2c      	ldr	r3, [pc, #176]	; (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800403e:	2200      	movs	r2, #0
 8004040:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004042:	4a29      	ldr	r2, [pc, #164]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	d014      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004052:	f7fe f969 	bl	8002328 <HAL_GetTick>
 8004056:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004058:	e00a      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800405a:	f7fe f965 	bl	8002328 <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	f241 3288 	movw	r2, #5000	; 0x1388
 8004068:	4293      	cmp	r3, r2
 800406a:	d901      	bls.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e036      	b.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004070:	4b1d      	ldr	r3, [pc, #116]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004072:	6a1b      	ldr	r3, [r3, #32]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0ee      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800407c:	4b1a      	ldr	r3, [pc, #104]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800407e:	6a1b      	ldr	r3, [r3, #32]
 8004080:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	4917      	ldr	r1, [pc, #92]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800408a:	4313      	orrs	r3, r2
 800408c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800408e:	7dfb      	ldrb	r3, [r7, #23]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d105      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004094:	4b14      	ldr	r3, [pc, #80]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004096:	69db      	ldr	r3, [r3, #28]
 8004098:	4a13      	ldr	r2, [pc, #76]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800409a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800409e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d008      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040ac:	4b0e      	ldr	r3, [pc, #56]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	490b      	ldr	r1, [pc, #44]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0310 	and.w	r3, r3, #16
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d008      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040ca:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	4904      	ldr	r1, [pc, #16]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
 80040ec:	40007000 	.word	0x40007000
 80040f0:	42420440 	.word	0x42420440

080040f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e041      	b.n	800418a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fd fc7c 	bl	8001a18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3304      	adds	r3, #4
 8004130:	4619      	mov	r1, r3
 8004132:	4610      	mov	r0, r2
 8004134:	f000 fff8 	bl	8005128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d001      	beq.n	80041ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e032      	b.n	8004212 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a18      	ldr	r2, [pc, #96]	; (800421c <HAL_TIM_Base_Start+0x88>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00e      	beq.n	80041dc <HAL_TIM_Base_Start+0x48>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c6:	d009      	beq.n	80041dc <HAL_TIM_Base_Start+0x48>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a14      	ldr	r2, [pc, #80]	; (8004220 <HAL_TIM_Base_Start+0x8c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <HAL_TIM_Base_Start+0x48>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a13      	ldr	r2, [pc, #76]	; (8004224 <HAL_TIM_Base_Start+0x90>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d111      	bne.n	8004200 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b06      	cmp	r3, #6
 80041ec:	d010      	beq.n	8004210 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0201 	orr.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041fe:	e007      	b.n	8004210 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr
 800421c:	40012c00 	.word	0x40012c00
 8004220:	40000400 	.word	0x40000400
 8004224:	40000800 	.word	0x40000800

08004228 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b01      	cmp	r3, #1
 800423a:	d001      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e03a      	b.n	80042b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0201 	orr.w	r2, r2, #1
 8004256:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a18      	ldr	r2, [pc, #96]	; (80042c0 <HAL_TIM_Base_Start_IT+0x98>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d00e      	beq.n	8004280 <HAL_TIM_Base_Start_IT+0x58>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800426a:	d009      	beq.n	8004280 <HAL_TIM_Base_Start_IT+0x58>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a14      	ldr	r2, [pc, #80]	; (80042c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d004      	beq.n	8004280 <HAL_TIM_Base_Start_IT+0x58>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a13      	ldr	r2, [pc, #76]	; (80042c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d111      	bne.n	80042a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 0307 	and.w	r3, r3, #7
 800428a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b06      	cmp	r3, #6
 8004290:	d010      	beq.n	80042b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0201 	orr.w	r2, r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a2:	e007      	b.n	80042b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f042 0201 	orr.w	r2, r2, #1
 80042b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bc80      	pop	{r7}
 80042be:	4770      	bx	lr
 80042c0:	40012c00 	.word	0x40012c00
 80042c4:	40000400 	.word	0x40000400
 80042c8:	40000800 	.word	0x40000800

080042cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e041      	b.n	8004362 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d106      	bne.n	80042f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 f839 	bl	800436a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3304      	adds	r3, #4
 8004308:	4619      	mov	r1, r3
 800430a:	4610      	mov	r0, r2
 800430c:	f000 ff0c 	bl	8005128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004372:	bf00      	nop
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	bc80      	pop	{r7}
 800437a:	4770      	bx	lr

0800437c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d109      	bne.n	80043a0 <HAL_TIM_PWM_Start+0x24>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b01      	cmp	r3, #1
 8004396:	bf14      	ite	ne
 8004398:	2301      	movne	r3, #1
 800439a:	2300      	moveq	r3, #0
 800439c:	b2db      	uxtb	r3, r3
 800439e:	e022      	b.n	80043e6 <HAL_TIM_PWM_Start+0x6a>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d109      	bne.n	80043ba <HAL_TIM_PWM_Start+0x3e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	bf14      	ite	ne
 80043b2:	2301      	movne	r3, #1
 80043b4:	2300      	moveq	r3, #0
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	e015      	b.n	80043e6 <HAL_TIM_PWM_Start+0x6a>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d109      	bne.n	80043d4 <HAL_TIM_PWM_Start+0x58>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	bf14      	ite	ne
 80043cc:	2301      	movne	r3, #1
 80043ce:	2300      	moveq	r3, #0
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	e008      	b.n	80043e6 <HAL_TIM_PWM_Start+0x6a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b01      	cmp	r3, #1
 80043de:	bf14      	ite	ne
 80043e0:	2301      	movne	r3, #1
 80043e2:	2300      	moveq	r3, #0
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e05e      	b.n	80044ac <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d104      	bne.n	80043fe <HAL_TIM_PWM_Start+0x82>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2202      	movs	r2, #2
 80043f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043fc:	e013      	b.n	8004426 <HAL_TIM_PWM_Start+0xaa>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b04      	cmp	r3, #4
 8004402:	d104      	bne.n	800440e <HAL_TIM_PWM_Start+0x92>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800440c:	e00b      	b.n	8004426 <HAL_TIM_PWM_Start+0xaa>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b08      	cmp	r3, #8
 8004412:	d104      	bne.n	800441e <HAL_TIM_PWM_Start+0xa2>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2202      	movs	r2, #2
 8004418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800441c:	e003      	b.n	8004426 <HAL_TIM_PWM_Start+0xaa>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2202      	movs	r2, #2
 8004422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2201      	movs	r2, #1
 800442c:	6839      	ldr	r1, [r7, #0]
 800442e:	4618      	mov	r0, r3
 8004430:	f001 fa07 	bl	8005842 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a1e      	ldr	r2, [pc, #120]	; (80044b4 <HAL_TIM_PWM_Start+0x138>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d107      	bne.n	800444e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800444c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a18      	ldr	r2, [pc, #96]	; (80044b4 <HAL_TIM_PWM_Start+0x138>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d00e      	beq.n	8004476 <HAL_TIM_PWM_Start+0xfa>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004460:	d009      	beq.n	8004476 <HAL_TIM_PWM_Start+0xfa>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a14      	ldr	r2, [pc, #80]	; (80044b8 <HAL_TIM_PWM_Start+0x13c>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d004      	beq.n	8004476 <HAL_TIM_PWM_Start+0xfa>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a12      	ldr	r2, [pc, #72]	; (80044bc <HAL_TIM_PWM_Start+0x140>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d111      	bne.n	800449a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2b06      	cmp	r3, #6
 8004486:	d010      	beq.n	80044aa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0201 	orr.w	r2, r2, #1
 8004496:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004498:	e007      	b.n	80044aa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f042 0201 	orr.w	r2, r2, #1
 80044a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	40012c00 	.word	0x40012c00
 80044b8:	40000400 	.word	0x40000400
 80044bc:	40000800 	.word	0x40000800

080044c0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e041      	b.n	8004556 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f839 	bl	800455e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f000 fe12 	bl	8005128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	bc80      	pop	{r7}
 800456e:	4770      	bx	lr

08004570 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d104      	bne.n	800458a <HAL_TIM_IC_Start_IT+0x1a>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004586:	b2db      	uxtb	r3, r3
 8004588:	e013      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x42>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b04      	cmp	r3, #4
 800458e:	d104      	bne.n	800459a <HAL_TIM_IC_Start_IT+0x2a>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004596:	b2db      	uxtb	r3, r3
 8004598:	e00b      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x42>
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d104      	bne.n	80045aa <HAL_TIM_IC_Start_IT+0x3a>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	e003      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x42>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d104      	bne.n	80045c4 <HAL_TIM_IC_Start_IT+0x54>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	e013      	b.n	80045ec <HAL_TIM_IC_Start_IT+0x7c>
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d104      	bne.n	80045d4 <HAL_TIM_IC_Start_IT+0x64>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	e00b      	b.n	80045ec <HAL_TIM_IC_Start_IT+0x7c>
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	2b08      	cmp	r3, #8
 80045d8:	d104      	bne.n	80045e4 <HAL_TIM_IC_Start_IT+0x74>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	e003      	b.n	80045ec <HAL_TIM_IC_Start_IT+0x7c>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d102      	bne.n	80045fa <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80045f4:	7bbb      	ldrb	r3, [r7, #14]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d001      	beq.n	80045fe <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e0b3      	b.n	8004766 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d104      	bne.n	800460e <HAL_TIM_IC_Start_IT+0x9e>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800460c:	e013      	b.n	8004636 <HAL_TIM_IC_Start_IT+0xc6>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b04      	cmp	r3, #4
 8004612:	d104      	bne.n	800461e <HAL_TIM_IC_Start_IT+0xae>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800461c:	e00b      	b.n	8004636 <HAL_TIM_IC_Start_IT+0xc6>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b08      	cmp	r3, #8
 8004622:	d104      	bne.n	800462e <HAL_TIM_IC_Start_IT+0xbe>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800462c:	e003      	b.n	8004636 <HAL_TIM_IC_Start_IT+0xc6>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2202      	movs	r2, #2
 8004632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d104      	bne.n	8004646 <HAL_TIM_IC_Start_IT+0xd6>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004644:	e013      	b.n	800466e <HAL_TIM_IC_Start_IT+0xfe>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b04      	cmp	r3, #4
 800464a:	d104      	bne.n	8004656 <HAL_TIM_IC_Start_IT+0xe6>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004654:	e00b      	b.n	800466e <HAL_TIM_IC_Start_IT+0xfe>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b08      	cmp	r3, #8
 800465a:	d104      	bne.n	8004666 <HAL_TIM_IC_Start_IT+0xf6>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004664:	e003      	b.n	800466e <HAL_TIM_IC_Start_IT+0xfe>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2202      	movs	r2, #2
 800466a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b0c      	cmp	r3, #12
 8004672:	d841      	bhi.n	80046f8 <HAL_TIM_IC_Start_IT+0x188>
 8004674:	a201      	add	r2, pc, #4	; (adr r2, 800467c <HAL_TIM_IC_Start_IT+0x10c>)
 8004676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800467a:	bf00      	nop
 800467c:	080046b1 	.word	0x080046b1
 8004680:	080046f9 	.word	0x080046f9
 8004684:	080046f9 	.word	0x080046f9
 8004688:	080046f9 	.word	0x080046f9
 800468c:	080046c3 	.word	0x080046c3
 8004690:	080046f9 	.word	0x080046f9
 8004694:	080046f9 	.word	0x080046f9
 8004698:	080046f9 	.word	0x080046f9
 800469c:	080046d5 	.word	0x080046d5
 80046a0:	080046f9 	.word	0x080046f9
 80046a4:	080046f9 	.word	0x080046f9
 80046a8:	080046f9 	.word	0x080046f9
 80046ac:	080046e7 	.word	0x080046e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68da      	ldr	r2, [r3, #12]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f042 0202 	orr.w	r2, r2, #2
 80046be:	60da      	str	r2, [r3, #12]
      break;
 80046c0:	e01b      	b.n	80046fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68da      	ldr	r2, [r3, #12]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0204 	orr.w	r2, r2, #4
 80046d0:	60da      	str	r2, [r3, #12]
      break;
 80046d2:	e012      	b.n	80046fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68da      	ldr	r2, [r3, #12]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f042 0208 	orr.w	r2, r2, #8
 80046e2:	60da      	str	r2, [r3, #12]
      break;
 80046e4:	e009      	b.n	80046fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f042 0210 	orr.w	r2, r2, #16
 80046f4:	60da      	str	r2, [r3, #12]
      break;
 80046f6:	e000      	b.n	80046fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80046f8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2201      	movs	r2, #1
 8004700:	6839      	ldr	r1, [r7, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f001 f89d 	bl	8005842 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a18      	ldr	r2, [pc, #96]	; (8004770 <HAL_TIM_IC_Start_IT+0x200>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d00e      	beq.n	8004730 <HAL_TIM_IC_Start_IT+0x1c0>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800471a:	d009      	beq.n	8004730 <HAL_TIM_IC_Start_IT+0x1c0>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a14      	ldr	r2, [pc, #80]	; (8004774 <HAL_TIM_IC_Start_IT+0x204>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d004      	beq.n	8004730 <HAL_TIM_IC_Start_IT+0x1c0>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a13      	ldr	r2, [pc, #76]	; (8004778 <HAL_TIM_IC_Start_IT+0x208>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d111      	bne.n	8004754 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b06      	cmp	r3, #6
 8004740:	d010      	beq.n	8004764 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f042 0201 	orr.w	r2, r2, #1
 8004750:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004752:	e007      	b.n	8004764 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0201 	orr.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40012c00 	.word	0x40012c00
 8004774:	40000400 	.word	0x40000400
 8004778:	40000800 	.word	0x40000800

0800477c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e093      	b.n	80048b8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	d106      	bne.n	80047aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f7fd f8d7 	bl	8001958 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6812      	ldr	r2, [r2, #0]
 80047bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047c0:	f023 0307 	bic.w	r3, r3, #7
 80047c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	3304      	adds	r3, #4
 80047ce:	4619      	mov	r1, r3
 80047d0:	4610      	mov	r0, r2
 80047d2:	f000 fca9 	bl	8005128 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047fe:	f023 0303 	bic.w	r3, r3, #3
 8004802:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	021b      	lsls	r3, r3, #8
 800480e:	4313      	orrs	r3, r2
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4313      	orrs	r3, r2
 8004814:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800481c:	f023 030c 	bic.w	r3, r3, #12
 8004820:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004828:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800482c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	69db      	ldr	r3, [r3, #28]
 8004836:	021b      	lsls	r3, r3, #8
 8004838:	4313      	orrs	r3, r2
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	4313      	orrs	r3, r2
 800483e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	011a      	lsls	r2, r3, #4
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	031b      	lsls	r3, r3, #12
 800484c:	4313      	orrs	r3, r2
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	4313      	orrs	r3, r2
 8004852:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800485a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	4313      	orrs	r3, r2
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	4313      	orrs	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048d0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048d8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80048e0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80048e8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d110      	bne.n	8004912 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d102      	bne.n	80048fc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80048f6:	7b7b      	ldrb	r3, [r7, #13]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d001      	beq.n	8004900 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e089      	b.n	8004a14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004910:	e031      	b.n	8004976 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b04      	cmp	r3, #4
 8004916:	d110      	bne.n	800493a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004918:	7bbb      	ldrb	r3, [r7, #14]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d102      	bne.n	8004924 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800491e:	7b3b      	ldrb	r3, [r7, #12]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d001      	beq.n	8004928 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e075      	b.n	8004a14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004938:	e01d      	b.n	8004976 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800493a:	7bfb      	ldrb	r3, [r7, #15]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d108      	bne.n	8004952 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004940:	7bbb      	ldrb	r3, [r7, #14]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d105      	bne.n	8004952 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004946:	7b7b      	ldrb	r3, [r7, #13]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d102      	bne.n	8004952 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800494c:	7b3b      	ldrb	r3, [r7, #12]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d001      	beq.n	8004956 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e05e      	b.n	8004a14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2202      	movs	r2, #2
 800495a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2202      	movs	r2, #2
 8004962:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2202      	movs	r2, #2
 800496a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2202      	movs	r2, #2
 8004972:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <HAL_TIM_Encoder_Start_IT+0xc4>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	2b04      	cmp	r3, #4
 8004980:	d010      	beq.n	80049a4 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004982:	e01f      	b.n	80049c4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2201      	movs	r2, #1
 800498a:	2100      	movs	r1, #0
 800498c:	4618      	mov	r0, r3
 800498e:	f000 ff58 	bl	8005842 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0202 	orr.w	r2, r2, #2
 80049a0:	60da      	str	r2, [r3, #12]
      break;
 80049a2:	e02e      	b.n	8004a02 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2201      	movs	r2, #1
 80049aa:	2104      	movs	r1, #4
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 ff48 	bl	8005842 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68da      	ldr	r2, [r3, #12]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0204 	orr.w	r2, r2, #4
 80049c0:	60da      	str	r2, [r3, #12]
      break;
 80049c2:	e01e      	b.n	8004a02 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2201      	movs	r2, #1
 80049ca:	2100      	movs	r1, #0
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 ff38 	bl	8005842 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2201      	movs	r2, #1
 80049d8:	2104      	movs	r1, #4
 80049da:	4618      	mov	r0, r3
 80049dc:	f000 ff31 	bl	8005842 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68da      	ldr	r2, [r3, #12]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0202 	orr.w	r2, r2, #2
 80049ee:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68da      	ldr	r2, [r3, #12]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0204 	orr.w	r2, r2, #4
 80049fe:	60da      	str	r2, [r3, #12]
      break;
 8004a00:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0201 	orr.w	r2, r2, #1
 8004a10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d122      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d11b      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0202 	mvn.w	r2, #2
 8004a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	f003 0303 	and.w	r3, r3, #3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fc fe20 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 8004a64:	e005      	b.n	8004a72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fb43 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 fb49 	bl	8005104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d122      	bne.n	8004acc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d11b      	bne.n	8004acc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0204 	mvn.w	r2, #4
 8004a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fc fdf6 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 8004ab8:	e005      	b.n	8004ac6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 fb19 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 fb1f 	bl	8005104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d122      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d11b      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0208 	mvn.w	r2, #8
 8004af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2204      	movs	r2, #4
 8004af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fc fdcc 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 8004b0c:	e005      	b.n	8004b1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 faef 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 faf5 	bl	8005104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b10      	cmp	r3, #16
 8004b2c:	d122      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b10      	cmp	r3, #16
 8004b3a:	d11b      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0210 	mvn.w	r2, #16
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2208      	movs	r2, #8
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc fda2 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 fac5 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 facb 	bl	8005104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d10e      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d107      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0201 	mvn.w	r2, #1
 8004b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 faa0 	bl	80050e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004baa:	2b80      	cmp	r3, #128	; 0x80
 8004bac:	d10e      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb8:	2b80      	cmp	r3, #128	; 0x80
 8004bba:	d107      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fec7 	bl	800595a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd6:	2b40      	cmp	r3, #64	; 0x40
 8004bd8:	d10e      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be4:	2b40      	cmp	r3, #64	; 0x40
 8004be6:	d107      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 fa8f 	bl	8005116 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f003 0320 	and.w	r3, r3, #32
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	d10e      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b20      	cmp	r3, #32
 8004c12:	d107      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0220 	mvn.w	r2, #32
 8004c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fe92 	bl	8005948 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c24:	bf00      	nop
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d101      	bne.n	8004c46 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004c42:	2302      	movs	r3, #2
 8004c44:	e082      	b.n	8004d4c <HAL_TIM_IC_ConfigChannel+0x120>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d11b      	bne.n	8004c8c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	6819      	ldr	r1, [r3, #0]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f000 fc4a 	bl	80054fc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	699a      	ldr	r2, [r3, #24]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 020c 	bic.w	r2, r2, #12
 8004c76:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6999      	ldr	r1, [r3, #24]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	619a      	str	r2, [r3, #24]
 8004c8a:	e05a      	b.n	8004d42 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d11c      	bne.n	8004ccc <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6818      	ldr	r0, [r3, #0]
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	6819      	ldr	r1, [r3, #0]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	f000 fcb3 	bl	800560c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004cb4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6999      	ldr	r1, [r3, #24]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	021a      	lsls	r2, r3, #8
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	619a      	str	r2, [r3, #24]
 8004cca:	e03a      	b.n	8004d42 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b08      	cmp	r3, #8
 8004cd0:	d11b      	bne.n	8004d0a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	6819      	ldr	r1, [r3, #0]
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	f000 fcfe 	bl	80056e2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69da      	ldr	r2, [r3, #28]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 020c 	bic.w	r2, r2, #12
 8004cf4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	69d9      	ldr	r1, [r3, #28]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	689a      	ldr	r2, [r3, #8]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	61da      	str	r2, [r3, #28]
 8004d08:	e01b      	b.n	8004d42 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6819      	ldr	r1, [r3, #0]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	f000 fd1d 	bl	8005758 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69da      	ldr	r2, [r3, #28]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d2c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69d9      	ldr	r1, [r3, #28]
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	021a      	lsls	r2, r3, #8
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d101      	bne.n	8004d6e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	e0ac      	b.n	8004ec8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b0c      	cmp	r3, #12
 8004d7a:	f200 809f 	bhi.w	8004ebc <HAL_TIM_PWM_ConfigChannel+0x168>
 8004d7e:	a201      	add	r2, pc, #4	; (adr r2, 8004d84 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d84:	08004db9 	.word	0x08004db9
 8004d88:	08004ebd 	.word	0x08004ebd
 8004d8c:	08004ebd 	.word	0x08004ebd
 8004d90:	08004ebd 	.word	0x08004ebd
 8004d94:	08004df9 	.word	0x08004df9
 8004d98:	08004ebd 	.word	0x08004ebd
 8004d9c:	08004ebd 	.word	0x08004ebd
 8004da0:	08004ebd 	.word	0x08004ebd
 8004da4:	08004e3b 	.word	0x08004e3b
 8004da8:	08004ebd 	.word	0x08004ebd
 8004dac:	08004ebd 	.word	0x08004ebd
 8004db0:	08004ebd 	.word	0x08004ebd
 8004db4:	08004e7b 	.word	0x08004e7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68b9      	ldr	r1, [r7, #8]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 fa14 	bl	80051ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699a      	ldr	r2, [r3, #24]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0208 	orr.w	r2, r2, #8
 8004dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699a      	ldr	r2, [r3, #24]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0204 	bic.w	r2, r2, #4
 8004de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6999      	ldr	r1, [r3, #24]
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	691a      	ldr	r2, [r3, #16]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	619a      	str	r2, [r3, #24]
      break;
 8004df6:	e062      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68b9      	ldr	r1, [r7, #8]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 fa5a 	bl	80052b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699a      	ldr	r2, [r3, #24]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699a      	ldr	r2, [r3, #24]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6999      	ldr	r1, [r3, #24]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	021a      	lsls	r2, r3, #8
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	619a      	str	r2, [r3, #24]
      break;
 8004e38:	e041      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68b9      	ldr	r1, [r7, #8]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f000 faa3 	bl	800538c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69da      	ldr	r2, [r3, #28]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f042 0208 	orr.w	r2, r2, #8
 8004e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	69da      	ldr	r2, [r3, #28]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0204 	bic.w	r2, r2, #4
 8004e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	69d9      	ldr	r1, [r3, #28]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	430a      	orrs	r2, r1
 8004e76:	61da      	str	r2, [r3, #28]
      break;
 8004e78:	e021      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68b9      	ldr	r1, [r7, #8]
 8004e80:	4618      	mov	r0, r3
 8004e82:	f000 faed 	bl	8005460 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	69da      	ldr	r2, [r3, #28]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	69da      	ldr	r2, [r3, #28]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	69d9      	ldr	r1, [r3, #28]
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	021a      	lsls	r2, r3, #8
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	61da      	str	r2, [r3, #28]
      break;
 8004eba:	e000      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004ebc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d101      	bne.n	8004ee8 <HAL_TIM_ConfigClockSource+0x18>
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e0b3      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x180>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f0e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f20:	d03e      	beq.n	8004fa0 <HAL_TIM_ConfigClockSource+0xd0>
 8004f22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f26:	f200 8087 	bhi.w	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f2e:	f000 8085 	beq.w	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f36:	d87f      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f38:	2b70      	cmp	r3, #112	; 0x70
 8004f3a:	d01a      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0xa2>
 8004f3c:	2b70      	cmp	r3, #112	; 0x70
 8004f3e:	d87b      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f40:	2b60      	cmp	r3, #96	; 0x60
 8004f42:	d050      	beq.n	8004fe6 <HAL_TIM_ConfigClockSource+0x116>
 8004f44:	2b60      	cmp	r3, #96	; 0x60
 8004f46:	d877      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f48:	2b50      	cmp	r3, #80	; 0x50
 8004f4a:	d03c      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0xf6>
 8004f4c:	2b50      	cmp	r3, #80	; 0x50
 8004f4e:	d873      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f50:	2b40      	cmp	r3, #64	; 0x40
 8004f52:	d058      	beq.n	8005006 <HAL_TIM_ConfigClockSource+0x136>
 8004f54:	2b40      	cmp	r3, #64	; 0x40
 8004f56:	d86f      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f58:	2b30      	cmp	r3, #48	; 0x30
 8004f5a:	d064      	beq.n	8005026 <HAL_TIM_ConfigClockSource+0x156>
 8004f5c:	2b30      	cmp	r3, #48	; 0x30
 8004f5e:	d86b      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f60:	2b20      	cmp	r3, #32
 8004f62:	d060      	beq.n	8005026 <HAL_TIM_ConfigClockSource+0x156>
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	d867      	bhi.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d05c      	beq.n	8005026 <HAL_TIM_ConfigClockSource+0x156>
 8004f6c:	2b10      	cmp	r3, #16
 8004f6e:	d05a      	beq.n	8005026 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004f70:	e062      	b.n	8005038 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6818      	ldr	r0, [r3, #0]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	6899      	ldr	r1, [r3, #8]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f000 fc3f 	bl	8005804 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f94:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	609a      	str	r2, [r3, #8]
      break;
 8004f9e:	e04e      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6818      	ldr	r0, [r3, #0]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	6899      	ldr	r1, [r3, #8]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f000 fc28 	bl	8005804 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fc2:	609a      	str	r2, [r3, #8]
      break;
 8004fc4:	e03b      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6818      	ldr	r0, [r3, #0]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	6859      	ldr	r1, [r3, #4]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	f000 faec 	bl	80055b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2150      	movs	r1, #80	; 0x50
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 fbf6 	bl	80057d0 <TIM_ITRx_SetConfig>
      break;
 8004fe4:	e02b      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	6859      	ldr	r1, [r3, #4]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	f000 fb46 	bl	8005684 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2160      	movs	r1, #96	; 0x60
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 fbe6 	bl	80057d0 <TIM_ITRx_SetConfig>
      break;
 8005004:	e01b      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6818      	ldr	r0, [r3, #0]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	6859      	ldr	r1, [r3, #4]
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	461a      	mov	r2, r3
 8005014:	f000 facc 	bl	80055b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2140      	movs	r1, #64	; 0x40
 800501e:	4618      	mov	r0, r3
 8005020:	f000 fbd6 	bl	80057d0 <TIM_ITRx_SetConfig>
      break;
 8005024:	e00b      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4619      	mov	r1, r3
 8005030:	4610      	mov	r0, r2
 8005032:	f000 fbcd 	bl	80057d0 <TIM_ITRx_SetConfig>
        break;
 8005036:	e002      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005038:	bf00      	nop
 800503a:	e000      	b.n	800503e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800503c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b0c      	cmp	r3, #12
 800506a:	d831      	bhi.n	80050d0 <HAL_TIM_ReadCapturedValue+0x78>
 800506c:	a201      	add	r2, pc, #4	; (adr r2, 8005074 <HAL_TIM_ReadCapturedValue+0x1c>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	080050a9 	.word	0x080050a9
 8005078:	080050d1 	.word	0x080050d1
 800507c:	080050d1 	.word	0x080050d1
 8005080:	080050d1 	.word	0x080050d1
 8005084:	080050b3 	.word	0x080050b3
 8005088:	080050d1 	.word	0x080050d1
 800508c:	080050d1 	.word	0x080050d1
 8005090:	080050d1 	.word	0x080050d1
 8005094:	080050bd 	.word	0x080050bd
 8005098:	080050d1 	.word	0x080050d1
 800509c:	080050d1 	.word	0x080050d1
 80050a0:	080050d1 	.word	0x080050d1
 80050a4:	080050c7 	.word	0x080050c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ae:	60fb      	str	r3, [r7, #12]

      break;
 80050b0:	e00f      	b.n	80050d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b8:	60fb      	str	r3, [r7, #12]

      break;
 80050ba:	e00a      	b.n	80050d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050c2:	60fb      	str	r3, [r7, #12]

      break;
 80050c4:	e005      	b.n	80050d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050cc:	60fb      	str	r3, [r7, #12]

      break;
 80050ce:	e000      	b.n	80050d2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80050d0:	bf00      	nop
  }

  return tmpreg;
 80050d2:	68fb      	ldr	r3, [r7, #12]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	bc80      	pop	{r7}
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop

080050e0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bc80      	pop	{r7}
 80050f0:	4770      	bx	lr

080050f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	bc80      	pop	{r7}
 8005102:	4770      	bx	lr

08005104 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	bc80      	pop	{r7}
 8005114:	4770      	bx	lr

08005116 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005116:	b480      	push	{r7}
 8005118:	b083      	sub	sp, #12
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr

08005128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a29      	ldr	r2, [pc, #164]	; (80051e0 <TIM_Base_SetConfig+0xb8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d00b      	beq.n	8005158 <TIM_Base_SetConfig+0x30>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005146:	d007      	beq.n	8005158 <TIM_Base_SetConfig+0x30>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a26      	ldr	r2, [pc, #152]	; (80051e4 <TIM_Base_SetConfig+0xbc>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d003      	beq.n	8005158 <TIM_Base_SetConfig+0x30>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a25      	ldr	r2, [pc, #148]	; (80051e8 <TIM_Base_SetConfig+0xc0>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d108      	bne.n	800516a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a1c      	ldr	r2, [pc, #112]	; (80051e0 <TIM_Base_SetConfig+0xb8>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d00b      	beq.n	800518a <TIM_Base_SetConfig+0x62>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005178:	d007      	beq.n	800518a <TIM_Base_SetConfig+0x62>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a19      	ldr	r2, [pc, #100]	; (80051e4 <TIM_Base_SetConfig+0xbc>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d003      	beq.n	800518a <TIM_Base_SetConfig+0x62>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a18      	ldr	r2, [pc, #96]	; (80051e8 <TIM_Base_SetConfig+0xc0>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d108      	bne.n	800519c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a07      	ldr	r2, [pc, #28]	; (80051e0 <TIM_Base_SetConfig+0xb8>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d103      	bne.n	80051d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	691a      	ldr	r2, [r3, #16]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	615a      	str	r2, [r3, #20]
}
 80051d6:	bf00      	nop
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr
 80051e0:	40012c00 	.word	0x40012c00
 80051e4:	40000400 	.word	0x40000400
 80051e8:	40000800 	.word	0x40000800

080051ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	f023 0201 	bic.w	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800521a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0303 	bic.w	r3, r3, #3
 8005222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f023 0302 	bic.w	r3, r3, #2
 8005234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a1c      	ldr	r2, [pc, #112]	; (80052b4 <TIM_OC1_SetConfig+0xc8>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d10c      	bne.n	8005262 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f023 0308 	bic.w	r3, r3, #8
 800524e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	4313      	orrs	r3, r2
 8005258:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f023 0304 	bic.w	r3, r3, #4
 8005260:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a13      	ldr	r2, [pc, #76]	; (80052b4 <TIM_OC1_SetConfig+0xc8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d111      	bne.n	800528e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	4313      	orrs	r3, r2
 800528c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	621a      	str	r2, [r3, #32]
}
 80052a8:	bf00      	nop
 80052aa:	371c      	adds	r7, #28
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bc80      	pop	{r7}
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	40012c00 	.word	0x40012c00

080052b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f023 0210 	bic.w	r2, r3, #16
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	021b      	lsls	r3, r3, #8
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f023 0320 	bic.w	r3, r3, #32
 8005302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	011b      	lsls	r3, r3, #4
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a1d      	ldr	r2, [pc, #116]	; (8005388 <TIM_OC2_SetConfig+0xd0>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d10d      	bne.n	8005334 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800531e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	4313      	orrs	r3, r2
 800532a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005332:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a14      	ldr	r2, [pc, #80]	; (8005388 <TIM_OC2_SetConfig+0xd0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d113      	bne.n	8005364 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005342:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800534a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4313      	orrs	r3, r2
 8005356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	621a      	str	r2, [r3, #32]
}
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	bc80      	pop	{r7}
 8005386:	4770      	bx	lr
 8005388:	40012c00 	.word	0x40012c00

0800538c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0303 	bic.w	r3, r3, #3
 80053c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	021b      	lsls	r3, r3, #8
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	4313      	orrs	r3, r2
 80053e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a1d      	ldr	r2, [pc, #116]	; (800545c <TIM_OC3_SetConfig+0xd0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d10d      	bne.n	8005406 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	021b      	lsls	r3, r3, #8
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a14      	ldr	r2, [pc, #80]	; (800545c <TIM_OC3_SetConfig+0xd0>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d113      	bne.n	8005436 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800541c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	011b      	lsls	r3, r3, #4
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	4313      	orrs	r3, r2
 8005434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	621a      	str	r2, [r3, #32]
}
 8005450:	bf00      	nop
 8005452:	371c      	adds	r7, #28
 8005454:	46bd      	mov	sp, r7
 8005456:	bc80      	pop	{r7}
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	40012c00 	.word	0x40012c00

08005460 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800548e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	021b      	lsls	r3, r3, #8
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	031b      	lsls	r3, r3, #12
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a0f      	ldr	r2, [pc, #60]	; (80054f8 <TIM_OC4_SetConfig+0x98>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d109      	bne.n	80054d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	019b      	lsls	r3, r3, #6
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	621a      	str	r2, [r3, #32]
}
 80054ee:	bf00      	nop
 80054f0:	371c      	adds	r7, #28
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr
 80054f8:	40012c00 	.word	0x40012c00

080054fc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
 8005508:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	f023 0201 	bic.w	r2, r3, #1
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	4a1f      	ldr	r2, [pc, #124]	; (80055a4 <TIM_TI1_SetConfig+0xa8>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00b      	beq.n	8005542 <TIM_TI1_SetConfig+0x46>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005530:	d007      	beq.n	8005542 <TIM_TI1_SetConfig+0x46>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4a1c      	ldr	r2, [pc, #112]	; (80055a8 <TIM_TI1_SetConfig+0xac>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d003      	beq.n	8005542 <TIM_TI1_SetConfig+0x46>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	4a1b      	ldr	r2, [pc, #108]	; (80055ac <TIM_TI1_SetConfig+0xb0>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d101      	bne.n	8005546 <TIM_TI1_SetConfig+0x4a>
 8005542:	2301      	movs	r3, #1
 8005544:	e000      	b.n	8005548 <TIM_TI1_SetConfig+0x4c>
 8005546:	2300      	movs	r3, #0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d008      	beq.n	800555e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f023 0303 	bic.w	r3, r3, #3
 8005552:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4313      	orrs	r3, r2
 800555a:	617b      	str	r3, [r7, #20]
 800555c:	e003      	b.n	8005566 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f043 0301 	orr.w	r3, r3, #1
 8005564:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800556c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	011b      	lsls	r3, r3, #4
 8005572:	b2db      	uxtb	r3, r3
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	4313      	orrs	r3, r2
 8005578:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f023 030a 	bic.w	r3, r3, #10
 8005580:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f003 030a 	and.w	r3, r3, #10
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4313      	orrs	r3, r2
 800558c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	621a      	str	r2, [r3, #32]
}
 800559a:	bf00      	nop
 800559c:	371c      	adds	r7, #28
 800559e:	46bd      	mov	sp, r7
 80055a0:	bc80      	pop	{r7}
 80055a2:	4770      	bx	lr
 80055a4:	40012c00 	.word	0x40012c00
 80055a8:	40000400 	.word	0x40000400
 80055ac:	40000800 	.word	0x40000800

080055b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f023 0201 	bic.w	r2, r3, #1
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f023 030a 	bic.w	r3, r3, #10
 80055ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	621a      	str	r2, [r3, #32]
}
 8005602:	bf00      	nop
 8005604:	371c      	adds	r7, #28
 8005606:	46bd      	mov	sp, r7
 8005608:	bc80      	pop	{r7}
 800560a:	4770      	bx	lr

0800560c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800560c:	b480      	push	{r7}
 800560e:	b087      	sub	sp, #28
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
 8005618:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f023 0210 	bic.w	r2, r3, #16
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005638:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	021b      	lsls	r3, r3, #8
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	4313      	orrs	r3, r2
 8005642:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800564a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	031b      	lsls	r3, r3, #12
 8005650:	b29b      	uxth	r3, r3
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800565e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	011b      	lsls	r3, r3, #4
 8005664:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005668:	693a      	ldr	r2, [r7, #16]
 800566a:	4313      	orrs	r3, r2
 800566c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	621a      	str	r2, [r3, #32]
}
 800567a:	bf00      	nop
 800567c:	371c      	adds	r7, #28
 800567e:	46bd      	mov	sp, r7
 8005680:	bc80      	pop	{r7}
 8005682:	4770      	bx	lr

08005684 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005684:	b480      	push	{r7}
 8005686:	b087      	sub	sp, #28
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	f023 0210 	bic.w	r2, r3, #16
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	031b      	lsls	r3, r3, #12
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	011b      	lsls	r3, r3, #4
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	621a      	str	r2, [r3, #32]
}
 80056d8:	bf00      	nop
 80056da:	371c      	adds	r7, #28
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b087      	sub	sp, #28
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	60f8      	str	r0, [r7, #12]
 80056ea:	60b9      	str	r1, [r7, #8]
 80056ec:	607a      	str	r2, [r7, #4]
 80056ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6a1b      	ldr	r3, [r3, #32]
 80056f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f023 0303 	bic.w	r3, r3, #3
 800570e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4313      	orrs	r3, r2
 8005716:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800571e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	011b      	lsls	r3, r3, #4
 8005724:	b2db      	uxtb	r3, r3
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	4313      	orrs	r3, r2
 800572a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005732:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	021b      	lsls	r3, r3, #8
 8005738:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	4313      	orrs	r3, r2
 8005740:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	bf00      	nop
 8005750:	371c      	adds	r7, #28
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr

08005758 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005758:	b480      	push	{r7}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
 8005764:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005784:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	021b      	lsls	r3, r3, #8
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005796:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	031b      	lsls	r3, r3, #12
 800579c:	b29b      	uxth	r3, r3
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057aa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	031b      	lsls	r3, r3, #12
 80057b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	621a      	str	r2, [r3, #32]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr

080057d0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	f043 0307 	orr.w	r3, r3, #7
 80057f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	609a      	str	r2, [r3, #8]
}
 80057fa:	bf00      	nop
 80057fc:	3714      	adds	r7, #20
 80057fe:	46bd      	mov	sp, r7
 8005800:	bc80      	pop	{r7}
 8005802:	4770      	bx	lr

08005804 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
 8005810:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800581e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	021a      	lsls	r2, r3, #8
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	431a      	orrs	r2, r3
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	4313      	orrs	r3, r2
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	4313      	orrs	r3, r2
 8005830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	697a      	ldr	r2, [r7, #20]
 8005836:	609a      	str	r2, [r3, #8]
}
 8005838:	bf00      	nop
 800583a:	371c      	adds	r7, #28
 800583c:	46bd      	mov	sp, r7
 800583e:	bc80      	pop	{r7}
 8005840:	4770      	bx	lr

08005842 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005842:	b480      	push	{r7}
 8005844:	b087      	sub	sp, #28
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	f003 031f 	and.w	r3, r3, #31
 8005854:	2201      	movs	r2, #1
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6a1a      	ldr	r2, [r3, #32]
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	43db      	mvns	r3, r3
 8005864:	401a      	ands	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a1a      	ldr	r2, [r3, #32]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f003 031f 	and.w	r3, r3, #31
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	fa01 f303 	lsl.w	r3, r1, r3
 800587a:	431a      	orrs	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	621a      	str	r2, [r3, #32]
}
 8005880:	bf00      	nop
 8005882:	371c      	adds	r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	bc80      	pop	{r7}
 8005888:	4770      	bx	lr
	...

0800588c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e046      	b.n	8005932 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a16      	ldr	r2, [pc, #88]	; (800593c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d00e      	beq.n	8005906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058f0:	d009      	beq.n	8005906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a12      	ldr	r2, [pc, #72]	; (8005940 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d004      	beq.n	8005906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a10      	ldr	r2, [pc, #64]	; (8005944 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d10c      	bne.n	8005920 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800590c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	4313      	orrs	r3, r2
 8005916:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr
 800593c:	40012c00 	.word	0x40012c00
 8005940:	40000400 	.word	0x40000400
 8005944:	40000800 	.word	0x40000800

08005948 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	bc80      	pop	{r7}
 8005958:	4770      	bx	lr

0800595a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr

0800596c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e03f      	b.n	80059fe <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d106      	bne.n	8005998 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fc f8e2 	bl	8001b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2224      	movs	r2, #36	; 0x24
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68da      	ldr	r2, [r3, #12]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 fc7d 	bl	80062b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	691a      	ldr	r2, [r3, #16]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695a      	ldr	r2, [r3, #20]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68da      	ldr	r2, [r3, #12]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3708      	adds	r7, #8
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b08a      	sub	sp, #40	; 0x28
 8005a0a:	af02      	add	r7, sp, #8
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	603b      	str	r3, [r7, #0]
 8005a12:	4613      	mov	r3, r2
 8005a14:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a16:	2300      	movs	r3, #0
 8005a18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b20      	cmp	r3, #32
 8005a24:	d17c      	bne.n	8005b20 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <HAL_UART_Transmit+0x2c>
 8005a2c:	88fb      	ldrh	r3, [r7, #6]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e075      	b.n	8005b22 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d101      	bne.n	8005a44 <HAL_UART_Transmit+0x3e>
 8005a40:	2302      	movs	r3, #2
 8005a42:	e06e      	b.n	8005b22 <HAL_UART_Transmit+0x11c>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2221      	movs	r2, #33	; 0x21
 8005a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a5a:	f7fc fc65 	bl	8002328 <HAL_GetTick>
 8005a5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	88fa      	ldrh	r2, [r7, #6]
 8005a64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	88fa      	ldrh	r2, [r7, #6]
 8005a6a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a74:	d108      	bne.n	8005a88 <HAL_UART_Transmit+0x82>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d104      	bne.n	8005a88 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	61bb      	str	r3, [r7, #24]
 8005a86:	e003      	b.n	8005a90 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005a98:	e02a      	b.n	8005af0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	2180      	movs	r1, #128	; 0x80
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 fa2f 	bl	8005f08 <UART_WaitOnFlagUntilTimeout>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e036      	b.n	8005b22 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	881b      	ldrh	r3, [r3, #0]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ac8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	3302      	adds	r3, #2
 8005ace:	61bb      	str	r3, [r7, #24]
 8005ad0:	e007      	b.n	8005ae2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	781a      	ldrb	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1cf      	bne.n	8005a9a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2200      	movs	r2, #0
 8005b02:	2140      	movs	r1, #64	; 0x40
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f9ff 	bl	8005f08 <UART_WaitOnFlagUntilTimeout>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e006      	b.n	8005b22 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2220      	movs	r2, #32
 8005b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	e000      	b.n	8005b22 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005b20:	2302      	movs	r3, #2
  }
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3720      	adds	r7, #32
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b084      	sub	sp, #16
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	4613      	mov	r3, r2
 8005b36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b20      	cmp	r3, #32
 8005b42:	d11d      	bne.n	8005b80 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d002      	beq.n	8005b50 <HAL_UART_Receive_IT+0x26>
 8005b4a:	88fb      	ldrh	r3, [r7, #6]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e016      	b.n	8005b82 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_UART_Receive_IT+0x38>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e00f      	b.n	8005b82 <HAL_UART_Receive_IT+0x58>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005b70:	88fb      	ldrh	r3, [r7, #6]
 8005b72:	461a      	mov	r2, r3
 8005b74:	68b9      	ldr	r1, [r7, #8]
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f000 fa10 	bl	8005f9c <UART_Start_Receive_IT>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	e000      	b.n	8005b82 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005b80:	2302      	movs	r3, #2
  }
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08a      	sub	sp, #40	; 0x28
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb6:	f003 030f 	and.w	r3, r3, #15
 8005bba:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10d      	bne.n	8005bde <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc4:	f003 0320 	and.w	r3, r3, #32
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d008      	beq.n	8005bde <HAL_UART_IRQHandler+0x52>
 8005bcc:	6a3b      	ldr	r3, [r7, #32]
 8005bce:	f003 0320 	and.w	r3, r3, #32
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 fac0 	bl	800615c <UART_Receive_IT>
      return;
 8005bdc:	e17b      	b.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 80b1 	beq.w	8005d48 <HAL_UART_IRQHandler+0x1bc>
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	f003 0301 	and.w	r3, r3, #1
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d105      	bne.n	8005bfc <HAL_UART_IRQHandler+0x70>
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80a6 	beq.w	8005d48 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00a      	beq.n	8005c1c <HAL_UART_IRQHandler+0x90>
 8005c06:	6a3b      	ldr	r3, [r7, #32]
 8005c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d005      	beq.n	8005c1c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c14:	f043 0201 	orr.w	r2, r3, #1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00a      	beq.n	8005c3c <HAL_UART_IRQHandler+0xb0>
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	f003 0301 	and.w	r3, r3, #1
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d005      	beq.n	8005c3c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c34:	f043 0202 	orr.w	r2, r3, #2
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00a      	beq.n	8005c5c <HAL_UART_IRQHandler+0xd0>
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d005      	beq.n	8005c5c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c54:	f043 0204 	orr.w	r2, r3, #4
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5e:	f003 0308 	and.w	r3, r3, #8
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00f      	beq.n	8005c86 <HAL_UART_IRQHandler+0xfa>
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	f003 0320 	and.w	r3, r3, #32
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d104      	bne.n	8005c7a <HAL_UART_IRQHandler+0xee>
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d005      	beq.n	8005c86 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	f043 0208 	orr.w	r2, r3, #8
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 811e 	beq.w	8005ecc <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d007      	beq.n	8005caa <HAL_UART_IRQHandler+0x11e>
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	f003 0320 	and.w	r3, r3, #32
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d002      	beq.n	8005caa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 fa59 	bl	800615c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	bf14      	ite	ne
 8005cb8:	2301      	movne	r3, #1
 8005cba:	2300      	moveq	r3, #0
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc4:	f003 0308 	and.w	r3, r3, #8
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d102      	bne.n	8005cd2 <HAL_UART_IRQHandler+0x146>
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d031      	beq.n	8005d36 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f99b 	bl	800600e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d023      	beq.n	8005d2e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695a      	ldr	r2, [r3, #20]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cf4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d013      	beq.n	8005d26 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d02:	4a76      	ldr	r2, [pc, #472]	; (8005edc <HAL_UART_IRQHandler+0x350>)
 8005d04:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fc fe94 	bl	8002a38 <HAL_DMA_Abort_IT>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d016      	beq.n	8005d44 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d20:	4610      	mov	r0, r2
 8005d22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d24:	e00e      	b.n	8005d44 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7fb f96c 	bl	8001004 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d2c:	e00a      	b.n	8005d44 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fb f968 	bl	8001004 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d34:	e006      	b.n	8005d44 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fb f964 	bl	8001004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005d42:	e0c3      	b.n	8005ecc <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d44:	bf00      	nop
    return;
 8005d46:	e0c1      	b.n	8005ecc <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	f040 80a1 	bne.w	8005e94 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d54:	f003 0310 	and.w	r3, r3, #16
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 809b 	beq.w	8005e94 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	f003 0310 	and.w	r3, r3, #16
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8095 	beq.w	8005e94 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60fb      	str	r3, [r7, #12]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d04e      	beq.n	8005e2c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005d98:	8a3b      	ldrh	r3, [r7, #16]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 8098 	beq.w	8005ed0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005da4:	8a3a      	ldrh	r2, [r7, #16]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	f080 8092 	bcs.w	8005ed0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	8a3a      	ldrh	r2, [r7, #16]
 8005db0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	2b20      	cmp	r3, #32
 8005dba:	d02b      	beq.n	8005e14 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dca:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	695a      	ldr	r2, [r3, #20]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 0201 	bic.w	r2, r2, #1
 8005dda:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695a      	ldr	r2, [r3, #20]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dea:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2220      	movs	r2, #32
 8005df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0210 	bic.w	r2, r2, #16
 8005e08:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fc fdd7 	bl	80029c2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f864 	bl	8005ef2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005e2a:	e051      	b.n	8005ed0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d047      	beq.n	8005ed4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005e44:	8a7b      	ldrh	r3, [r7, #18]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d044      	beq.n	8005ed4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005e58:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	695a      	ldr	r2, [r3, #20]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0201 	bic.w	r2, r2, #1
 8005e68:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0210 	bic.w	r2, r2, #16
 8005e86:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e88:	8a7b      	ldrh	r3, [r7, #18]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f830 	bl	8005ef2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005e92:	e01f      	b.n	8005ed4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d008      	beq.n	8005eb0 <HAL_UART_IRQHandler+0x324>
 8005e9e:	6a3b      	ldr	r3, [r7, #32]
 8005ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 f8f0 	bl	800608e <UART_Transmit_IT>
    return;
 8005eae:	e012      	b.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d00d      	beq.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d008      	beq.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f931 	bl	800612c <UART_EndTransmit_IT>
    return;
 8005eca:	e004      	b.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
    return;
 8005ecc:	bf00      	nop
 8005ece:	e002      	b.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
      return;
 8005ed0:	bf00      	nop
 8005ed2:	e000      	b.n	8005ed6 <HAL_UART_IRQHandler+0x34a>
      return;
 8005ed4:	bf00      	nop
  }
}
 8005ed6:	3728      	adds	r7, #40	; 0x28
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	08006067 	.word	0x08006067

08005ee0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bc80      	pop	{r7}
 8005ef0:	4770      	bx	lr

08005ef2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
 8005efa:	460b      	mov	r3, r1
 8005efc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005efe:	bf00      	nop
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bc80      	pop	{r7}
 8005f06:	4770      	bx	lr

08005f08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	603b      	str	r3, [r7, #0]
 8005f14:	4613      	mov	r3, r2
 8005f16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f18:	e02c      	b.n	8005f74 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f20:	d028      	beq.n	8005f74 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d007      	beq.n	8005f38 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f28:	f7fc f9fe 	bl	8002328 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	69ba      	ldr	r2, [r7, #24]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d21d      	bcs.n	8005f74 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68da      	ldr	r2, [r3, #12]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f46:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695a      	ldr	r2, [r3, #20]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0201 	bic.w	r2, r2, #1
 8005f56:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2220      	movs	r2, #32
 8005f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e00f      	b.n	8005f94 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	68ba      	ldr	r2, [r7, #8]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	bf0c      	ite	eq
 8005f84:	2301      	moveq	r3, #1
 8005f86:	2300      	movne	r3, #0
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	79fb      	ldrb	r3, [r7, #7]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d0c3      	beq.n	8005f1a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	68ba      	ldr	r2, [r7, #8]
 8005fae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	88fa      	ldrh	r2, [r7, #6]
 8005fba:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2222      	movs	r2, #34	; 0x22
 8005fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68da      	ldr	r2, [r3, #12]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fe0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	695a      	ldr	r2, [r3, #20]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f042 0201 	orr.w	r2, r2, #1
 8005ff0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f042 0220 	orr.w	r2, r2, #32
 8006000:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	bc80      	pop	{r7}
 800600c:	4770      	bx	lr

0800600e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800600e:	b480      	push	{r7}
 8006010:	b083      	sub	sp, #12
 8006012:	af00      	add	r7, sp, #0
 8006014:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68da      	ldr	r2, [r3, #12]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006024:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695a      	ldr	r2, [r3, #20]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0201 	bic.w	r2, r2, #1
 8006034:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603a:	2b01      	cmp	r3, #1
 800603c:	d107      	bne.n	800604e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	68da      	ldr	r2, [r3, #12]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 0210 	bic.w	r2, r2, #16
 800604c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2220      	movs	r2, #32
 8006052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	bc80      	pop	{r7}
 8006064:	4770      	bx	lr

08006066 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006066:	b580      	push	{r7, lr}
 8006068:	b084      	sub	sp, #16
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f7fa ffbf 	bl	8001004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006086:	bf00      	nop
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800608e:	b480      	push	{r7}
 8006090:	b085      	sub	sp, #20
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b21      	cmp	r3, #33	; 0x21
 80060a0:	d13e      	bne.n	8006120 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060aa:	d114      	bne.n	80060d6 <UART_Transmit_IT+0x48>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d110      	bne.n	80060d6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	881b      	ldrh	r3, [r3, #0]
 80060be:	461a      	mov	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	1c9a      	adds	r2, r3, #2
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	621a      	str	r2, [r3, #32]
 80060d4:	e008      	b.n	80060e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	1c59      	adds	r1, r3, #1
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6211      	str	r1, [r2, #32]
 80060e0:	781a      	ldrb	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	3b01      	subs	r3, #1
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	4619      	mov	r1, r3
 80060f6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d10f      	bne.n	800611c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68da      	ldr	r2, [r3, #12]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800610a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800611a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800611c:	2300      	movs	r3, #0
 800611e:	e000      	b.n	8006122 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006120:	2302      	movs	r3, #2
  }
}
 8006122:	4618      	mov	r0, r3
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	bc80      	pop	{r7}
 800612a:	4770      	bx	lr

0800612c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006142:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2220      	movs	r2, #32
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f7ff fec7 	bl	8005ee0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b22      	cmp	r3, #34	; 0x22
 800616e:	f040 8099 	bne.w	80062a4 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800617a:	d117      	bne.n	80061ac <UART_Receive_IT+0x50>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d113      	bne.n	80061ac <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006184:	2300      	movs	r3, #0
 8006186:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	b29b      	uxth	r3, r3
 8006196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800619a:	b29a      	uxth	r2, r3
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a4:	1c9a      	adds	r2, r3, #2
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	629a      	str	r2, [r3, #40]	; 0x28
 80061aa:	e026      	b.n	80061fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b0:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80061b2:	2300      	movs	r3, #0
 80061b4:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061be:	d007      	beq.n	80061d0 <UART_Receive_IT+0x74>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10a      	bne.n	80061de <UART_Receive_IT+0x82>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d106      	bne.n	80061de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	701a      	strb	r2, [r3, #0]
 80061dc:	e008      	b.n	80061f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f4:	1c5a      	adds	r2, r3, #1
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061fe:	b29b      	uxth	r3, r3
 8006200:	3b01      	subs	r3, #1
 8006202:	b29b      	uxth	r3, r3
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	4619      	mov	r1, r3
 8006208:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800620a:	2b00      	cmp	r3, #0
 800620c:	d148      	bne.n	80062a0 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68da      	ldr	r2, [r3, #12]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f022 0220 	bic.w	r2, r2, #32
 800621c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800622c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	695a      	ldr	r2, [r3, #20]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f022 0201 	bic.w	r2, r2, #1
 800623c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2220      	movs	r2, #32
 8006242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624a:	2b01      	cmp	r3, #1
 800624c:	d123      	bne.n	8006296 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f022 0210 	bic.w	r2, r2, #16
 8006262:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0310 	and.w	r3, r3, #16
 800626e:	2b10      	cmp	r3, #16
 8006270:	d10a      	bne.n	8006288 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006272:	2300      	movs	r3, #0
 8006274:	60fb      	str	r3, [r7, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	60fb      	str	r3, [r7, #12]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800628c:	4619      	mov	r1, r3
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7ff fe2f 	bl	8005ef2 <HAL_UARTEx_RxEventCallback>
 8006294:	e002      	b.n	800629c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f7fa fe96 	bl	8000fc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800629c:	2300      	movs	r3, #0
 800629e:	e002      	b.n	80062a6 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80062a0:	2300      	movs	r3, #0
 80062a2:	e000      	b.n	80062a6 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80062a4:	2302      	movs	r3, #2
  }
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
	...

080062b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	68da      	ldr	r2, [r3, #12]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	431a      	orrs	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	4313      	orrs	r3, r2
 80062de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80062ea:	f023 030c 	bic.w	r3, r3, #12
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	68b9      	ldr	r1, [r7, #8]
 80062f4:	430b      	orrs	r3, r1
 80062f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699a      	ldr	r2, [r3, #24]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a2c      	ldr	r2, [pc, #176]	; (80063c4 <UART_SetConfig+0x114>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d103      	bne.n	8006320 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006318:	f7fd fe04 	bl	8003f24 <HAL_RCC_GetPCLK2Freq>
 800631c:	60f8      	str	r0, [r7, #12]
 800631e:	e002      	b.n	8006326 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006320:	f7fd fdec 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 8006324:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	4613      	mov	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	4413      	add	r3, r2
 800632e:	009a      	lsls	r2, r3, #2
 8006330:	441a      	add	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	fbb2 f3f3 	udiv	r3, r2, r3
 800633c:	4a22      	ldr	r2, [pc, #136]	; (80063c8 <UART_SetConfig+0x118>)
 800633e:	fba2 2303 	umull	r2, r3, r2, r3
 8006342:	095b      	lsrs	r3, r3, #5
 8006344:	0119      	lsls	r1, r3, #4
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4613      	mov	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	009a      	lsls	r2, r3, #2
 8006350:	441a      	add	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	fbb2 f2f3 	udiv	r2, r2, r3
 800635c:	4b1a      	ldr	r3, [pc, #104]	; (80063c8 <UART_SetConfig+0x118>)
 800635e:	fba3 0302 	umull	r0, r3, r3, r2
 8006362:	095b      	lsrs	r3, r3, #5
 8006364:	2064      	movs	r0, #100	; 0x64
 8006366:	fb00 f303 	mul.w	r3, r0, r3
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	011b      	lsls	r3, r3, #4
 800636e:	3332      	adds	r3, #50	; 0x32
 8006370:	4a15      	ldr	r2, [pc, #84]	; (80063c8 <UART_SetConfig+0x118>)
 8006372:	fba2 2303 	umull	r2, r3, r2, r3
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800637c:	4419      	add	r1, r3
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009a      	lsls	r2, r3, #2
 8006388:	441a      	add	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	fbb2 f2f3 	udiv	r2, r2, r3
 8006394:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <UART_SetConfig+0x118>)
 8006396:	fba3 0302 	umull	r0, r3, r3, r2
 800639a:	095b      	lsrs	r3, r3, #5
 800639c:	2064      	movs	r0, #100	; 0x64
 800639e:	fb00 f303 	mul.w	r3, r0, r3
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	3332      	adds	r3, #50	; 0x32
 80063a8:	4a07      	ldr	r2, [pc, #28]	; (80063c8 <UART_SetConfig+0x118>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	095b      	lsrs	r3, r3, #5
 80063b0:	f003 020f 	and.w	r2, r3, #15
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	440a      	add	r2, r1
 80063ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80063bc:	bf00      	nop
 80063be:	3710      	adds	r7, #16
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	40013800 	.word	0x40013800
 80063c8:	51eb851f 	.word	0x51eb851f

080063cc <atoi>:
 80063cc:	220a      	movs	r2, #10
 80063ce:	2100      	movs	r1, #0
 80063d0:	f000 bd50 	b.w	8006e74 <strtol>

080063d4 <__errno>:
 80063d4:	4b01      	ldr	r3, [pc, #4]	; (80063dc <__errno+0x8>)
 80063d6:	6818      	ldr	r0, [r3, #0]
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	200000d8 	.word	0x200000d8

080063e0 <__libc_init_array>:
 80063e0:	b570      	push	{r4, r5, r6, lr}
 80063e2:	2600      	movs	r6, #0
 80063e4:	4d0c      	ldr	r5, [pc, #48]	; (8006418 <__libc_init_array+0x38>)
 80063e6:	4c0d      	ldr	r4, [pc, #52]	; (800641c <__libc_init_array+0x3c>)
 80063e8:	1b64      	subs	r4, r4, r5
 80063ea:	10a4      	asrs	r4, r4, #2
 80063ec:	42a6      	cmp	r6, r4
 80063ee:	d109      	bne.n	8006404 <__libc_init_array+0x24>
 80063f0:	f002 ff94 	bl	800931c <_init>
 80063f4:	2600      	movs	r6, #0
 80063f6:	4d0a      	ldr	r5, [pc, #40]	; (8006420 <__libc_init_array+0x40>)
 80063f8:	4c0a      	ldr	r4, [pc, #40]	; (8006424 <__libc_init_array+0x44>)
 80063fa:	1b64      	subs	r4, r4, r5
 80063fc:	10a4      	asrs	r4, r4, #2
 80063fe:	42a6      	cmp	r6, r4
 8006400:	d105      	bne.n	800640e <__libc_init_array+0x2e>
 8006402:	bd70      	pop	{r4, r5, r6, pc}
 8006404:	f855 3b04 	ldr.w	r3, [r5], #4
 8006408:	4798      	blx	r3
 800640a:	3601      	adds	r6, #1
 800640c:	e7ee      	b.n	80063ec <__libc_init_array+0xc>
 800640e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006412:	4798      	blx	r3
 8006414:	3601      	adds	r6, #1
 8006416:	e7f2      	b.n	80063fe <__libc_init_array+0x1e>
 8006418:	08009774 	.word	0x08009774
 800641c:	08009774 	.word	0x08009774
 8006420:	08009774 	.word	0x08009774
 8006424:	08009778 	.word	0x08009778

08006428 <memcpy>:
 8006428:	440a      	add	r2, r1
 800642a:	4291      	cmp	r1, r2
 800642c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006430:	d100      	bne.n	8006434 <memcpy+0xc>
 8006432:	4770      	bx	lr
 8006434:	b510      	push	{r4, lr}
 8006436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800643a:	4291      	cmp	r1, r2
 800643c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006440:	d1f9      	bne.n	8006436 <memcpy+0xe>
 8006442:	bd10      	pop	{r4, pc}

08006444 <memset>:
 8006444:	4603      	mov	r3, r0
 8006446:	4402      	add	r2, r0
 8006448:	4293      	cmp	r3, r2
 800644a:	d100      	bne.n	800644e <memset+0xa>
 800644c:	4770      	bx	lr
 800644e:	f803 1b01 	strb.w	r1, [r3], #1
 8006452:	e7f9      	b.n	8006448 <memset+0x4>

08006454 <__cvt>:
 8006454:	2b00      	cmp	r3, #0
 8006456:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800645a:	461f      	mov	r7, r3
 800645c:	bfbb      	ittet	lt
 800645e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006462:	461f      	movlt	r7, r3
 8006464:	2300      	movge	r3, #0
 8006466:	232d      	movlt	r3, #45	; 0x2d
 8006468:	b088      	sub	sp, #32
 800646a:	4614      	mov	r4, r2
 800646c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800646e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006470:	7013      	strb	r3, [r2, #0]
 8006472:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006474:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006478:	f023 0820 	bic.w	r8, r3, #32
 800647c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006480:	d005      	beq.n	800648e <__cvt+0x3a>
 8006482:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006486:	d100      	bne.n	800648a <__cvt+0x36>
 8006488:	3501      	adds	r5, #1
 800648a:	2302      	movs	r3, #2
 800648c:	e000      	b.n	8006490 <__cvt+0x3c>
 800648e:	2303      	movs	r3, #3
 8006490:	aa07      	add	r2, sp, #28
 8006492:	9204      	str	r2, [sp, #16]
 8006494:	aa06      	add	r2, sp, #24
 8006496:	e9cd a202 	strd	sl, r2, [sp, #8]
 800649a:	e9cd 3500 	strd	r3, r5, [sp]
 800649e:	4622      	mov	r2, r4
 80064a0:	463b      	mov	r3, r7
 80064a2:	f000 fd7d 	bl	8006fa0 <_dtoa_r>
 80064a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80064aa:	4606      	mov	r6, r0
 80064ac:	d102      	bne.n	80064b4 <__cvt+0x60>
 80064ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064b0:	07db      	lsls	r3, r3, #31
 80064b2:	d522      	bpl.n	80064fa <__cvt+0xa6>
 80064b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064b8:	eb06 0905 	add.w	r9, r6, r5
 80064bc:	d110      	bne.n	80064e0 <__cvt+0x8c>
 80064be:	7833      	ldrb	r3, [r6, #0]
 80064c0:	2b30      	cmp	r3, #48	; 0x30
 80064c2:	d10a      	bne.n	80064da <__cvt+0x86>
 80064c4:	2200      	movs	r2, #0
 80064c6:	2300      	movs	r3, #0
 80064c8:	4620      	mov	r0, r4
 80064ca:	4639      	mov	r1, r7
 80064cc:	f7fa fa6c 	bl	80009a8 <__aeabi_dcmpeq>
 80064d0:	b918      	cbnz	r0, 80064da <__cvt+0x86>
 80064d2:	f1c5 0501 	rsb	r5, r5, #1
 80064d6:	f8ca 5000 	str.w	r5, [sl]
 80064da:	f8da 3000 	ldr.w	r3, [sl]
 80064de:	4499      	add	r9, r3
 80064e0:	2200      	movs	r2, #0
 80064e2:	2300      	movs	r3, #0
 80064e4:	4620      	mov	r0, r4
 80064e6:	4639      	mov	r1, r7
 80064e8:	f7fa fa5e 	bl	80009a8 <__aeabi_dcmpeq>
 80064ec:	b108      	cbz	r0, 80064f2 <__cvt+0x9e>
 80064ee:	f8cd 901c 	str.w	r9, [sp, #28]
 80064f2:	2230      	movs	r2, #48	; 0x30
 80064f4:	9b07      	ldr	r3, [sp, #28]
 80064f6:	454b      	cmp	r3, r9
 80064f8:	d307      	bcc.n	800650a <__cvt+0xb6>
 80064fa:	4630      	mov	r0, r6
 80064fc:	9b07      	ldr	r3, [sp, #28]
 80064fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006500:	1b9b      	subs	r3, r3, r6
 8006502:	6013      	str	r3, [r2, #0]
 8006504:	b008      	add	sp, #32
 8006506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650a:	1c59      	adds	r1, r3, #1
 800650c:	9107      	str	r1, [sp, #28]
 800650e:	701a      	strb	r2, [r3, #0]
 8006510:	e7f0      	b.n	80064f4 <__cvt+0xa0>

08006512 <__exponent>:
 8006512:	4603      	mov	r3, r0
 8006514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006516:	2900      	cmp	r1, #0
 8006518:	f803 2b02 	strb.w	r2, [r3], #2
 800651c:	bfb6      	itet	lt
 800651e:	222d      	movlt	r2, #45	; 0x2d
 8006520:	222b      	movge	r2, #43	; 0x2b
 8006522:	4249      	neglt	r1, r1
 8006524:	2909      	cmp	r1, #9
 8006526:	7042      	strb	r2, [r0, #1]
 8006528:	dd2b      	ble.n	8006582 <__exponent+0x70>
 800652a:	f10d 0407 	add.w	r4, sp, #7
 800652e:	46a4      	mov	ip, r4
 8006530:	270a      	movs	r7, #10
 8006532:	fb91 f6f7 	sdiv	r6, r1, r7
 8006536:	460a      	mov	r2, r1
 8006538:	46a6      	mov	lr, r4
 800653a:	fb07 1516 	mls	r5, r7, r6, r1
 800653e:	2a63      	cmp	r2, #99	; 0x63
 8006540:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006544:	4631      	mov	r1, r6
 8006546:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800654a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800654e:	dcf0      	bgt.n	8006532 <__exponent+0x20>
 8006550:	3130      	adds	r1, #48	; 0x30
 8006552:	f1ae 0502 	sub.w	r5, lr, #2
 8006556:	f804 1c01 	strb.w	r1, [r4, #-1]
 800655a:	4629      	mov	r1, r5
 800655c:	1c44      	adds	r4, r0, #1
 800655e:	4561      	cmp	r1, ip
 8006560:	d30a      	bcc.n	8006578 <__exponent+0x66>
 8006562:	f10d 0209 	add.w	r2, sp, #9
 8006566:	eba2 020e 	sub.w	r2, r2, lr
 800656a:	4565      	cmp	r5, ip
 800656c:	bf88      	it	hi
 800656e:	2200      	movhi	r2, #0
 8006570:	4413      	add	r3, r2
 8006572:	1a18      	subs	r0, r3, r0
 8006574:	b003      	add	sp, #12
 8006576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006578:	f811 2b01 	ldrb.w	r2, [r1], #1
 800657c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006580:	e7ed      	b.n	800655e <__exponent+0x4c>
 8006582:	2330      	movs	r3, #48	; 0x30
 8006584:	3130      	adds	r1, #48	; 0x30
 8006586:	7083      	strb	r3, [r0, #2]
 8006588:	70c1      	strb	r1, [r0, #3]
 800658a:	1d03      	adds	r3, r0, #4
 800658c:	e7f1      	b.n	8006572 <__exponent+0x60>
	...

08006590 <_printf_float>:
 8006590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006594:	b091      	sub	sp, #68	; 0x44
 8006596:	460c      	mov	r4, r1
 8006598:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800659c:	4616      	mov	r6, r2
 800659e:	461f      	mov	r7, r3
 80065a0:	4605      	mov	r5, r0
 80065a2:	f001 faeb 	bl	8007b7c <_localeconv_r>
 80065a6:	6803      	ldr	r3, [r0, #0]
 80065a8:	4618      	mov	r0, r3
 80065aa:	9309      	str	r3, [sp, #36]	; 0x24
 80065ac:	f7f9 fdd0 	bl	8000150 <strlen>
 80065b0:	2300      	movs	r3, #0
 80065b2:	930e      	str	r3, [sp, #56]	; 0x38
 80065b4:	f8d8 3000 	ldr.w	r3, [r8]
 80065b8:	900a      	str	r0, [sp, #40]	; 0x28
 80065ba:	3307      	adds	r3, #7
 80065bc:	f023 0307 	bic.w	r3, r3, #7
 80065c0:	f103 0208 	add.w	r2, r3, #8
 80065c4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80065c8:	f8d4 b000 	ldr.w	fp, [r4]
 80065cc:	f8c8 2000 	str.w	r2, [r8]
 80065d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80065d8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80065dc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80065e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80065e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065e6:	4640      	mov	r0, r8
 80065e8:	4b9c      	ldr	r3, [pc, #624]	; (800685c <_printf_float+0x2cc>)
 80065ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065ec:	f7fa fa0e 	bl	8000a0c <__aeabi_dcmpun>
 80065f0:	bb70      	cbnz	r0, 8006650 <_printf_float+0xc0>
 80065f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065f6:	4640      	mov	r0, r8
 80065f8:	4b98      	ldr	r3, [pc, #608]	; (800685c <_printf_float+0x2cc>)
 80065fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065fc:	f7fa f9e8 	bl	80009d0 <__aeabi_dcmple>
 8006600:	bb30      	cbnz	r0, 8006650 <_printf_float+0xc0>
 8006602:	2200      	movs	r2, #0
 8006604:	2300      	movs	r3, #0
 8006606:	4640      	mov	r0, r8
 8006608:	4651      	mov	r1, sl
 800660a:	f7fa f9d7 	bl	80009bc <__aeabi_dcmplt>
 800660e:	b110      	cbz	r0, 8006616 <_printf_float+0x86>
 8006610:	232d      	movs	r3, #45	; 0x2d
 8006612:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006616:	4b92      	ldr	r3, [pc, #584]	; (8006860 <_printf_float+0x2d0>)
 8006618:	4892      	ldr	r0, [pc, #584]	; (8006864 <_printf_float+0x2d4>)
 800661a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800661e:	bf94      	ite	ls
 8006620:	4698      	movls	r8, r3
 8006622:	4680      	movhi	r8, r0
 8006624:	2303      	movs	r3, #3
 8006626:	f04f 0a00 	mov.w	sl, #0
 800662a:	6123      	str	r3, [r4, #16]
 800662c:	f02b 0304 	bic.w	r3, fp, #4
 8006630:	6023      	str	r3, [r4, #0]
 8006632:	4633      	mov	r3, r6
 8006634:	4621      	mov	r1, r4
 8006636:	4628      	mov	r0, r5
 8006638:	9700      	str	r7, [sp, #0]
 800663a:	aa0f      	add	r2, sp, #60	; 0x3c
 800663c:	f000 f9d4 	bl	80069e8 <_printf_common>
 8006640:	3001      	adds	r0, #1
 8006642:	f040 8090 	bne.w	8006766 <_printf_float+0x1d6>
 8006646:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800664a:	b011      	add	sp, #68	; 0x44
 800664c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006650:	4642      	mov	r2, r8
 8006652:	4653      	mov	r3, sl
 8006654:	4640      	mov	r0, r8
 8006656:	4651      	mov	r1, sl
 8006658:	f7fa f9d8 	bl	8000a0c <__aeabi_dcmpun>
 800665c:	b148      	cbz	r0, 8006672 <_printf_float+0xe2>
 800665e:	f1ba 0f00 	cmp.w	sl, #0
 8006662:	bfb8      	it	lt
 8006664:	232d      	movlt	r3, #45	; 0x2d
 8006666:	4880      	ldr	r0, [pc, #512]	; (8006868 <_printf_float+0x2d8>)
 8006668:	bfb8      	it	lt
 800666a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800666e:	4b7f      	ldr	r3, [pc, #508]	; (800686c <_printf_float+0x2dc>)
 8006670:	e7d3      	b.n	800661a <_printf_float+0x8a>
 8006672:	6863      	ldr	r3, [r4, #4]
 8006674:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006678:	1c5a      	adds	r2, r3, #1
 800667a:	d142      	bne.n	8006702 <_printf_float+0x172>
 800667c:	2306      	movs	r3, #6
 800667e:	6063      	str	r3, [r4, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	9206      	str	r2, [sp, #24]
 8006684:	aa0e      	add	r2, sp, #56	; 0x38
 8006686:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800668a:	aa0d      	add	r2, sp, #52	; 0x34
 800668c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006690:	9203      	str	r2, [sp, #12]
 8006692:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006696:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800669a:	6023      	str	r3, [r4, #0]
 800669c:	6863      	ldr	r3, [r4, #4]
 800669e:	4642      	mov	r2, r8
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	4628      	mov	r0, r5
 80066a4:	4653      	mov	r3, sl
 80066a6:	910b      	str	r1, [sp, #44]	; 0x2c
 80066a8:	f7ff fed4 	bl	8006454 <__cvt>
 80066ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066ae:	4680      	mov	r8, r0
 80066b0:	2947      	cmp	r1, #71	; 0x47
 80066b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80066b4:	d108      	bne.n	80066c8 <_printf_float+0x138>
 80066b6:	1cc8      	adds	r0, r1, #3
 80066b8:	db02      	blt.n	80066c0 <_printf_float+0x130>
 80066ba:	6863      	ldr	r3, [r4, #4]
 80066bc:	4299      	cmp	r1, r3
 80066be:	dd40      	ble.n	8006742 <_printf_float+0x1b2>
 80066c0:	f1a9 0902 	sub.w	r9, r9, #2
 80066c4:	fa5f f989 	uxtb.w	r9, r9
 80066c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80066cc:	d81f      	bhi.n	800670e <_printf_float+0x17e>
 80066ce:	464a      	mov	r2, r9
 80066d0:	3901      	subs	r1, #1
 80066d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80066d6:	910d      	str	r1, [sp, #52]	; 0x34
 80066d8:	f7ff ff1b 	bl	8006512 <__exponent>
 80066dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066de:	4682      	mov	sl, r0
 80066e0:	1813      	adds	r3, r2, r0
 80066e2:	2a01      	cmp	r2, #1
 80066e4:	6123      	str	r3, [r4, #16]
 80066e6:	dc02      	bgt.n	80066ee <_printf_float+0x15e>
 80066e8:	6822      	ldr	r2, [r4, #0]
 80066ea:	07d2      	lsls	r2, r2, #31
 80066ec:	d501      	bpl.n	80066f2 <_printf_float+0x162>
 80066ee:	3301      	adds	r3, #1
 80066f0:	6123      	str	r3, [r4, #16]
 80066f2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d09b      	beq.n	8006632 <_printf_float+0xa2>
 80066fa:	232d      	movs	r3, #45	; 0x2d
 80066fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006700:	e797      	b.n	8006632 <_printf_float+0xa2>
 8006702:	2947      	cmp	r1, #71	; 0x47
 8006704:	d1bc      	bne.n	8006680 <_printf_float+0xf0>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1ba      	bne.n	8006680 <_printf_float+0xf0>
 800670a:	2301      	movs	r3, #1
 800670c:	e7b7      	b.n	800667e <_printf_float+0xee>
 800670e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006712:	d118      	bne.n	8006746 <_printf_float+0x1b6>
 8006714:	2900      	cmp	r1, #0
 8006716:	6863      	ldr	r3, [r4, #4]
 8006718:	dd0b      	ble.n	8006732 <_printf_float+0x1a2>
 800671a:	6121      	str	r1, [r4, #16]
 800671c:	b913      	cbnz	r3, 8006724 <_printf_float+0x194>
 800671e:	6822      	ldr	r2, [r4, #0]
 8006720:	07d0      	lsls	r0, r2, #31
 8006722:	d502      	bpl.n	800672a <_printf_float+0x19a>
 8006724:	3301      	adds	r3, #1
 8006726:	440b      	add	r3, r1
 8006728:	6123      	str	r3, [r4, #16]
 800672a:	f04f 0a00 	mov.w	sl, #0
 800672e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006730:	e7df      	b.n	80066f2 <_printf_float+0x162>
 8006732:	b913      	cbnz	r3, 800673a <_printf_float+0x1aa>
 8006734:	6822      	ldr	r2, [r4, #0]
 8006736:	07d2      	lsls	r2, r2, #31
 8006738:	d501      	bpl.n	800673e <_printf_float+0x1ae>
 800673a:	3302      	adds	r3, #2
 800673c:	e7f4      	b.n	8006728 <_printf_float+0x198>
 800673e:	2301      	movs	r3, #1
 8006740:	e7f2      	b.n	8006728 <_printf_float+0x198>
 8006742:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006746:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006748:	4299      	cmp	r1, r3
 800674a:	db05      	blt.n	8006758 <_printf_float+0x1c8>
 800674c:	6823      	ldr	r3, [r4, #0]
 800674e:	6121      	str	r1, [r4, #16]
 8006750:	07d8      	lsls	r0, r3, #31
 8006752:	d5ea      	bpl.n	800672a <_printf_float+0x19a>
 8006754:	1c4b      	adds	r3, r1, #1
 8006756:	e7e7      	b.n	8006728 <_printf_float+0x198>
 8006758:	2900      	cmp	r1, #0
 800675a:	bfcc      	ite	gt
 800675c:	2201      	movgt	r2, #1
 800675e:	f1c1 0202 	rsble	r2, r1, #2
 8006762:	4413      	add	r3, r2
 8006764:	e7e0      	b.n	8006728 <_printf_float+0x198>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	055a      	lsls	r2, r3, #21
 800676a:	d407      	bmi.n	800677c <_printf_float+0x1ec>
 800676c:	6923      	ldr	r3, [r4, #16]
 800676e:	4642      	mov	r2, r8
 8006770:	4631      	mov	r1, r6
 8006772:	4628      	mov	r0, r5
 8006774:	47b8      	blx	r7
 8006776:	3001      	adds	r0, #1
 8006778:	d12b      	bne.n	80067d2 <_printf_float+0x242>
 800677a:	e764      	b.n	8006646 <_printf_float+0xb6>
 800677c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006780:	f240 80dd 	bls.w	800693e <_printf_float+0x3ae>
 8006784:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006788:	2200      	movs	r2, #0
 800678a:	2300      	movs	r3, #0
 800678c:	f7fa f90c 	bl	80009a8 <__aeabi_dcmpeq>
 8006790:	2800      	cmp	r0, #0
 8006792:	d033      	beq.n	80067fc <_printf_float+0x26c>
 8006794:	2301      	movs	r3, #1
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	4a35      	ldr	r2, [pc, #212]	; (8006870 <_printf_float+0x2e0>)
 800679c:	47b8      	blx	r7
 800679e:	3001      	adds	r0, #1
 80067a0:	f43f af51 	beq.w	8006646 <_printf_float+0xb6>
 80067a4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80067a8:	429a      	cmp	r2, r3
 80067aa:	db02      	blt.n	80067b2 <_printf_float+0x222>
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	07d8      	lsls	r0, r3, #31
 80067b0:	d50f      	bpl.n	80067d2 <_printf_float+0x242>
 80067b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067b6:	4631      	mov	r1, r6
 80067b8:	4628      	mov	r0, r5
 80067ba:	47b8      	blx	r7
 80067bc:	3001      	adds	r0, #1
 80067be:	f43f af42 	beq.w	8006646 <_printf_float+0xb6>
 80067c2:	f04f 0800 	mov.w	r8, #0
 80067c6:	f104 091a 	add.w	r9, r4, #26
 80067ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067cc:	3b01      	subs	r3, #1
 80067ce:	4543      	cmp	r3, r8
 80067d0:	dc09      	bgt.n	80067e6 <_printf_float+0x256>
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	079b      	lsls	r3, r3, #30
 80067d6:	f100 8102 	bmi.w	80069de <_printf_float+0x44e>
 80067da:	68e0      	ldr	r0, [r4, #12]
 80067dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067de:	4298      	cmp	r0, r3
 80067e0:	bfb8      	it	lt
 80067e2:	4618      	movlt	r0, r3
 80067e4:	e731      	b.n	800664a <_printf_float+0xba>
 80067e6:	2301      	movs	r3, #1
 80067e8:	464a      	mov	r2, r9
 80067ea:	4631      	mov	r1, r6
 80067ec:	4628      	mov	r0, r5
 80067ee:	47b8      	blx	r7
 80067f0:	3001      	adds	r0, #1
 80067f2:	f43f af28 	beq.w	8006646 <_printf_float+0xb6>
 80067f6:	f108 0801 	add.w	r8, r8, #1
 80067fa:	e7e6      	b.n	80067ca <_printf_float+0x23a>
 80067fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067fe:	2b00      	cmp	r3, #0
 8006800:	dc38      	bgt.n	8006874 <_printf_float+0x2e4>
 8006802:	2301      	movs	r3, #1
 8006804:	4631      	mov	r1, r6
 8006806:	4628      	mov	r0, r5
 8006808:	4a19      	ldr	r2, [pc, #100]	; (8006870 <_printf_float+0x2e0>)
 800680a:	47b8      	blx	r7
 800680c:	3001      	adds	r0, #1
 800680e:	f43f af1a 	beq.w	8006646 <_printf_float+0xb6>
 8006812:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006816:	4313      	orrs	r3, r2
 8006818:	d102      	bne.n	8006820 <_printf_float+0x290>
 800681a:	6823      	ldr	r3, [r4, #0]
 800681c:	07d9      	lsls	r1, r3, #31
 800681e:	d5d8      	bpl.n	80067d2 <_printf_float+0x242>
 8006820:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006824:	4631      	mov	r1, r6
 8006826:	4628      	mov	r0, r5
 8006828:	47b8      	blx	r7
 800682a:	3001      	adds	r0, #1
 800682c:	f43f af0b 	beq.w	8006646 <_printf_float+0xb6>
 8006830:	f04f 0900 	mov.w	r9, #0
 8006834:	f104 0a1a 	add.w	sl, r4, #26
 8006838:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800683a:	425b      	negs	r3, r3
 800683c:	454b      	cmp	r3, r9
 800683e:	dc01      	bgt.n	8006844 <_printf_float+0x2b4>
 8006840:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006842:	e794      	b.n	800676e <_printf_float+0x1de>
 8006844:	2301      	movs	r3, #1
 8006846:	4652      	mov	r2, sl
 8006848:	4631      	mov	r1, r6
 800684a:	4628      	mov	r0, r5
 800684c:	47b8      	blx	r7
 800684e:	3001      	adds	r0, #1
 8006850:	f43f aef9 	beq.w	8006646 <_printf_float+0xb6>
 8006854:	f109 0901 	add.w	r9, r9, #1
 8006858:	e7ee      	b.n	8006838 <_printf_float+0x2a8>
 800685a:	bf00      	nop
 800685c:	7fefffff 	.word	0x7fefffff
 8006860:	0800939c 	.word	0x0800939c
 8006864:	080093a0 	.word	0x080093a0
 8006868:	080093a8 	.word	0x080093a8
 800686c:	080093a4 	.word	0x080093a4
 8006870:	080093ac 	.word	0x080093ac
 8006874:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006876:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006878:	429a      	cmp	r2, r3
 800687a:	bfa8      	it	ge
 800687c:	461a      	movge	r2, r3
 800687e:	2a00      	cmp	r2, #0
 8006880:	4691      	mov	r9, r2
 8006882:	dc37      	bgt.n	80068f4 <_printf_float+0x364>
 8006884:	f04f 0b00 	mov.w	fp, #0
 8006888:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800688c:	f104 021a 	add.w	r2, r4, #26
 8006890:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006894:	ebaa 0309 	sub.w	r3, sl, r9
 8006898:	455b      	cmp	r3, fp
 800689a:	dc33      	bgt.n	8006904 <_printf_float+0x374>
 800689c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068a0:	429a      	cmp	r2, r3
 80068a2:	db3b      	blt.n	800691c <_printf_float+0x38c>
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	07da      	lsls	r2, r3, #31
 80068a8:	d438      	bmi.n	800691c <_printf_float+0x38c>
 80068aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068ac:	990d      	ldr	r1, [sp, #52]	; 0x34
 80068ae:	eba3 020a 	sub.w	r2, r3, sl
 80068b2:	eba3 0901 	sub.w	r9, r3, r1
 80068b6:	4591      	cmp	r9, r2
 80068b8:	bfa8      	it	ge
 80068ba:	4691      	movge	r9, r2
 80068bc:	f1b9 0f00 	cmp.w	r9, #0
 80068c0:	dc34      	bgt.n	800692c <_printf_float+0x39c>
 80068c2:	f04f 0800 	mov.w	r8, #0
 80068c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068ca:	f104 0a1a 	add.w	sl, r4, #26
 80068ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068d2:	1a9b      	subs	r3, r3, r2
 80068d4:	eba3 0309 	sub.w	r3, r3, r9
 80068d8:	4543      	cmp	r3, r8
 80068da:	f77f af7a 	ble.w	80067d2 <_printf_float+0x242>
 80068de:	2301      	movs	r3, #1
 80068e0:	4652      	mov	r2, sl
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	47b8      	blx	r7
 80068e8:	3001      	adds	r0, #1
 80068ea:	f43f aeac 	beq.w	8006646 <_printf_float+0xb6>
 80068ee:	f108 0801 	add.w	r8, r8, #1
 80068f2:	e7ec      	b.n	80068ce <_printf_float+0x33e>
 80068f4:	4613      	mov	r3, r2
 80068f6:	4631      	mov	r1, r6
 80068f8:	4642      	mov	r2, r8
 80068fa:	4628      	mov	r0, r5
 80068fc:	47b8      	blx	r7
 80068fe:	3001      	adds	r0, #1
 8006900:	d1c0      	bne.n	8006884 <_printf_float+0x2f4>
 8006902:	e6a0      	b.n	8006646 <_printf_float+0xb6>
 8006904:	2301      	movs	r3, #1
 8006906:	4631      	mov	r1, r6
 8006908:	4628      	mov	r0, r5
 800690a:	920b      	str	r2, [sp, #44]	; 0x2c
 800690c:	47b8      	blx	r7
 800690e:	3001      	adds	r0, #1
 8006910:	f43f ae99 	beq.w	8006646 <_printf_float+0xb6>
 8006914:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006916:	f10b 0b01 	add.w	fp, fp, #1
 800691a:	e7b9      	b.n	8006890 <_printf_float+0x300>
 800691c:	4631      	mov	r1, r6
 800691e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006922:	4628      	mov	r0, r5
 8006924:	47b8      	blx	r7
 8006926:	3001      	adds	r0, #1
 8006928:	d1bf      	bne.n	80068aa <_printf_float+0x31a>
 800692a:	e68c      	b.n	8006646 <_printf_float+0xb6>
 800692c:	464b      	mov	r3, r9
 800692e:	4631      	mov	r1, r6
 8006930:	4628      	mov	r0, r5
 8006932:	eb08 020a 	add.w	r2, r8, sl
 8006936:	47b8      	blx	r7
 8006938:	3001      	adds	r0, #1
 800693a:	d1c2      	bne.n	80068c2 <_printf_float+0x332>
 800693c:	e683      	b.n	8006646 <_printf_float+0xb6>
 800693e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006940:	2a01      	cmp	r2, #1
 8006942:	dc01      	bgt.n	8006948 <_printf_float+0x3b8>
 8006944:	07db      	lsls	r3, r3, #31
 8006946:	d537      	bpl.n	80069b8 <_printf_float+0x428>
 8006948:	2301      	movs	r3, #1
 800694a:	4642      	mov	r2, r8
 800694c:	4631      	mov	r1, r6
 800694e:	4628      	mov	r0, r5
 8006950:	47b8      	blx	r7
 8006952:	3001      	adds	r0, #1
 8006954:	f43f ae77 	beq.w	8006646 <_printf_float+0xb6>
 8006958:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800695c:	4631      	mov	r1, r6
 800695e:	4628      	mov	r0, r5
 8006960:	47b8      	blx	r7
 8006962:	3001      	adds	r0, #1
 8006964:	f43f ae6f 	beq.w	8006646 <_printf_float+0xb6>
 8006968:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800696c:	2200      	movs	r2, #0
 800696e:	2300      	movs	r3, #0
 8006970:	f7fa f81a 	bl	80009a8 <__aeabi_dcmpeq>
 8006974:	b9d8      	cbnz	r0, 80069ae <_printf_float+0x41e>
 8006976:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006978:	f108 0201 	add.w	r2, r8, #1
 800697c:	3b01      	subs	r3, #1
 800697e:	4631      	mov	r1, r6
 8006980:	4628      	mov	r0, r5
 8006982:	47b8      	blx	r7
 8006984:	3001      	adds	r0, #1
 8006986:	d10e      	bne.n	80069a6 <_printf_float+0x416>
 8006988:	e65d      	b.n	8006646 <_printf_float+0xb6>
 800698a:	2301      	movs	r3, #1
 800698c:	464a      	mov	r2, r9
 800698e:	4631      	mov	r1, r6
 8006990:	4628      	mov	r0, r5
 8006992:	47b8      	blx	r7
 8006994:	3001      	adds	r0, #1
 8006996:	f43f ae56 	beq.w	8006646 <_printf_float+0xb6>
 800699a:	f108 0801 	add.w	r8, r8, #1
 800699e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069a0:	3b01      	subs	r3, #1
 80069a2:	4543      	cmp	r3, r8
 80069a4:	dcf1      	bgt.n	800698a <_printf_float+0x3fa>
 80069a6:	4653      	mov	r3, sl
 80069a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80069ac:	e6e0      	b.n	8006770 <_printf_float+0x1e0>
 80069ae:	f04f 0800 	mov.w	r8, #0
 80069b2:	f104 091a 	add.w	r9, r4, #26
 80069b6:	e7f2      	b.n	800699e <_printf_float+0x40e>
 80069b8:	2301      	movs	r3, #1
 80069ba:	4642      	mov	r2, r8
 80069bc:	e7df      	b.n	800697e <_printf_float+0x3ee>
 80069be:	2301      	movs	r3, #1
 80069c0:	464a      	mov	r2, r9
 80069c2:	4631      	mov	r1, r6
 80069c4:	4628      	mov	r0, r5
 80069c6:	47b8      	blx	r7
 80069c8:	3001      	adds	r0, #1
 80069ca:	f43f ae3c 	beq.w	8006646 <_printf_float+0xb6>
 80069ce:	f108 0801 	add.w	r8, r8, #1
 80069d2:	68e3      	ldr	r3, [r4, #12]
 80069d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80069d6:	1a5b      	subs	r3, r3, r1
 80069d8:	4543      	cmp	r3, r8
 80069da:	dcf0      	bgt.n	80069be <_printf_float+0x42e>
 80069dc:	e6fd      	b.n	80067da <_printf_float+0x24a>
 80069de:	f04f 0800 	mov.w	r8, #0
 80069e2:	f104 0919 	add.w	r9, r4, #25
 80069e6:	e7f4      	b.n	80069d2 <_printf_float+0x442>

080069e8 <_printf_common>:
 80069e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069ec:	4616      	mov	r6, r2
 80069ee:	4699      	mov	r9, r3
 80069f0:	688a      	ldr	r2, [r1, #8]
 80069f2:	690b      	ldr	r3, [r1, #16]
 80069f4:	4607      	mov	r7, r0
 80069f6:	4293      	cmp	r3, r2
 80069f8:	bfb8      	it	lt
 80069fa:	4613      	movlt	r3, r2
 80069fc:	6033      	str	r3, [r6, #0]
 80069fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a02:	460c      	mov	r4, r1
 8006a04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a08:	b10a      	cbz	r2, 8006a0e <_printf_common+0x26>
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	6033      	str	r3, [r6, #0]
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	0699      	lsls	r1, r3, #26
 8006a12:	bf42      	ittt	mi
 8006a14:	6833      	ldrmi	r3, [r6, #0]
 8006a16:	3302      	addmi	r3, #2
 8006a18:	6033      	strmi	r3, [r6, #0]
 8006a1a:	6825      	ldr	r5, [r4, #0]
 8006a1c:	f015 0506 	ands.w	r5, r5, #6
 8006a20:	d106      	bne.n	8006a30 <_printf_common+0x48>
 8006a22:	f104 0a19 	add.w	sl, r4, #25
 8006a26:	68e3      	ldr	r3, [r4, #12]
 8006a28:	6832      	ldr	r2, [r6, #0]
 8006a2a:	1a9b      	subs	r3, r3, r2
 8006a2c:	42ab      	cmp	r3, r5
 8006a2e:	dc28      	bgt.n	8006a82 <_printf_common+0x9a>
 8006a30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a34:	1e13      	subs	r3, r2, #0
 8006a36:	6822      	ldr	r2, [r4, #0]
 8006a38:	bf18      	it	ne
 8006a3a:	2301      	movne	r3, #1
 8006a3c:	0692      	lsls	r2, r2, #26
 8006a3e:	d42d      	bmi.n	8006a9c <_printf_common+0xb4>
 8006a40:	4649      	mov	r1, r9
 8006a42:	4638      	mov	r0, r7
 8006a44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a48:	47c0      	blx	r8
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	d020      	beq.n	8006a90 <_printf_common+0xa8>
 8006a4e:	6823      	ldr	r3, [r4, #0]
 8006a50:	68e5      	ldr	r5, [r4, #12]
 8006a52:	f003 0306 	and.w	r3, r3, #6
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	bf18      	it	ne
 8006a5a:	2500      	movne	r5, #0
 8006a5c:	6832      	ldr	r2, [r6, #0]
 8006a5e:	f04f 0600 	mov.w	r6, #0
 8006a62:	68a3      	ldr	r3, [r4, #8]
 8006a64:	bf08      	it	eq
 8006a66:	1aad      	subeq	r5, r5, r2
 8006a68:	6922      	ldr	r2, [r4, #16]
 8006a6a:	bf08      	it	eq
 8006a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a70:	4293      	cmp	r3, r2
 8006a72:	bfc4      	itt	gt
 8006a74:	1a9b      	subgt	r3, r3, r2
 8006a76:	18ed      	addgt	r5, r5, r3
 8006a78:	341a      	adds	r4, #26
 8006a7a:	42b5      	cmp	r5, r6
 8006a7c:	d11a      	bne.n	8006ab4 <_printf_common+0xcc>
 8006a7e:	2000      	movs	r0, #0
 8006a80:	e008      	b.n	8006a94 <_printf_common+0xac>
 8006a82:	2301      	movs	r3, #1
 8006a84:	4652      	mov	r2, sl
 8006a86:	4649      	mov	r1, r9
 8006a88:	4638      	mov	r0, r7
 8006a8a:	47c0      	blx	r8
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d103      	bne.n	8006a98 <_printf_common+0xb0>
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	3501      	adds	r5, #1
 8006a9a:	e7c4      	b.n	8006a26 <_printf_common+0x3e>
 8006a9c:	2030      	movs	r0, #48	; 0x30
 8006a9e:	18e1      	adds	r1, r4, r3
 8006aa0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006aaa:	4422      	add	r2, r4
 8006aac:	3302      	adds	r3, #2
 8006aae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ab2:	e7c5      	b.n	8006a40 <_printf_common+0x58>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	4649      	mov	r1, r9
 8006aba:	4638      	mov	r0, r7
 8006abc:	47c0      	blx	r8
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d0e6      	beq.n	8006a90 <_printf_common+0xa8>
 8006ac2:	3601      	adds	r6, #1
 8006ac4:	e7d9      	b.n	8006a7a <_printf_common+0x92>
	...

08006ac8 <_printf_i>:
 8006ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	7e0f      	ldrb	r7, [r1, #24]
 8006ace:	4691      	mov	r9, r2
 8006ad0:	2f78      	cmp	r7, #120	; 0x78
 8006ad2:	4680      	mov	r8, r0
 8006ad4:	460c      	mov	r4, r1
 8006ad6:	469a      	mov	sl, r3
 8006ad8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ada:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ade:	d807      	bhi.n	8006af0 <_printf_i+0x28>
 8006ae0:	2f62      	cmp	r7, #98	; 0x62
 8006ae2:	d80a      	bhi.n	8006afa <_printf_i+0x32>
 8006ae4:	2f00      	cmp	r7, #0
 8006ae6:	f000 80d9 	beq.w	8006c9c <_printf_i+0x1d4>
 8006aea:	2f58      	cmp	r7, #88	; 0x58
 8006aec:	f000 80a4 	beq.w	8006c38 <_printf_i+0x170>
 8006af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006af4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006af8:	e03a      	b.n	8006b70 <_printf_i+0xa8>
 8006afa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006afe:	2b15      	cmp	r3, #21
 8006b00:	d8f6      	bhi.n	8006af0 <_printf_i+0x28>
 8006b02:	a101      	add	r1, pc, #4	; (adr r1, 8006b08 <_printf_i+0x40>)
 8006b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b08:	08006b61 	.word	0x08006b61
 8006b0c:	08006b75 	.word	0x08006b75
 8006b10:	08006af1 	.word	0x08006af1
 8006b14:	08006af1 	.word	0x08006af1
 8006b18:	08006af1 	.word	0x08006af1
 8006b1c:	08006af1 	.word	0x08006af1
 8006b20:	08006b75 	.word	0x08006b75
 8006b24:	08006af1 	.word	0x08006af1
 8006b28:	08006af1 	.word	0x08006af1
 8006b2c:	08006af1 	.word	0x08006af1
 8006b30:	08006af1 	.word	0x08006af1
 8006b34:	08006c83 	.word	0x08006c83
 8006b38:	08006ba5 	.word	0x08006ba5
 8006b3c:	08006c65 	.word	0x08006c65
 8006b40:	08006af1 	.word	0x08006af1
 8006b44:	08006af1 	.word	0x08006af1
 8006b48:	08006ca5 	.word	0x08006ca5
 8006b4c:	08006af1 	.word	0x08006af1
 8006b50:	08006ba5 	.word	0x08006ba5
 8006b54:	08006af1 	.word	0x08006af1
 8006b58:	08006af1 	.word	0x08006af1
 8006b5c:	08006c6d 	.word	0x08006c6d
 8006b60:	682b      	ldr	r3, [r5, #0]
 8006b62:	1d1a      	adds	r2, r3, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	602a      	str	r2, [r5, #0]
 8006b68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b70:	2301      	movs	r3, #1
 8006b72:	e0a4      	b.n	8006cbe <_printf_i+0x1f6>
 8006b74:	6820      	ldr	r0, [r4, #0]
 8006b76:	6829      	ldr	r1, [r5, #0]
 8006b78:	0606      	lsls	r6, r0, #24
 8006b7a:	f101 0304 	add.w	r3, r1, #4
 8006b7e:	d50a      	bpl.n	8006b96 <_printf_i+0xce>
 8006b80:	680e      	ldr	r6, [r1, #0]
 8006b82:	602b      	str	r3, [r5, #0]
 8006b84:	2e00      	cmp	r6, #0
 8006b86:	da03      	bge.n	8006b90 <_printf_i+0xc8>
 8006b88:	232d      	movs	r3, #45	; 0x2d
 8006b8a:	4276      	negs	r6, r6
 8006b8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b90:	230a      	movs	r3, #10
 8006b92:	485e      	ldr	r0, [pc, #376]	; (8006d0c <_printf_i+0x244>)
 8006b94:	e019      	b.n	8006bca <_printf_i+0x102>
 8006b96:	680e      	ldr	r6, [r1, #0]
 8006b98:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b9c:	602b      	str	r3, [r5, #0]
 8006b9e:	bf18      	it	ne
 8006ba0:	b236      	sxthne	r6, r6
 8006ba2:	e7ef      	b.n	8006b84 <_printf_i+0xbc>
 8006ba4:	682b      	ldr	r3, [r5, #0]
 8006ba6:	6820      	ldr	r0, [r4, #0]
 8006ba8:	1d19      	adds	r1, r3, #4
 8006baa:	6029      	str	r1, [r5, #0]
 8006bac:	0601      	lsls	r1, r0, #24
 8006bae:	d501      	bpl.n	8006bb4 <_printf_i+0xec>
 8006bb0:	681e      	ldr	r6, [r3, #0]
 8006bb2:	e002      	b.n	8006bba <_printf_i+0xf2>
 8006bb4:	0646      	lsls	r6, r0, #25
 8006bb6:	d5fb      	bpl.n	8006bb0 <_printf_i+0xe8>
 8006bb8:	881e      	ldrh	r6, [r3, #0]
 8006bba:	2f6f      	cmp	r7, #111	; 0x6f
 8006bbc:	bf0c      	ite	eq
 8006bbe:	2308      	moveq	r3, #8
 8006bc0:	230a      	movne	r3, #10
 8006bc2:	4852      	ldr	r0, [pc, #328]	; (8006d0c <_printf_i+0x244>)
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006bca:	6865      	ldr	r5, [r4, #4]
 8006bcc:	2d00      	cmp	r5, #0
 8006bce:	bfa8      	it	ge
 8006bd0:	6821      	ldrge	r1, [r4, #0]
 8006bd2:	60a5      	str	r5, [r4, #8]
 8006bd4:	bfa4      	itt	ge
 8006bd6:	f021 0104 	bicge.w	r1, r1, #4
 8006bda:	6021      	strge	r1, [r4, #0]
 8006bdc:	b90e      	cbnz	r6, 8006be2 <_printf_i+0x11a>
 8006bde:	2d00      	cmp	r5, #0
 8006be0:	d04d      	beq.n	8006c7e <_printf_i+0x1b6>
 8006be2:	4615      	mov	r5, r2
 8006be4:	fbb6 f1f3 	udiv	r1, r6, r3
 8006be8:	fb03 6711 	mls	r7, r3, r1, r6
 8006bec:	5dc7      	ldrb	r7, [r0, r7]
 8006bee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006bf2:	4637      	mov	r7, r6
 8006bf4:	42bb      	cmp	r3, r7
 8006bf6:	460e      	mov	r6, r1
 8006bf8:	d9f4      	bls.n	8006be4 <_printf_i+0x11c>
 8006bfa:	2b08      	cmp	r3, #8
 8006bfc:	d10b      	bne.n	8006c16 <_printf_i+0x14e>
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	07de      	lsls	r6, r3, #31
 8006c02:	d508      	bpl.n	8006c16 <_printf_i+0x14e>
 8006c04:	6923      	ldr	r3, [r4, #16]
 8006c06:	6861      	ldr	r1, [r4, #4]
 8006c08:	4299      	cmp	r1, r3
 8006c0a:	bfde      	ittt	le
 8006c0c:	2330      	movle	r3, #48	; 0x30
 8006c0e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c12:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006c16:	1b52      	subs	r2, r2, r5
 8006c18:	6122      	str	r2, [r4, #16]
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	4640      	mov	r0, r8
 8006c20:	f8cd a000 	str.w	sl, [sp]
 8006c24:	aa03      	add	r2, sp, #12
 8006c26:	f7ff fedf 	bl	80069e8 <_printf_common>
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	d14c      	bne.n	8006cc8 <_printf_i+0x200>
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c32:	b004      	add	sp, #16
 8006c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c38:	4834      	ldr	r0, [pc, #208]	; (8006d0c <_printf_i+0x244>)
 8006c3a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006c3e:	6829      	ldr	r1, [r5, #0]
 8006c40:	6823      	ldr	r3, [r4, #0]
 8006c42:	f851 6b04 	ldr.w	r6, [r1], #4
 8006c46:	6029      	str	r1, [r5, #0]
 8006c48:	061d      	lsls	r5, r3, #24
 8006c4a:	d514      	bpl.n	8006c76 <_printf_i+0x1ae>
 8006c4c:	07df      	lsls	r7, r3, #31
 8006c4e:	bf44      	itt	mi
 8006c50:	f043 0320 	orrmi.w	r3, r3, #32
 8006c54:	6023      	strmi	r3, [r4, #0]
 8006c56:	b91e      	cbnz	r6, 8006c60 <_printf_i+0x198>
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	f023 0320 	bic.w	r3, r3, #32
 8006c5e:	6023      	str	r3, [r4, #0]
 8006c60:	2310      	movs	r3, #16
 8006c62:	e7af      	b.n	8006bc4 <_printf_i+0xfc>
 8006c64:	6823      	ldr	r3, [r4, #0]
 8006c66:	f043 0320 	orr.w	r3, r3, #32
 8006c6a:	6023      	str	r3, [r4, #0]
 8006c6c:	2378      	movs	r3, #120	; 0x78
 8006c6e:	4828      	ldr	r0, [pc, #160]	; (8006d10 <_printf_i+0x248>)
 8006c70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c74:	e7e3      	b.n	8006c3e <_printf_i+0x176>
 8006c76:	0659      	lsls	r1, r3, #25
 8006c78:	bf48      	it	mi
 8006c7a:	b2b6      	uxthmi	r6, r6
 8006c7c:	e7e6      	b.n	8006c4c <_printf_i+0x184>
 8006c7e:	4615      	mov	r5, r2
 8006c80:	e7bb      	b.n	8006bfa <_printf_i+0x132>
 8006c82:	682b      	ldr	r3, [r5, #0]
 8006c84:	6826      	ldr	r6, [r4, #0]
 8006c86:	1d18      	adds	r0, r3, #4
 8006c88:	6961      	ldr	r1, [r4, #20]
 8006c8a:	6028      	str	r0, [r5, #0]
 8006c8c:	0635      	lsls	r5, r6, #24
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	d501      	bpl.n	8006c96 <_printf_i+0x1ce>
 8006c92:	6019      	str	r1, [r3, #0]
 8006c94:	e002      	b.n	8006c9c <_printf_i+0x1d4>
 8006c96:	0670      	lsls	r0, r6, #25
 8006c98:	d5fb      	bpl.n	8006c92 <_printf_i+0x1ca>
 8006c9a:	8019      	strh	r1, [r3, #0]
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	4615      	mov	r5, r2
 8006ca0:	6123      	str	r3, [r4, #16]
 8006ca2:	e7ba      	b.n	8006c1a <_printf_i+0x152>
 8006ca4:	682b      	ldr	r3, [r5, #0]
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	1d1a      	adds	r2, r3, #4
 8006caa:	602a      	str	r2, [r5, #0]
 8006cac:	681d      	ldr	r5, [r3, #0]
 8006cae:	6862      	ldr	r2, [r4, #4]
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	f000 ff6f 	bl	8007b94 <memchr>
 8006cb6:	b108      	cbz	r0, 8006cbc <_printf_i+0x1f4>
 8006cb8:	1b40      	subs	r0, r0, r5
 8006cba:	6060      	str	r0, [r4, #4]
 8006cbc:	6863      	ldr	r3, [r4, #4]
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cc6:	e7a8      	b.n	8006c1a <_printf_i+0x152>
 8006cc8:	462a      	mov	r2, r5
 8006cca:	4649      	mov	r1, r9
 8006ccc:	4640      	mov	r0, r8
 8006cce:	6923      	ldr	r3, [r4, #16]
 8006cd0:	47d0      	blx	sl
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	d0ab      	beq.n	8006c2e <_printf_i+0x166>
 8006cd6:	6823      	ldr	r3, [r4, #0]
 8006cd8:	079b      	lsls	r3, r3, #30
 8006cda:	d413      	bmi.n	8006d04 <_printf_i+0x23c>
 8006cdc:	68e0      	ldr	r0, [r4, #12]
 8006cde:	9b03      	ldr	r3, [sp, #12]
 8006ce0:	4298      	cmp	r0, r3
 8006ce2:	bfb8      	it	lt
 8006ce4:	4618      	movlt	r0, r3
 8006ce6:	e7a4      	b.n	8006c32 <_printf_i+0x16a>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	4632      	mov	r2, r6
 8006cec:	4649      	mov	r1, r9
 8006cee:	4640      	mov	r0, r8
 8006cf0:	47d0      	blx	sl
 8006cf2:	3001      	adds	r0, #1
 8006cf4:	d09b      	beq.n	8006c2e <_printf_i+0x166>
 8006cf6:	3501      	adds	r5, #1
 8006cf8:	68e3      	ldr	r3, [r4, #12]
 8006cfa:	9903      	ldr	r1, [sp, #12]
 8006cfc:	1a5b      	subs	r3, r3, r1
 8006cfe:	42ab      	cmp	r3, r5
 8006d00:	dcf2      	bgt.n	8006ce8 <_printf_i+0x220>
 8006d02:	e7eb      	b.n	8006cdc <_printf_i+0x214>
 8006d04:	2500      	movs	r5, #0
 8006d06:	f104 0619 	add.w	r6, r4, #25
 8006d0a:	e7f5      	b.n	8006cf8 <_printf_i+0x230>
 8006d0c:	080093ae 	.word	0x080093ae
 8006d10:	080093bf 	.word	0x080093bf

08006d14 <siprintf>:
 8006d14:	b40e      	push	{r1, r2, r3}
 8006d16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d1a:	b500      	push	{lr}
 8006d1c:	b09c      	sub	sp, #112	; 0x70
 8006d1e:	ab1d      	add	r3, sp, #116	; 0x74
 8006d20:	9002      	str	r0, [sp, #8]
 8006d22:	9006      	str	r0, [sp, #24]
 8006d24:	9107      	str	r1, [sp, #28]
 8006d26:	9104      	str	r1, [sp, #16]
 8006d28:	4808      	ldr	r0, [pc, #32]	; (8006d4c <siprintf+0x38>)
 8006d2a:	4909      	ldr	r1, [pc, #36]	; (8006d50 <siprintf+0x3c>)
 8006d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d30:	9105      	str	r1, [sp, #20]
 8006d32:	6800      	ldr	r0, [r0, #0]
 8006d34:	a902      	add	r1, sp, #8
 8006d36:	9301      	str	r3, [sp, #4]
 8006d38:	f001 fc08 	bl	800854c <_svfiprintf_r>
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	9b02      	ldr	r3, [sp, #8]
 8006d40:	701a      	strb	r2, [r3, #0]
 8006d42:	b01c      	add	sp, #112	; 0x70
 8006d44:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d48:	b003      	add	sp, #12
 8006d4a:	4770      	bx	lr
 8006d4c:	200000d8 	.word	0x200000d8
 8006d50:	ffff0208 	.word	0xffff0208

08006d54 <strncmp>:
 8006d54:	4603      	mov	r3, r0
 8006d56:	b510      	push	{r4, lr}
 8006d58:	b172      	cbz	r2, 8006d78 <strncmp+0x24>
 8006d5a:	3901      	subs	r1, #1
 8006d5c:	1884      	adds	r4, r0, r2
 8006d5e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006d62:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006d66:	4290      	cmp	r0, r2
 8006d68:	d101      	bne.n	8006d6e <strncmp+0x1a>
 8006d6a:	42a3      	cmp	r3, r4
 8006d6c:	d101      	bne.n	8006d72 <strncmp+0x1e>
 8006d6e:	1a80      	subs	r0, r0, r2
 8006d70:	bd10      	pop	{r4, pc}
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d1f3      	bne.n	8006d5e <strncmp+0xa>
 8006d76:	e7fa      	b.n	8006d6e <strncmp+0x1a>
 8006d78:	4610      	mov	r0, r2
 8006d7a:	e7f9      	b.n	8006d70 <strncmp+0x1c>

08006d7c <_strtol_l.constprop.0>:
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d82:	4680      	mov	r8, r0
 8006d84:	d001      	beq.n	8006d8a <_strtol_l.constprop.0+0xe>
 8006d86:	2b24      	cmp	r3, #36	; 0x24
 8006d88:	d906      	bls.n	8006d98 <_strtol_l.constprop.0+0x1c>
 8006d8a:	f7ff fb23 	bl	80063d4 <__errno>
 8006d8e:	2316      	movs	r3, #22
 8006d90:	6003      	str	r3, [r0, #0]
 8006d92:	2000      	movs	r0, #0
 8006d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d98:	460d      	mov	r5, r1
 8006d9a:	4f35      	ldr	r7, [pc, #212]	; (8006e70 <_strtol_l.constprop.0+0xf4>)
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006da2:	5de6      	ldrb	r6, [r4, r7]
 8006da4:	f016 0608 	ands.w	r6, r6, #8
 8006da8:	d1f8      	bne.n	8006d9c <_strtol_l.constprop.0+0x20>
 8006daa:	2c2d      	cmp	r4, #45	; 0x2d
 8006dac:	d12f      	bne.n	8006e0e <_strtol_l.constprop.0+0x92>
 8006dae:	2601      	movs	r6, #1
 8006db0:	782c      	ldrb	r4, [r5, #0]
 8006db2:	1c85      	adds	r5, r0, #2
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d057      	beq.n	8006e68 <_strtol_l.constprop.0+0xec>
 8006db8:	2b10      	cmp	r3, #16
 8006dba:	d109      	bne.n	8006dd0 <_strtol_l.constprop.0+0x54>
 8006dbc:	2c30      	cmp	r4, #48	; 0x30
 8006dbe:	d107      	bne.n	8006dd0 <_strtol_l.constprop.0+0x54>
 8006dc0:	7828      	ldrb	r0, [r5, #0]
 8006dc2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006dc6:	2858      	cmp	r0, #88	; 0x58
 8006dc8:	d149      	bne.n	8006e5e <_strtol_l.constprop.0+0xe2>
 8006dca:	2310      	movs	r3, #16
 8006dcc:	786c      	ldrb	r4, [r5, #1]
 8006dce:	3502      	adds	r5, #2
 8006dd0:	2700      	movs	r7, #0
 8006dd2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8006dd6:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8006dda:	fbbe f9f3 	udiv	r9, lr, r3
 8006dde:	4638      	mov	r0, r7
 8006de0:	fb03 ea19 	mls	sl, r3, r9, lr
 8006de4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006de8:	f1bc 0f09 	cmp.w	ip, #9
 8006dec:	d814      	bhi.n	8006e18 <_strtol_l.constprop.0+0x9c>
 8006dee:	4664      	mov	r4, ip
 8006df0:	42a3      	cmp	r3, r4
 8006df2:	dd22      	ble.n	8006e3a <_strtol_l.constprop.0+0xbe>
 8006df4:	2f00      	cmp	r7, #0
 8006df6:	db1d      	blt.n	8006e34 <_strtol_l.constprop.0+0xb8>
 8006df8:	4581      	cmp	r9, r0
 8006dfa:	d31b      	bcc.n	8006e34 <_strtol_l.constprop.0+0xb8>
 8006dfc:	d101      	bne.n	8006e02 <_strtol_l.constprop.0+0x86>
 8006dfe:	45a2      	cmp	sl, r4
 8006e00:	db18      	blt.n	8006e34 <_strtol_l.constprop.0+0xb8>
 8006e02:	2701      	movs	r7, #1
 8006e04:	fb00 4003 	mla	r0, r0, r3, r4
 8006e08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e0c:	e7ea      	b.n	8006de4 <_strtol_l.constprop.0+0x68>
 8006e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8006e10:	bf04      	itt	eq
 8006e12:	782c      	ldrbeq	r4, [r5, #0]
 8006e14:	1c85      	addeq	r5, r0, #2
 8006e16:	e7cd      	b.n	8006db4 <_strtol_l.constprop.0+0x38>
 8006e18:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006e1c:	f1bc 0f19 	cmp.w	ip, #25
 8006e20:	d801      	bhi.n	8006e26 <_strtol_l.constprop.0+0xaa>
 8006e22:	3c37      	subs	r4, #55	; 0x37
 8006e24:	e7e4      	b.n	8006df0 <_strtol_l.constprop.0+0x74>
 8006e26:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006e2a:	f1bc 0f19 	cmp.w	ip, #25
 8006e2e:	d804      	bhi.n	8006e3a <_strtol_l.constprop.0+0xbe>
 8006e30:	3c57      	subs	r4, #87	; 0x57
 8006e32:	e7dd      	b.n	8006df0 <_strtol_l.constprop.0+0x74>
 8006e34:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006e38:	e7e6      	b.n	8006e08 <_strtol_l.constprop.0+0x8c>
 8006e3a:	2f00      	cmp	r7, #0
 8006e3c:	da07      	bge.n	8006e4e <_strtol_l.constprop.0+0xd2>
 8006e3e:	2322      	movs	r3, #34	; 0x22
 8006e40:	4670      	mov	r0, lr
 8006e42:	f8c8 3000 	str.w	r3, [r8]
 8006e46:	2a00      	cmp	r2, #0
 8006e48:	d0a4      	beq.n	8006d94 <_strtol_l.constprop.0+0x18>
 8006e4a:	1e69      	subs	r1, r5, #1
 8006e4c:	e005      	b.n	8006e5a <_strtol_l.constprop.0+0xde>
 8006e4e:	b106      	cbz	r6, 8006e52 <_strtol_l.constprop.0+0xd6>
 8006e50:	4240      	negs	r0, r0
 8006e52:	2a00      	cmp	r2, #0
 8006e54:	d09e      	beq.n	8006d94 <_strtol_l.constprop.0+0x18>
 8006e56:	2f00      	cmp	r7, #0
 8006e58:	d1f7      	bne.n	8006e4a <_strtol_l.constprop.0+0xce>
 8006e5a:	6011      	str	r1, [r2, #0]
 8006e5c:	e79a      	b.n	8006d94 <_strtol_l.constprop.0+0x18>
 8006e5e:	2430      	movs	r4, #48	; 0x30
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1b5      	bne.n	8006dd0 <_strtol_l.constprop.0+0x54>
 8006e64:	2308      	movs	r3, #8
 8006e66:	e7b3      	b.n	8006dd0 <_strtol_l.constprop.0+0x54>
 8006e68:	2c30      	cmp	r4, #48	; 0x30
 8006e6a:	d0a9      	beq.n	8006dc0 <_strtol_l.constprop.0+0x44>
 8006e6c:	230a      	movs	r3, #10
 8006e6e:	e7af      	b.n	8006dd0 <_strtol_l.constprop.0+0x54>
 8006e70:	080093d1 	.word	0x080093d1

08006e74 <strtol>:
 8006e74:	4613      	mov	r3, r2
 8006e76:	460a      	mov	r2, r1
 8006e78:	4601      	mov	r1, r0
 8006e7a:	4802      	ldr	r0, [pc, #8]	; (8006e84 <strtol+0x10>)
 8006e7c:	6800      	ldr	r0, [r0, #0]
 8006e7e:	f7ff bf7d 	b.w	8006d7c <_strtol_l.constprop.0>
 8006e82:	bf00      	nop
 8006e84:	200000d8 	.word	0x200000d8

08006e88 <quorem>:
 8006e88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	6903      	ldr	r3, [r0, #16]
 8006e8e:	690c      	ldr	r4, [r1, #16]
 8006e90:	4607      	mov	r7, r0
 8006e92:	42a3      	cmp	r3, r4
 8006e94:	f2c0 8082 	blt.w	8006f9c <quorem+0x114>
 8006e98:	3c01      	subs	r4, #1
 8006e9a:	f100 0514 	add.w	r5, r0, #20
 8006e9e:	f101 0814 	add.w	r8, r1, #20
 8006ea2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ea6:	9301      	str	r3, [sp, #4]
 8006ea8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006eac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ebc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ec0:	d331      	bcc.n	8006f26 <quorem+0x9e>
 8006ec2:	f04f 0e00 	mov.w	lr, #0
 8006ec6:	4640      	mov	r0, r8
 8006ec8:	46ac      	mov	ip, r5
 8006eca:	46f2      	mov	sl, lr
 8006ecc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ed0:	b293      	uxth	r3, r2
 8006ed2:	fb06 e303 	mla	r3, r6, r3, lr
 8006ed6:	0c12      	lsrs	r2, r2, #16
 8006ed8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	fb06 e202 	mla	r2, r6, r2, lr
 8006ee2:	ebaa 0303 	sub.w	r3, sl, r3
 8006ee6:	f8dc a000 	ldr.w	sl, [ip]
 8006eea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006eee:	fa1f fa8a 	uxth.w	sl, sl
 8006ef2:	4453      	add	r3, sl
 8006ef4:	f8dc a000 	ldr.w	sl, [ip]
 8006ef8:	b292      	uxth	r2, r2
 8006efa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006efe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f08:	4581      	cmp	r9, r0
 8006f0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f0e:	f84c 3b04 	str.w	r3, [ip], #4
 8006f12:	d2db      	bcs.n	8006ecc <quorem+0x44>
 8006f14:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f18:	b92b      	cbnz	r3, 8006f26 <quorem+0x9e>
 8006f1a:	9b01      	ldr	r3, [sp, #4]
 8006f1c:	3b04      	subs	r3, #4
 8006f1e:	429d      	cmp	r5, r3
 8006f20:	461a      	mov	r2, r3
 8006f22:	d32f      	bcc.n	8006f84 <quorem+0xfc>
 8006f24:	613c      	str	r4, [r7, #16]
 8006f26:	4638      	mov	r0, r7
 8006f28:	f001 f8c0 	bl	80080ac <__mcmp>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	db25      	blt.n	8006f7c <quorem+0xf4>
 8006f30:	4628      	mov	r0, r5
 8006f32:	f04f 0c00 	mov.w	ip, #0
 8006f36:	3601      	adds	r6, #1
 8006f38:	f858 1b04 	ldr.w	r1, [r8], #4
 8006f3c:	f8d0 e000 	ldr.w	lr, [r0]
 8006f40:	b28b      	uxth	r3, r1
 8006f42:	ebac 0303 	sub.w	r3, ip, r3
 8006f46:	fa1f f28e 	uxth.w	r2, lr
 8006f4a:	4413      	add	r3, r2
 8006f4c:	0c0a      	lsrs	r2, r1, #16
 8006f4e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006f52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f5c:	45c1      	cmp	r9, r8
 8006f5e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f62:	f840 3b04 	str.w	r3, [r0], #4
 8006f66:	d2e7      	bcs.n	8006f38 <quorem+0xb0>
 8006f68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f70:	b922      	cbnz	r2, 8006f7c <quorem+0xf4>
 8006f72:	3b04      	subs	r3, #4
 8006f74:	429d      	cmp	r5, r3
 8006f76:	461a      	mov	r2, r3
 8006f78:	d30a      	bcc.n	8006f90 <quorem+0x108>
 8006f7a:	613c      	str	r4, [r7, #16]
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	b003      	add	sp, #12
 8006f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f84:	6812      	ldr	r2, [r2, #0]
 8006f86:	3b04      	subs	r3, #4
 8006f88:	2a00      	cmp	r2, #0
 8006f8a:	d1cb      	bne.n	8006f24 <quorem+0x9c>
 8006f8c:	3c01      	subs	r4, #1
 8006f8e:	e7c6      	b.n	8006f1e <quorem+0x96>
 8006f90:	6812      	ldr	r2, [r2, #0]
 8006f92:	3b04      	subs	r3, #4
 8006f94:	2a00      	cmp	r2, #0
 8006f96:	d1f0      	bne.n	8006f7a <quorem+0xf2>
 8006f98:	3c01      	subs	r4, #1
 8006f9a:	e7eb      	b.n	8006f74 <quorem+0xec>
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	e7ee      	b.n	8006f7e <quorem+0xf6>

08006fa0 <_dtoa_r>:
 8006fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa4:	4616      	mov	r6, r2
 8006fa6:	461f      	mov	r7, r3
 8006fa8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006faa:	b099      	sub	sp, #100	; 0x64
 8006fac:	4605      	mov	r5, r0
 8006fae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006fb2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006fb6:	b974      	cbnz	r4, 8006fd6 <_dtoa_r+0x36>
 8006fb8:	2010      	movs	r0, #16
 8006fba:	f000 fde3 	bl	8007b84 <malloc>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	6268      	str	r0, [r5, #36]	; 0x24
 8006fc2:	b920      	cbnz	r0, 8006fce <_dtoa_r+0x2e>
 8006fc4:	21ea      	movs	r1, #234	; 0xea
 8006fc6:	4ba8      	ldr	r3, [pc, #672]	; (8007268 <_dtoa_r+0x2c8>)
 8006fc8:	48a8      	ldr	r0, [pc, #672]	; (800726c <_dtoa_r+0x2cc>)
 8006fca:	f001 fbcf 	bl	800876c <__assert_func>
 8006fce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fd2:	6004      	str	r4, [r0, #0]
 8006fd4:	60c4      	str	r4, [r0, #12]
 8006fd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006fd8:	6819      	ldr	r1, [r3, #0]
 8006fda:	b151      	cbz	r1, 8006ff2 <_dtoa_r+0x52>
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	2301      	movs	r3, #1
 8006fe0:	4093      	lsls	r3, r2
 8006fe2:	604a      	str	r2, [r1, #4]
 8006fe4:	608b      	str	r3, [r1, #8]
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	f000 fe22 	bl	8007c30 <_Bfree>
 8006fec:	2200      	movs	r2, #0
 8006fee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ff0:	601a      	str	r2, [r3, #0]
 8006ff2:	1e3b      	subs	r3, r7, #0
 8006ff4:	bfaf      	iteee	ge
 8006ff6:	2300      	movge	r3, #0
 8006ff8:	2201      	movlt	r2, #1
 8006ffa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006ffe:	9305      	strlt	r3, [sp, #20]
 8007000:	bfa8      	it	ge
 8007002:	f8c8 3000 	strge.w	r3, [r8]
 8007006:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800700a:	4b99      	ldr	r3, [pc, #612]	; (8007270 <_dtoa_r+0x2d0>)
 800700c:	bfb8      	it	lt
 800700e:	f8c8 2000 	strlt.w	r2, [r8]
 8007012:	ea33 0309 	bics.w	r3, r3, r9
 8007016:	d119      	bne.n	800704c <_dtoa_r+0xac>
 8007018:	f242 730f 	movw	r3, #9999	; 0x270f
 800701c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007024:	4333      	orrs	r3, r6
 8007026:	f000 857f 	beq.w	8007b28 <_dtoa_r+0xb88>
 800702a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800702c:	b953      	cbnz	r3, 8007044 <_dtoa_r+0xa4>
 800702e:	4b91      	ldr	r3, [pc, #580]	; (8007274 <_dtoa_r+0x2d4>)
 8007030:	e022      	b.n	8007078 <_dtoa_r+0xd8>
 8007032:	4b91      	ldr	r3, [pc, #580]	; (8007278 <_dtoa_r+0x2d8>)
 8007034:	9303      	str	r3, [sp, #12]
 8007036:	3308      	adds	r3, #8
 8007038:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	9803      	ldr	r0, [sp, #12]
 800703e:	b019      	add	sp, #100	; 0x64
 8007040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007044:	4b8b      	ldr	r3, [pc, #556]	; (8007274 <_dtoa_r+0x2d4>)
 8007046:	9303      	str	r3, [sp, #12]
 8007048:	3303      	adds	r3, #3
 800704a:	e7f5      	b.n	8007038 <_dtoa_r+0x98>
 800704c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007050:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007054:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007058:	2200      	movs	r2, #0
 800705a:	2300      	movs	r3, #0
 800705c:	f7f9 fca4 	bl	80009a8 <__aeabi_dcmpeq>
 8007060:	4680      	mov	r8, r0
 8007062:	b158      	cbz	r0, 800707c <_dtoa_r+0xdc>
 8007064:	2301      	movs	r3, #1
 8007066:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007068:	6013      	str	r3, [r2, #0]
 800706a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 8558 	beq.w	8007b22 <_dtoa_r+0xb82>
 8007072:	4882      	ldr	r0, [pc, #520]	; (800727c <_dtoa_r+0x2dc>)
 8007074:	6018      	str	r0, [r3, #0]
 8007076:	1e43      	subs	r3, r0, #1
 8007078:	9303      	str	r3, [sp, #12]
 800707a:	e7df      	b.n	800703c <_dtoa_r+0x9c>
 800707c:	ab16      	add	r3, sp, #88	; 0x58
 800707e:	9301      	str	r3, [sp, #4]
 8007080:	ab17      	add	r3, sp, #92	; 0x5c
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	4628      	mov	r0, r5
 8007086:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800708a:	f001 f8b7 	bl	80081fc <__d2b>
 800708e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007092:	4683      	mov	fp, r0
 8007094:	2c00      	cmp	r4, #0
 8007096:	d07f      	beq.n	8007198 <_dtoa_r+0x1f8>
 8007098:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800709c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800709e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80070a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80070aa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80070ae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80070b2:	2200      	movs	r2, #0
 80070b4:	4b72      	ldr	r3, [pc, #456]	; (8007280 <_dtoa_r+0x2e0>)
 80070b6:	f7f9 f857 	bl	8000168 <__aeabi_dsub>
 80070ba:	a365      	add	r3, pc, #404	; (adr r3, 8007250 <_dtoa_r+0x2b0>)
 80070bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c0:	f7f9 fa0a 	bl	80004d8 <__aeabi_dmul>
 80070c4:	a364      	add	r3, pc, #400	; (adr r3, 8007258 <_dtoa_r+0x2b8>)
 80070c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ca:	f7f9 f84f 	bl	800016c <__adddf3>
 80070ce:	4606      	mov	r6, r0
 80070d0:	4620      	mov	r0, r4
 80070d2:	460f      	mov	r7, r1
 80070d4:	f7f9 f996 	bl	8000404 <__aeabi_i2d>
 80070d8:	a361      	add	r3, pc, #388	; (adr r3, 8007260 <_dtoa_r+0x2c0>)
 80070da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070de:	f7f9 f9fb 	bl	80004d8 <__aeabi_dmul>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	4630      	mov	r0, r6
 80070e8:	4639      	mov	r1, r7
 80070ea:	f7f9 f83f 	bl	800016c <__adddf3>
 80070ee:	4606      	mov	r6, r0
 80070f0:	460f      	mov	r7, r1
 80070f2:	f7f9 fca1 	bl	8000a38 <__aeabi_d2iz>
 80070f6:	2200      	movs	r2, #0
 80070f8:	4682      	mov	sl, r0
 80070fa:	2300      	movs	r3, #0
 80070fc:	4630      	mov	r0, r6
 80070fe:	4639      	mov	r1, r7
 8007100:	f7f9 fc5c 	bl	80009bc <__aeabi_dcmplt>
 8007104:	b148      	cbz	r0, 800711a <_dtoa_r+0x17a>
 8007106:	4650      	mov	r0, sl
 8007108:	f7f9 f97c 	bl	8000404 <__aeabi_i2d>
 800710c:	4632      	mov	r2, r6
 800710e:	463b      	mov	r3, r7
 8007110:	f7f9 fc4a 	bl	80009a8 <__aeabi_dcmpeq>
 8007114:	b908      	cbnz	r0, 800711a <_dtoa_r+0x17a>
 8007116:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800711a:	f1ba 0f16 	cmp.w	sl, #22
 800711e:	d858      	bhi.n	80071d2 <_dtoa_r+0x232>
 8007120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007124:	4b57      	ldr	r3, [pc, #348]	; (8007284 <_dtoa_r+0x2e4>)
 8007126:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	f7f9 fc45 	bl	80009bc <__aeabi_dcmplt>
 8007132:	2800      	cmp	r0, #0
 8007134:	d04f      	beq.n	80071d6 <_dtoa_r+0x236>
 8007136:	2300      	movs	r3, #0
 8007138:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800713c:	930f      	str	r3, [sp, #60]	; 0x3c
 800713e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007140:	1b1c      	subs	r4, r3, r4
 8007142:	1e63      	subs	r3, r4, #1
 8007144:	9309      	str	r3, [sp, #36]	; 0x24
 8007146:	bf49      	itett	mi
 8007148:	f1c4 0301 	rsbmi	r3, r4, #1
 800714c:	2300      	movpl	r3, #0
 800714e:	9306      	strmi	r3, [sp, #24]
 8007150:	2300      	movmi	r3, #0
 8007152:	bf54      	ite	pl
 8007154:	9306      	strpl	r3, [sp, #24]
 8007156:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007158:	f1ba 0f00 	cmp.w	sl, #0
 800715c:	db3d      	blt.n	80071da <_dtoa_r+0x23a>
 800715e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007160:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007164:	4453      	add	r3, sl
 8007166:	9309      	str	r3, [sp, #36]	; 0x24
 8007168:	2300      	movs	r3, #0
 800716a:	930a      	str	r3, [sp, #40]	; 0x28
 800716c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800716e:	2b09      	cmp	r3, #9
 8007170:	f200 808c 	bhi.w	800728c <_dtoa_r+0x2ec>
 8007174:	2b05      	cmp	r3, #5
 8007176:	bfc4      	itt	gt
 8007178:	3b04      	subgt	r3, #4
 800717a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800717c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800717e:	bfc8      	it	gt
 8007180:	2400      	movgt	r4, #0
 8007182:	f1a3 0302 	sub.w	r3, r3, #2
 8007186:	bfd8      	it	le
 8007188:	2401      	movle	r4, #1
 800718a:	2b03      	cmp	r3, #3
 800718c:	f200 808a 	bhi.w	80072a4 <_dtoa_r+0x304>
 8007190:	e8df f003 	tbb	[pc, r3]
 8007194:	5b4d4f2d 	.word	0x5b4d4f2d
 8007198:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800719c:	441c      	add	r4, r3
 800719e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80071a2:	2b20      	cmp	r3, #32
 80071a4:	bfc3      	ittte	gt
 80071a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071aa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80071ae:	fa09 f303 	lslgt.w	r3, r9, r3
 80071b2:	f1c3 0320 	rsble	r3, r3, #32
 80071b6:	bfc6      	itte	gt
 80071b8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80071bc:	4318      	orrgt	r0, r3
 80071be:	fa06 f003 	lslle.w	r0, r6, r3
 80071c2:	f7f9 f90f 	bl	80003e4 <__aeabi_ui2d>
 80071c6:	2301      	movs	r3, #1
 80071c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80071cc:	3c01      	subs	r4, #1
 80071ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80071d0:	e76f      	b.n	80070b2 <_dtoa_r+0x112>
 80071d2:	2301      	movs	r3, #1
 80071d4:	e7b2      	b.n	800713c <_dtoa_r+0x19c>
 80071d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80071d8:	e7b1      	b.n	800713e <_dtoa_r+0x19e>
 80071da:	9b06      	ldr	r3, [sp, #24]
 80071dc:	eba3 030a 	sub.w	r3, r3, sl
 80071e0:	9306      	str	r3, [sp, #24]
 80071e2:	f1ca 0300 	rsb	r3, sl, #0
 80071e6:	930a      	str	r3, [sp, #40]	; 0x28
 80071e8:	2300      	movs	r3, #0
 80071ea:	930e      	str	r3, [sp, #56]	; 0x38
 80071ec:	e7be      	b.n	800716c <_dtoa_r+0x1cc>
 80071ee:	2300      	movs	r3, #0
 80071f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80071f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	dc58      	bgt.n	80072aa <_dtoa_r+0x30a>
 80071f8:	f04f 0901 	mov.w	r9, #1
 80071fc:	464b      	mov	r3, r9
 80071fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8007202:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007206:	2200      	movs	r2, #0
 8007208:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800720a:	6042      	str	r2, [r0, #4]
 800720c:	2204      	movs	r2, #4
 800720e:	f102 0614 	add.w	r6, r2, #20
 8007212:	429e      	cmp	r6, r3
 8007214:	6841      	ldr	r1, [r0, #4]
 8007216:	d94e      	bls.n	80072b6 <_dtoa_r+0x316>
 8007218:	4628      	mov	r0, r5
 800721a:	f000 fcc9 	bl	8007bb0 <_Balloc>
 800721e:	9003      	str	r0, [sp, #12]
 8007220:	2800      	cmp	r0, #0
 8007222:	d14c      	bne.n	80072be <_dtoa_r+0x31e>
 8007224:	4602      	mov	r2, r0
 8007226:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800722a:	4b17      	ldr	r3, [pc, #92]	; (8007288 <_dtoa_r+0x2e8>)
 800722c:	e6cc      	b.n	8006fc8 <_dtoa_r+0x28>
 800722e:	2301      	movs	r3, #1
 8007230:	e7de      	b.n	80071f0 <_dtoa_r+0x250>
 8007232:	2300      	movs	r3, #0
 8007234:	930b      	str	r3, [sp, #44]	; 0x2c
 8007236:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007238:	eb0a 0903 	add.w	r9, sl, r3
 800723c:	f109 0301 	add.w	r3, r9, #1
 8007240:	2b01      	cmp	r3, #1
 8007242:	9308      	str	r3, [sp, #32]
 8007244:	bfb8      	it	lt
 8007246:	2301      	movlt	r3, #1
 8007248:	e7dd      	b.n	8007206 <_dtoa_r+0x266>
 800724a:	2301      	movs	r3, #1
 800724c:	e7f2      	b.n	8007234 <_dtoa_r+0x294>
 800724e:	bf00      	nop
 8007250:	636f4361 	.word	0x636f4361
 8007254:	3fd287a7 	.word	0x3fd287a7
 8007258:	8b60c8b3 	.word	0x8b60c8b3
 800725c:	3fc68a28 	.word	0x3fc68a28
 8007260:	509f79fb 	.word	0x509f79fb
 8007264:	3fd34413 	.word	0x3fd34413
 8007268:	080094de 	.word	0x080094de
 800726c:	080094f5 	.word	0x080094f5
 8007270:	7ff00000 	.word	0x7ff00000
 8007274:	080094da 	.word	0x080094da
 8007278:	080094d1 	.word	0x080094d1
 800727c:	080093ad 	.word	0x080093ad
 8007280:	3ff80000 	.word	0x3ff80000
 8007284:	080095e8 	.word	0x080095e8
 8007288:	08009550 	.word	0x08009550
 800728c:	2401      	movs	r4, #1
 800728e:	2300      	movs	r3, #0
 8007290:	940b      	str	r4, [sp, #44]	; 0x2c
 8007292:	9322      	str	r3, [sp, #136]	; 0x88
 8007294:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007298:	2200      	movs	r2, #0
 800729a:	2312      	movs	r3, #18
 800729c:	f8cd 9020 	str.w	r9, [sp, #32]
 80072a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80072a2:	e7b0      	b.n	8007206 <_dtoa_r+0x266>
 80072a4:	2301      	movs	r3, #1
 80072a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80072a8:	e7f4      	b.n	8007294 <_dtoa_r+0x2f4>
 80072aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80072ae:	464b      	mov	r3, r9
 80072b0:	f8cd 9020 	str.w	r9, [sp, #32]
 80072b4:	e7a7      	b.n	8007206 <_dtoa_r+0x266>
 80072b6:	3101      	adds	r1, #1
 80072b8:	6041      	str	r1, [r0, #4]
 80072ba:	0052      	lsls	r2, r2, #1
 80072bc:	e7a7      	b.n	800720e <_dtoa_r+0x26e>
 80072be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80072c0:	9a03      	ldr	r2, [sp, #12]
 80072c2:	601a      	str	r2, [r3, #0]
 80072c4:	9b08      	ldr	r3, [sp, #32]
 80072c6:	2b0e      	cmp	r3, #14
 80072c8:	f200 80a8 	bhi.w	800741c <_dtoa_r+0x47c>
 80072cc:	2c00      	cmp	r4, #0
 80072ce:	f000 80a5 	beq.w	800741c <_dtoa_r+0x47c>
 80072d2:	f1ba 0f00 	cmp.w	sl, #0
 80072d6:	dd34      	ble.n	8007342 <_dtoa_r+0x3a2>
 80072d8:	4a9a      	ldr	r2, [pc, #616]	; (8007544 <_dtoa_r+0x5a4>)
 80072da:	f00a 030f 	and.w	r3, sl, #15
 80072de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80072e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80072e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80072ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80072ee:	ea4f 142a 	mov.w	r4, sl, asr #4
 80072f2:	d016      	beq.n	8007322 <_dtoa_r+0x382>
 80072f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072f8:	4b93      	ldr	r3, [pc, #588]	; (8007548 <_dtoa_r+0x5a8>)
 80072fa:	2703      	movs	r7, #3
 80072fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007300:	f7f9 fa14 	bl	800072c <__aeabi_ddiv>
 8007304:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007308:	f004 040f 	and.w	r4, r4, #15
 800730c:	4e8e      	ldr	r6, [pc, #568]	; (8007548 <_dtoa_r+0x5a8>)
 800730e:	b954      	cbnz	r4, 8007326 <_dtoa_r+0x386>
 8007310:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007318:	f7f9 fa08 	bl	800072c <__aeabi_ddiv>
 800731c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007320:	e029      	b.n	8007376 <_dtoa_r+0x3d6>
 8007322:	2702      	movs	r7, #2
 8007324:	e7f2      	b.n	800730c <_dtoa_r+0x36c>
 8007326:	07e1      	lsls	r1, r4, #31
 8007328:	d508      	bpl.n	800733c <_dtoa_r+0x39c>
 800732a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800732e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007332:	f7f9 f8d1 	bl	80004d8 <__aeabi_dmul>
 8007336:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800733a:	3701      	adds	r7, #1
 800733c:	1064      	asrs	r4, r4, #1
 800733e:	3608      	adds	r6, #8
 8007340:	e7e5      	b.n	800730e <_dtoa_r+0x36e>
 8007342:	f000 80a5 	beq.w	8007490 <_dtoa_r+0x4f0>
 8007346:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800734a:	f1ca 0400 	rsb	r4, sl, #0
 800734e:	4b7d      	ldr	r3, [pc, #500]	; (8007544 <_dtoa_r+0x5a4>)
 8007350:	f004 020f 	and.w	r2, r4, #15
 8007354:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735c:	f7f9 f8bc 	bl	80004d8 <__aeabi_dmul>
 8007360:	2702      	movs	r7, #2
 8007362:	2300      	movs	r3, #0
 8007364:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007368:	4e77      	ldr	r6, [pc, #476]	; (8007548 <_dtoa_r+0x5a8>)
 800736a:	1124      	asrs	r4, r4, #4
 800736c:	2c00      	cmp	r4, #0
 800736e:	f040 8084 	bne.w	800747a <_dtoa_r+0x4da>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1d2      	bne.n	800731c <_dtoa_r+0x37c>
 8007376:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 808b 	beq.w	8007494 <_dtoa_r+0x4f4>
 800737e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007382:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007386:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800738a:	2200      	movs	r2, #0
 800738c:	4b6f      	ldr	r3, [pc, #444]	; (800754c <_dtoa_r+0x5ac>)
 800738e:	f7f9 fb15 	bl	80009bc <__aeabi_dcmplt>
 8007392:	2800      	cmp	r0, #0
 8007394:	d07e      	beq.n	8007494 <_dtoa_r+0x4f4>
 8007396:	9b08      	ldr	r3, [sp, #32]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d07b      	beq.n	8007494 <_dtoa_r+0x4f4>
 800739c:	f1b9 0f00 	cmp.w	r9, #0
 80073a0:	dd38      	ble.n	8007414 <_dtoa_r+0x474>
 80073a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073a6:	2200      	movs	r2, #0
 80073a8:	4b69      	ldr	r3, [pc, #420]	; (8007550 <_dtoa_r+0x5b0>)
 80073aa:	f7f9 f895 	bl	80004d8 <__aeabi_dmul>
 80073ae:	464c      	mov	r4, r9
 80073b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073b4:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 80073b8:	3701      	adds	r7, #1
 80073ba:	4638      	mov	r0, r7
 80073bc:	f7f9 f822 	bl	8000404 <__aeabi_i2d>
 80073c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073c4:	f7f9 f888 	bl	80004d8 <__aeabi_dmul>
 80073c8:	2200      	movs	r2, #0
 80073ca:	4b62      	ldr	r3, [pc, #392]	; (8007554 <_dtoa_r+0x5b4>)
 80073cc:	f7f8 fece 	bl	800016c <__adddf3>
 80073d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80073d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073d8:	9611      	str	r6, [sp, #68]	; 0x44
 80073da:	2c00      	cmp	r4, #0
 80073dc:	d15d      	bne.n	800749a <_dtoa_r+0x4fa>
 80073de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073e2:	2200      	movs	r2, #0
 80073e4:	4b5c      	ldr	r3, [pc, #368]	; (8007558 <_dtoa_r+0x5b8>)
 80073e6:	f7f8 febf 	bl	8000168 <__aeabi_dsub>
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073f2:	4633      	mov	r3, r6
 80073f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80073f6:	f7f9 faff 	bl	80009f8 <__aeabi_dcmpgt>
 80073fa:	2800      	cmp	r0, #0
 80073fc:	f040 829c 	bne.w	8007938 <_dtoa_r+0x998>
 8007400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007404:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007406:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800740a:	f7f9 fad7 	bl	80009bc <__aeabi_dcmplt>
 800740e:	2800      	cmp	r0, #0
 8007410:	f040 8290 	bne.w	8007934 <_dtoa_r+0x994>
 8007414:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007418:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800741c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800741e:	2b00      	cmp	r3, #0
 8007420:	f2c0 8152 	blt.w	80076c8 <_dtoa_r+0x728>
 8007424:	f1ba 0f0e 	cmp.w	sl, #14
 8007428:	f300 814e 	bgt.w	80076c8 <_dtoa_r+0x728>
 800742c:	4b45      	ldr	r3, [pc, #276]	; (8007544 <_dtoa_r+0x5a4>)
 800742e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007432:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007436:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800743a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800743c:	2b00      	cmp	r3, #0
 800743e:	f280 80db 	bge.w	80075f8 <_dtoa_r+0x658>
 8007442:	9b08      	ldr	r3, [sp, #32]
 8007444:	2b00      	cmp	r3, #0
 8007446:	f300 80d7 	bgt.w	80075f8 <_dtoa_r+0x658>
 800744a:	f040 8272 	bne.w	8007932 <_dtoa_r+0x992>
 800744e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007452:	2200      	movs	r2, #0
 8007454:	4b40      	ldr	r3, [pc, #256]	; (8007558 <_dtoa_r+0x5b8>)
 8007456:	f7f9 f83f 	bl	80004d8 <__aeabi_dmul>
 800745a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800745e:	f7f9 fac1 	bl	80009e4 <__aeabi_dcmpge>
 8007462:	9c08      	ldr	r4, [sp, #32]
 8007464:	4626      	mov	r6, r4
 8007466:	2800      	cmp	r0, #0
 8007468:	f040 8248 	bne.w	80078fc <_dtoa_r+0x95c>
 800746c:	2331      	movs	r3, #49	; 0x31
 800746e:	9f03      	ldr	r7, [sp, #12]
 8007470:	f10a 0a01 	add.w	sl, sl, #1
 8007474:	f807 3b01 	strb.w	r3, [r7], #1
 8007478:	e244      	b.n	8007904 <_dtoa_r+0x964>
 800747a:	07e2      	lsls	r2, r4, #31
 800747c:	d505      	bpl.n	800748a <_dtoa_r+0x4ea>
 800747e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007482:	f7f9 f829 	bl	80004d8 <__aeabi_dmul>
 8007486:	2301      	movs	r3, #1
 8007488:	3701      	adds	r7, #1
 800748a:	1064      	asrs	r4, r4, #1
 800748c:	3608      	adds	r6, #8
 800748e:	e76d      	b.n	800736c <_dtoa_r+0x3cc>
 8007490:	2702      	movs	r7, #2
 8007492:	e770      	b.n	8007376 <_dtoa_r+0x3d6>
 8007494:	46d0      	mov	r8, sl
 8007496:	9c08      	ldr	r4, [sp, #32]
 8007498:	e78f      	b.n	80073ba <_dtoa_r+0x41a>
 800749a:	9903      	ldr	r1, [sp, #12]
 800749c:	4b29      	ldr	r3, [pc, #164]	; (8007544 <_dtoa_r+0x5a4>)
 800749e:	4421      	add	r1, r4
 80074a0:	9112      	str	r1, [sp, #72]	; 0x48
 80074a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074a8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80074ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074b0:	2900      	cmp	r1, #0
 80074b2:	d055      	beq.n	8007560 <_dtoa_r+0x5c0>
 80074b4:	2000      	movs	r0, #0
 80074b6:	4929      	ldr	r1, [pc, #164]	; (800755c <_dtoa_r+0x5bc>)
 80074b8:	f7f9 f938 	bl	800072c <__aeabi_ddiv>
 80074bc:	463b      	mov	r3, r7
 80074be:	4632      	mov	r2, r6
 80074c0:	f7f8 fe52 	bl	8000168 <__aeabi_dsub>
 80074c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074c8:	9f03      	ldr	r7, [sp, #12]
 80074ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ce:	f7f9 fab3 	bl	8000a38 <__aeabi_d2iz>
 80074d2:	4604      	mov	r4, r0
 80074d4:	f7f8 ff96 	bl	8000404 <__aeabi_i2d>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074e0:	f7f8 fe42 	bl	8000168 <__aeabi_dsub>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	3430      	adds	r4, #48	; 0x30
 80074ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074f2:	f807 4b01 	strb.w	r4, [r7], #1
 80074f6:	f7f9 fa61 	bl	80009bc <__aeabi_dcmplt>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	d174      	bne.n	80075e8 <_dtoa_r+0x648>
 80074fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007502:	2000      	movs	r0, #0
 8007504:	4911      	ldr	r1, [pc, #68]	; (800754c <_dtoa_r+0x5ac>)
 8007506:	f7f8 fe2f 	bl	8000168 <__aeabi_dsub>
 800750a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800750e:	f7f9 fa55 	bl	80009bc <__aeabi_dcmplt>
 8007512:	2800      	cmp	r0, #0
 8007514:	f040 80b7 	bne.w	8007686 <_dtoa_r+0x6e6>
 8007518:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800751a:	429f      	cmp	r7, r3
 800751c:	f43f af7a 	beq.w	8007414 <_dtoa_r+0x474>
 8007520:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007524:	2200      	movs	r2, #0
 8007526:	4b0a      	ldr	r3, [pc, #40]	; (8007550 <_dtoa_r+0x5b0>)
 8007528:	f7f8 ffd6 	bl	80004d8 <__aeabi_dmul>
 800752c:	2200      	movs	r2, #0
 800752e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007536:	4b06      	ldr	r3, [pc, #24]	; (8007550 <_dtoa_r+0x5b0>)
 8007538:	f7f8 ffce 	bl	80004d8 <__aeabi_dmul>
 800753c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007540:	e7c3      	b.n	80074ca <_dtoa_r+0x52a>
 8007542:	bf00      	nop
 8007544:	080095e8 	.word	0x080095e8
 8007548:	080095c0 	.word	0x080095c0
 800754c:	3ff00000 	.word	0x3ff00000
 8007550:	40240000 	.word	0x40240000
 8007554:	401c0000 	.word	0x401c0000
 8007558:	40140000 	.word	0x40140000
 800755c:	3fe00000 	.word	0x3fe00000
 8007560:	4630      	mov	r0, r6
 8007562:	4639      	mov	r1, r7
 8007564:	f7f8 ffb8 	bl	80004d8 <__aeabi_dmul>
 8007568:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800756a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800756e:	9c03      	ldr	r4, [sp, #12]
 8007570:	9314      	str	r3, [sp, #80]	; 0x50
 8007572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007576:	f7f9 fa5f 	bl	8000a38 <__aeabi_d2iz>
 800757a:	9015      	str	r0, [sp, #84]	; 0x54
 800757c:	f7f8 ff42 	bl	8000404 <__aeabi_i2d>
 8007580:	4602      	mov	r2, r0
 8007582:	460b      	mov	r3, r1
 8007584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007588:	f7f8 fdee 	bl	8000168 <__aeabi_dsub>
 800758c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800758e:	4606      	mov	r6, r0
 8007590:	3330      	adds	r3, #48	; 0x30
 8007592:	f804 3b01 	strb.w	r3, [r4], #1
 8007596:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007598:	460f      	mov	r7, r1
 800759a:	429c      	cmp	r4, r3
 800759c:	f04f 0200 	mov.w	r2, #0
 80075a0:	d124      	bne.n	80075ec <_dtoa_r+0x64c>
 80075a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075a6:	4bb0      	ldr	r3, [pc, #704]	; (8007868 <_dtoa_r+0x8c8>)
 80075a8:	f7f8 fde0 	bl	800016c <__adddf3>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	4630      	mov	r0, r6
 80075b2:	4639      	mov	r1, r7
 80075b4:	f7f9 fa20 	bl	80009f8 <__aeabi_dcmpgt>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d163      	bne.n	8007684 <_dtoa_r+0x6e4>
 80075bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80075c0:	2000      	movs	r0, #0
 80075c2:	49a9      	ldr	r1, [pc, #676]	; (8007868 <_dtoa_r+0x8c8>)
 80075c4:	f7f8 fdd0 	bl	8000168 <__aeabi_dsub>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	f7f9 f9f4 	bl	80009bc <__aeabi_dcmplt>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	f43f af1d 	beq.w	8007414 <_dtoa_r+0x474>
 80075da:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80075dc:	1e7b      	subs	r3, r7, #1
 80075de:	9314      	str	r3, [sp, #80]	; 0x50
 80075e0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80075e4:	2b30      	cmp	r3, #48	; 0x30
 80075e6:	d0f8      	beq.n	80075da <_dtoa_r+0x63a>
 80075e8:	46c2      	mov	sl, r8
 80075ea:	e03b      	b.n	8007664 <_dtoa_r+0x6c4>
 80075ec:	4b9f      	ldr	r3, [pc, #636]	; (800786c <_dtoa_r+0x8cc>)
 80075ee:	f7f8 ff73 	bl	80004d8 <__aeabi_dmul>
 80075f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075f6:	e7bc      	b.n	8007572 <_dtoa_r+0x5d2>
 80075f8:	9f03      	ldr	r7, [sp, #12]
 80075fa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80075fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007602:	4640      	mov	r0, r8
 8007604:	4649      	mov	r1, r9
 8007606:	f7f9 f891 	bl	800072c <__aeabi_ddiv>
 800760a:	f7f9 fa15 	bl	8000a38 <__aeabi_d2iz>
 800760e:	4604      	mov	r4, r0
 8007610:	f7f8 fef8 	bl	8000404 <__aeabi_i2d>
 8007614:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007618:	f7f8 ff5e 	bl	80004d8 <__aeabi_dmul>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	4640      	mov	r0, r8
 8007622:	4649      	mov	r1, r9
 8007624:	f7f8 fda0 	bl	8000168 <__aeabi_dsub>
 8007628:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800762c:	f807 6b01 	strb.w	r6, [r7], #1
 8007630:	9e03      	ldr	r6, [sp, #12]
 8007632:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007636:	1bbe      	subs	r6, r7, r6
 8007638:	45b4      	cmp	ip, r6
 800763a:	4602      	mov	r2, r0
 800763c:	460b      	mov	r3, r1
 800763e:	d136      	bne.n	80076ae <_dtoa_r+0x70e>
 8007640:	f7f8 fd94 	bl	800016c <__adddf3>
 8007644:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007648:	4680      	mov	r8, r0
 800764a:	4689      	mov	r9, r1
 800764c:	f7f9 f9d4 	bl	80009f8 <__aeabi_dcmpgt>
 8007650:	bb58      	cbnz	r0, 80076aa <_dtoa_r+0x70a>
 8007652:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007656:	4640      	mov	r0, r8
 8007658:	4649      	mov	r1, r9
 800765a:	f7f9 f9a5 	bl	80009a8 <__aeabi_dcmpeq>
 800765e:	b108      	cbz	r0, 8007664 <_dtoa_r+0x6c4>
 8007660:	07e1      	lsls	r1, r4, #31
 8007662:	d422      	bmi.n	80076aa <_dtoa_r+0x70a>
 8007664:	4628      	mov	r0, r5
 8007666:	4659      	mov	r1, fp
 8007668:	f000 fae2 	bl	8007c30 <_Bfree>
 800766c:	2300      	movs	r3, #0
 800766e:	703b      	strb	r3, [r7, #0]
 8007670:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007672:	f10a 0001 	add.w	r0, sl, #1
 8007676:	6018      	str	r0, [r3, #0]
 8007678:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800767a:	2b00      	cmp	r3, #0
 800767c:	f43f acde 	beq.w	800703c <_dtoa_r+0x9c>
 8007680:	601f      	str	r7, [r3, #0]
 8007682:	e4db      	b.n	800703c <_dtoa_r+0x9c>
 8007684:	4627      	mov	r7, r4
 8007686:	463b      	mov	r3, r7
 8007688:	461f      	mov	r7, r3
 800768a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800768e:	2a39      	cmp	r2, #57	; 0x39
 8007690:	d107      	bne.n	80076a2 <_dtoa_r+0x702>
 8007692:	9a03      	ldr	r2, [sp, #12]
 8007694:	429a      	cmp	r2, r3
 8007696:	d1f7      	bne.n	8007688 <_dtoa_r+0x6e8>
 8007698:	2230      	movs	r2, #48	; 0x30
 800769a:	9903      	ldr	r1, [sp, #12]
 800769c:	f108 0801 	add.w	r8, r8, #1
 80076a0:	700a      	strb	r2, [r1, #0]
 80076a2:	781a      	ldrb	r2, [r3, #0]
 80076a4:	3201      	adds	r2, #1
 80076a6:	701a      	strb	r2, [r3, #0]
 80076a8:	e79e      	b.n	80075e8 <_dtoa_r+0x648>
 80076aa:	46d0      	mov	r8, sl
 80076ac:	e7eb      	b.n	8007686 <_dtoa_r+0x6e6>
 80076ae:	2200      	movs	r2, #0
 80076b0:	4b6e      	ldr	r3, [pc, #440]	; (800786c <_dtoa_r+0x8cc>)
 80076b2:	f7f8 ff11 	bl	80004d8 <__aeabi_dmul>
 80076b6:	2200      	movs	r2, #0
 80076b8:	2300      	movs	r3, #0
 80076ba:	4680      	mov	r8, r0
 80076bc:	4689      	mov	r9, r1
 80076be:	f7f9 f973 	bl	80009a8 <__aeabi_dcmpeq>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	d09b      	beq.n	80075fe <_dtoa_r+0x65e>
 80076c6:	e7cd      	b.n	8007664 <_dtoa_r+0x6c4>
 80076c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076ca:	2a00      	cmp	r2, #0
 80076cc:	f000 80d0 	beq.w	8007870 <_dtoa_r+0x8d0>
 80076d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80076d2:	2a01      	cmp	r2, #1
 80076d4:	f300 80ae 	bgt.w	8007834 <_dtoa_r+0x894>
 80076d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076da:	2a00      	cmp	r2, #0
 80076dc:	f000 80a6 	beq.w	800782c <_dtoa_r+0x88c>
 80076e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80076e6:	9f06      	ldr	r7, [sp, #24]
 80076e8:	9a06      	ldr	r2, [sp, #24]
 80076ea:	2101      	movs	r1, #1
 80076ec:	441a      	add	r2, r3
 80076ee:	9206      	str	r2, [sp, #24]
 80076f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076f2:	4628      	mov	r0, r5
 80076f4:	441a      	add	r2, r3
 80076f6:	9209      	str	r2, [sp, #36]	; 0x24
 80076f8:	f000 fb50 	bl	8007d9c <__i2b>
 80076fc:	4606      	mov	r6, r0
 80076fe:	2f00      	cmp	r7, #0
 8007700:	dd0c      	ble.n	800771c <_dtoa_r+0x77c>
 8007702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007704:	2b00      	cmp	r3, #0
 8007706:	dd09      	ble.n	800771c <_dtoa_r+0x77c>
 8007708:	42bb      	cmp	r3, r7
 800770a:	bfa8      	it	ge
 800770c:	463b      	movge	r3, r7
 800770e:	9a06      	ldr	r2, [sp, #24]
 8007710:	1aff      	subs	r7, r7, r3
 8007712:	1ad2      	subs	r2, r2, r3
 8007714:	9206      	str	r2, [sp, #24]
 8007716:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	9309      	str	r3, [sp, #36]	; 0x24
 800771c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800771e:	b1f3      	cbz	r3, 800775e <_dtoa_r+0x7be>
 8007720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007722:	2b00      	cmp	r3, #0
 8007724:	f000 80a8 	beq.w	8007878 <_dtoa_r+0x8d8>
 8007728:	2c00      	cmp	r4, #0
 800772a:	dd10      	ble.n	800774e <_dtoa_r+0x7ae>
 800772c:	4631      	mov	r1, r6
 800772e:	4622      	mov	r2, r4
 8007730:	4628      	mov	r0, r5
 8007732:	f000 fbf1 	bl	8007f18 <__pow5mult>
 8007736:	465a      	mov	r2, fp
 8007738:	4601      	mov	r1, r0
 800773a:	4606      	mov	r6, r0
 800773c:	4628      	mov	r0, r5
 800773e:	f000 fb43 	bl	8007dc8 <__multiply>
 8007742:	4680      	mov	r8, r0
 8007744:	4659      	mov	r1, fp
 8007746:	4628      	mov	r0, r5
 8007748:	f000 fa72 	bl	8007c30 <_Bfree>
 800774c:	46c3      	mov	fp, r8
 800774e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007750:	1b1a      	subs	r2, r3, r4
 8007752:	d004      	beq.n	800775e <_dtoa_r+0x7be>
 8007754:	4659      	mov	r1, fp
 8007756:	4628      	mov	r0, r5
 8007758:	f000 fbde 	bl	8007f18 <__pow5mult>
 800775c:	4683      	mov	fp, r0
 800775e:	2101      	movs	r1, #1
 8007760:	4628      	mov	r0, r5
 8007762:	f000 fb1b 	bl	8007d9c <__i2b>
 8007766:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007768:	4604      	mov	r4, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	f340 8086 	ble.w	800787c <_dtoa_r+0x8dc>
 8007770:	461a      	mov	r2, r3
 8007772:	4601      	mov	r1, r0
 8007774:	4628      	mov	r0, r5
 8007776:	f000 fbcf 	bl	8007f18 <__pow5mult>
 800777a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800777c:	4604      	mov	r4, r0
 800777e:	2b01      	cmp	r3, #1
 8007780:	dd7f      	ble.n	8007882 <_dtoa_r+0x8e2>
 8007782:	f04f 0800 	mov.w	r8, #0
 8007786:	6923      	ldr	r3, [r4, #16]
 8007788:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800778c:	6918      	ldr	r0, [r3, #16]
 800778e:	f000 fab7 	bl	8007d00 <__hi0bits>
 8007792:	f1c0 0020 	rsb	r0, r0, #32
 8007796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007798:	4418      	add	r0, r3
 800779a:	f010 001f 	ands.w	r0, r0, #31
 800779e:	f000 8092 	beq.w	80078c6 <_dtoa_r+0x926>
 80077a2:	f1c0 0320 	rsb	r3, r0, #32
 80077a6:	2b04      	cmp	r3, #4
 80077a8:	f340 808a 	ble.w	80078c0 <_dtoa_r+0x920>
 80077ac:	f1c0 001c 	rsb	r0, r0, #28
 80077b0:	9b06      	ldr	r3, [sp, #24]
 80077b2:	4407      	add	r7, r0
 80077b4:	4403      	add	r3, r0
 80077b6:	9306      	str	r3, [sp, #24]
 80077b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ba:	4403      	add	r3, r0
 80077bc:	9309      	str	r3, [sp, #36]	; 0x24
 80077be:	9b06      	ldr	r3, [sp, #24]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	dd05      	ble.n	80077d0 <_dtoa_r+0x830>
 80077c4:	4659      	mov	r1, fp
 80077c6:	461a      	mov	r2, r3
 80077c8:	4628      	mov	r0, r5
 80077ca:	f000 fbff 	bl	8007fcc <__lshift>
 80077ce:	4683      	mov	fp, r0
 80077d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	dd05      	ble.n	80077e2 <_dtoa_r+0x842>
 80077d6:	4621      	mov	r1, r4
 80077d8:	461a      	mov	r2, r3
 80077da:	4628      	mov	r0, r5
 80077dc:	f000 fbf6 	bl	8007fcc <__lshift>
 80077e0:	4604      	mov	r4, r0
 80077e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d070      	beq.n	80078ca <_dtoa_r+0x92a>
 80077e8:	4621      	mov	r1, r4
 80077ea:	4658      	mov	r0, fp
 80077ec:	f000 fc5e 	bl	80080ac <__mcmp>
 80077f0:	2800      	cmp	r0, #0
 80077f2:	da6a      	bge.n	80078ca <_dtoa_r+0x92a>
 80077f4:	2300      	movs	r3, #0
 80077f6:	4659      	mov	r1, fp
 80077f8:	220a      	movs	r2, #10
 80077fa:	4628      	mov	r0, r5
 80077fc:	f000 fa3a 	bl	8007c74 <__multadd>
 8007800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007802:	4683      	mov	fp, r0
 8007804:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 8194 	beq.w	8007b36 <_dtoa_r+0xb96>
 800780e:	4631      	mov	r1, r6
 8007810:	2300      	movs	r3, #0
 8007812:	220a      	movs	r2, #10
 8007814:	4628      	mov	r0, r5
 8007816:	f000 fa2d 	bl	8007c74 <__multadd>
 800781a:	f1b9 0f00 	cmp.w	r9, #0
 800781e:	4606      	mov	r6, r0
 8007820:	f300 8093 	bgt.w	800794a <_dtoa_r+0x9aa>
 8007824:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007826:	2b02      	cmp	r3, #2
 8007828:	dc57      	bgt.n	80078da <_dtoa_r+0x93a>
 800782a:	e08e      	b.n	800794a <_dtoa_r+0x9aa>
 800782c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800782e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007832:	e757      	b.n	80076e4 <_dtoa_r+0x744>
 8007834:	9b08      	ldr	r3, [sp, #32]
 8007836:	1e5c      	subs	r4, r3, #1
 8007838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800783a:	42a3      	cmp	r3, r4
 800783c:	bfb7      	itett	lt
 800783e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007840:	1b1c      	subge	r4, r3, r4
 8007842:	1ae2      	sublt	r2, r4, r3
 8007844:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007846:	bfbe      	ittt	lt
 8007848:	940a      	strlt	r4, [sp, #40]	; 0x28
 800784a:	189b      	addlt	r3, r3, r2
 800784c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800784e:	9b08      	ldr	r3, [sp, #32]
 8007850:	bfb8      	it	lt
 8007852:	2400      	movlt	r4, #0
 8007854:	2b00      	cmp	r3, #0
 8007856:	bfbb      	ittet	lt
 8007858:	9b06      	ldrlt	r3, [sp, #24]
 800785a:	9a08      	ldrlt	r2, [sp, #32]
 800785c:	9f06      	ldrge	r7, [sp, #24]
 800785e:	1a9f      	sublt	r7, r3, r2
 8007860:	bfac      	ite	ge
 8007862:	9b08      	ldrge	r3, [sp, #32]
 8007864:	2300      	movlt	r3, #0
 8007866:	e73f      	b.n	80076e8 <_dtoa_r+0x748>
 8007868:	3fe00000 	.word	0x3fe00000
 800786c:	40240000 	.word	0x40240000
 8007870:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007872:	9f06      	ldr	r7, [sp, #24]
 8007874:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007876:	e742      	b.n	80076fe <_dtoa_r+0x75e>
 8007878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800787a:	e76b      	b.n	8007754 <_dtoa_r+0x7b4>
 800787c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800787e:	2b01      	cmp	r3, #1
 8007880:	dc19      	bgt.n	80078b6 <_dtoa_r+0x916>
 8007882:	9b04      	ldr	r3, [sp, #16]
 8007884:	b9bb      	cbnz	r3, 80078b6 <_dtoa_r+0x916>
 8007886:	9b05      	ldr	r3, [sp, #20]
 8007888:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800788c:	b99b      	cbnz	r3, 80078b6 <_dtoa_r+0x916>
 800788e:	9b05      	ldr	r3, [sp, #20]
 8007890:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007894:	0d1b      	lsrs	r3, r3, #20
 8007896:	051b      	lsls	r3, r3, #20
 8007898:	b183      	cbz	r3, 80078bc <_dtoa_r+0x91c>
 800789a:	f04f 0801 	mov.w	r8, #1
 800789e:	9b06      	ldr	r3, [sp, #24]
 80078a0:	3301      	adds	r3, #1
 80078a2:	9306      	str	r3, [sp, #24]
 80078a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078a6:	3301      	adds	r3, #1
 80078a8:	9309      	str	r3, [sp, #36]	; 0x24
 80078aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	f47f af6a 	bne.w	8007786 <_dtoa_r+0x7e6>
 80078b2:	2001      	movs	r0, #1
 80078b4:	e76f      	b.n	8007796 <_dtoa_r+0x7f6>
 80078b6:	f04f 0800 	mov.w	r8, #0
 80078ba:	e7f6      	b.n	80078aa <_dtoa_r+0x90a>
 80078bc:	4698      	mov	r8, r3
 80078be:	e7f4      	b.n	80078aa <_dtoa_r+0x90a>
 80078c0:	f43f af7d 	beq.w	80077be <_dtoa_r+0x81e>
 80078c4:	4618      	mov	r0, r3
 80078c6:	301c      	adds	r0, #28
 80078c8:	e772      	b.n	80077b0 <_dtoa_r+0x810>
 80078ca:	9b08      	ldr	r3, [sp, #32]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	dc36      	bgt.n	800793e <_dtoa_r+0x99e>
 80078d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	dd33      	ble.n	800793e <_dtoa_r+0x99e>
 80078d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078da:	f1b9 0f00 	cmp.w	r9, #0
 80078de:	d10d      	bne.n	80078fc <_dtoa_r+0x95c>
 80078e0:	4621      	mov	r1, r4
 80078e2:	464b      	mov	r3, r9
 80078e4:	2205      	movs	r2, #5
 80078e6:	4628      	mov	r0, r5
 80078e8:	f000 f9c4 	bl	8007c74 <__multadd>
 80078ec:	4601      	mov	r1, r0
 80078ee:	4604      	mov	r4, r0
 80078f0:	4658      	mov	r0, fp
 80078f2:	f000 fbdb 	bl	80080ac <__mcmp>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	f73f adb8 	bgt.w	800746c <_dtoa_r+0x4cc>
 80078fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078fe:	9f03      	ldr	r7, [sp, #12]
 8007900:	ea6f 0a03 	mvn.w	sl, r3
 8007904:	f04f 0800 	mov.w	r8, #0
 8007908:	4621      	mov	r1, r4
 800790a:	4628      	mov	r0, r5
 800790c:	f000 f990 	bl	8007c30 <_Bfree>
 8007910:	2e00      	cmp	r6, #0
 8007912:	f43f aea7 	beq.w	8007664 <_dtoa_r+0x6c4>
 8007916:	f1b8 0f00 	cmp.w	r8, #0
 800791a:	d005      	beq.n	8007928 <_dtoa_r+0x988>
 800791c:	45b0      	cmp	r8, r6
 800791e:	d003      	beq.n	8007928 <_dtoa_r+0x988>
 8007920:	4641      	mov	r1, r8
 8007922:	4628      	mov	r0, r5
 8007924:	f000 f984 	bl	8007c30 <_Bfree>
 8007928:	4631      	mov	r1, r6
 800792a:	4628      	mov	r0, r5
 800792c:	f000 f980 	bl	8007c30 <_Bfree>
 8007930:	e698      	b.n	8007664 <_dtoa_r+0x6c4>
 8007932:	2400      	movs	r4, #0
 8007934:	4626      	mov	r6, r4
 8007936:	e7e1      	b.n	80078fc <_dtoa_r+0x95c>
 8007938:	46c2      	mov	sl, r8
 800793a:	4626      	mov	r6, r4
 800793c:	e596      	b.n	800746c <_dtoa_r+0x4cc>
 800793e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007940:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 80fd 	beq.w	8007b44 <_dtoa_r+0xba4>
 800794a:	2f00      	cmp	r7, #0
 800794c:	dd05      	ble.n	800795a <_dtoa_r+0x9ba>
 800794e:	4631      	mov	r1, r6
 8007950:	463a      	mov	r2, r7
 8007952:	4628      	mov	r0, r5
 8007954:	f000 fb3a 	bl	8007fcc <__lshift>
 8007958:	4606      	mov	r6, r0
 800795a:	f1b8 0f00 	cmp.w	r8, #0
 800795e:	d05c      	beq.n	8007a1a <_dtoa_r+0xa7a>
 8007960:	4628      	mov	r0, r5
 8007962:	6871      	ldr	r1, [r6, #4]
 8007964:	f000 f924 	bl	8007bb0 <_Balloc>
 8007968:	4607      	mov	r7, r0
 800796a:	b928      	cbnz	r0, 8007978 <_dtoa_r+0x9d8>
 800796c:	4602      	mov	r2, r0
 800796e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007972:	4b7f      	ldr	r3, [pc, #508]	; (8007b70 <_dtoa_r+0xbd0>)
 8007974:	f7ff bb28 	b.w	8006fc8 <_dtoa_r+0x28>
 8007978:	6932      	ldr	r2, [r6, #16]
 800797a:	f106 010c 	add.w	r1, r6, #12
 800797e:	3202      	adds	r2, #2
 8007980:	0092      	lsls	r2, r2, #2
 8007982:	300c      	adds	r0, #12
 8007984:	f7fe fd50 	bl	8006428 <memcpy>
 8007988:	2201      	movs	r2, #1
 800798a:	4639      	mov	r1, r7
 800798c:	4628      	mov	r0, r5
 800798e:	f000 fb1d 	bl	8007fcc <__lshift>
 8007992:	46b0      	mov	r8, r6
 8007994:	4606      	mov	r6, r0
 8007996:	9b03      	ldr	r3, [sp, #12]
 8007998:	3301      	adds	r3, #1
 800799a:	9308      	str	r3, [sp, #32]
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	444b      	add	r3, r9
 80079a0:	930a      	str	r3, [sp, #40]	; 0x28
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	f003 0301 	and.w	r3, r3, #1
 80079a8:	9309      	str	r3, [sp, #36]	; 0x24
 80079aa:	9b08      	ldr	r3, [sp, #32]
 80079ac:	4621      	mov	r1, r4
 80079ae:	3b01      	subs	r3, #1
 80079b0:	4658      	mov	r0, fp
 80079b2:	9304      	str	r3, [sp, #16]
 80079b4:	f7ff fa68 	bl	8006e88 <quorem>
 80079b8:	4603      	mov	r3, r0
 80079ba:	4641      	mov	r1, r8
 80079bc:	3330      	adds	r3, #48	; 0x30
 80079be:	9006      	str	r0, [sp, #24]
 80079c0:	4658      	mov	r0, fp
 80079c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80079c4:	f000 fb72 	bl	80080ac <__mcmp>
 80079c8:	4632      	mov	r2, r6
 80079ca:	4681      	mov	r9, r0
 80079cc:	4621      	mov	r1, r4
 80079ce:	4628      	mov	r0, r5
 80079d0:	f000 fb88 	bl	80080e4 <__mdiff>
 80079d4:	68c2      	ldr	r2, [r0, #12]
 80079d6:	4607      	mov	r7, r0
 80079d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079da:	bb02      	cbnz	r2, 8007a1e <_dtoa_r+0xa7e>
 80079dc:	4601      	mov	r1, r0
 80079de:	4658      	mov	r0, fp
 80079e0:	f000 fb64 	bl	80080ac <__mcmp>
 80079e4:	4602      	mov	r2, r0
 80079e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079e8:	4639      	mov	r1, r7
 80079ea:	4628      	mov	r0, r5
 80079ec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80079f0:	f000 f91e 	bl	8007c30 <_Bfree>
 80079f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079f8:	9f08      	ldr	r7, [sp, #32]
 80079fa:	ea43 0102 	orr.w	r1, r3, r2
 80079fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a00:	430b      	orrs	r3, r1
 8007a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a04:	d10d      	bne.n	8007a22 <_dtoa_r+0xa82>
 8007a06:	2b39      	cmp	r3, #57	; 0x39
 8007a08:	d029      	beq.n	8007a5e <_dtoa_r+0xabe>
 8007a0a:	f1b9 0f00 	cmp.w	r9, #0
 8007a0e:	dd01      	ble.n	8007a14 <_dtoa_r+0xa74>
 8007a10:	9b06      	ldr	r3, [sp, #24]
 8007a12:	3331      	adds	r3, #49	; 0x31
 8007a14:	9a04      	ldr	r2, [sp, #16]
 8007a16:	7013      	strb	r3, [r2, #0]
 8007a18:	e776      	b.n	8007908 <_dtoa_r+0x968>
 8007a1a:	4630      	mov	r0, r6
 8007a1c:	e7b9      	b.n	8007992 <_dtoa_r+0x9f2>
 8007a1e:	2201      	movs	r2, #1
 8007a20:	e7e2      	b.n	80079e8 <_dtoa_r+0xa48>
 8007a22:	f1b9 0f00 	cmp.w	r9, #0
 8007a26:	db06      	blt.n	8007a36 <_dtoa_r+0xa96>
 8007a28:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007a2a:	ea41 0909 	orr.w	r9, r1, r9
 8007a2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a30:	ea59 0101 	orrs.w	r1, r9, r1
 8007a34:	d120      	bne.n	8007a78 <_dtoa_r+0xad8>
 8007a36:	2a00      	cmp	r2, #0
 8007a38:	ddec      	ble.n	8007a14 <_dtoa_r+0xa74>
 8007a3a:	4659      	mov	r1, fp
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	4628      	mov	r0, r5
 8007a40:	9308      	str	r3, [sp, #32]
 8007a42:	f000 fac3 	bl	8007fcc <__lshift>
 8007a46:	4621      	mov	r1, r4
 8007a48:	4683      	mov	fp, r0
 8007a4a:	f000 fb2f 	bl	80080ac <__mcmp>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	9b08      	ldr	r3, [sp, #32]
 8007a52:	dc02      	bgt.n	8007a5a <_dtoa_r+0xaba>
 8007a54:	d1de      	bne.n	8007a14 <_dtoa_r+0xa74>
 8007a56:	07da      	lsls	r2, r3, #31
 8007a58:	d5dc      	bpl.n	8007a14 <_dtoa_r+0xa74>
 8007a5a:	2b39      	cmp	r3, #57	; 0x39
 8007a5c:	d1d8      	bne.n	8007a10 <_dtoa_r+0xa70>
 8007a5e:	2339      	movs	r3, #57	; 0x39
 8007a60:	9a04      	ldr	r2, [sp, #16]
 8007a62:	7013      	strb	r3, [r2, #0]
 8007a64:	463b      	mov	r3, r7
 8007a66:	461f      	mov	r7, r3
 8007a68:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	2a39      	cmp	r2, #57	; 0x39
 8007a70:	d050      	beq.n	8007b14 <_dtoa_r+0xb74>
 8007a72:	3201      	adds	r2, #1
 8007a74:	701a      	strb	r2, [r3, #0]
 8007a76:	e747      	b.n	8007908 <_dtoa_r+0x968>
 8007a78:	2a00      	cmp	r2, #0
 8007a7a:	dd03      	ble.n	8007a84 <_dtoa_r+0xae4>
 8007a7c:	2b39      	cmp	r3, #57	; 0x39
 8007a7e:	d0ee      	beq.n	8007a5e <_dtoa_r+0xabe>
 8007a80:	3301      	adds	r3, #1
 8007a82:	e7c7      	b.n	8007a14 <_dtoa_r+0xa74>
 8007a84:	9a08      	ldr	r2, [sp, #32]
 8007a86:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007a88:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a8c:	428a      	cmp	r2, r1
 8007a8e:	d02a      	beq.n	8007ae6 <_dtoa_r+0xb46>
 8007a90:	4659      	mov	r1, fp
 8007a92:	2300      	movs	r3, #0
 8007a94:	220a      	movs	r2, #10
 8007a96:	4628      	mov	r0, r5
 8007a98:	f000 f8ec 	bl	8007c74 <__multadd>
 8007a9c:	45b0      	cmp	r8, r6
 8007a9e:	4683      	mov	fp, r0
 8007aa0:	f04f 0300 	mov.w	r3, #0
 8007aa4:	f04f 020a 	mov.w	r2, #10
 8007aa8:	4641      	mov	r1, r8
 8007aaa:	4628      	mov	r0, r5
 8007aac:	d107      	bne.n	8007abe <_dtoa_r+0xb1e>
 8007aae:	f000 f8e1 	bl	8007c74 <__multadd>
 8007ab2:	4680      	mov	r8, r0
 8007ab4:	4606      	mov	r6, r0
 8007ab6:	9b08      	ldr	r3, [sp, #32]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	9308      	str	r3, [sp, #32]
 8007abc:	e775      	b.n	80079aa <_dtoa_r+0xa0a>
 8007abe:	f000 f8d9 	bl	8007c74 <__multadd>
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4680      	mov	r8, r0
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	220a      	movs	r2, #10
 8007aca:	4628      	mov	r0, r5
 8007acc:	f000 f8d2 	bl	8007c74 <__multadd>
 8007ad0:	4606      	mov	r6, r0
 8007ad2:	e7f0      	b.n	8007ab6 <_dtoa_r+0xb16>
 8007ad4:	f1b9 0f00 	cmp.w	r9, #0
 8007ad8:	bfcc      	ite	gt
 8007ada:	464f      	movgt	r7, r9
 8007adc:	2701      	movle	r7, #1
 8007ade:	f04f 0800 	mov.w	r8, #0
 8007ae2:	9a03      	ldr	r2, [sp, #12]
 8007ae4:	4417      	add	r7, r2
 8007ae6:	4659      	mov	r1, fp
 8007ae8:	2201      	movs	r2, #1
 8007aea:	4628      	mov	r0, r5
 8007aec:	9308      	str	r3, [sp, #32]
 8007aee:	f000 fa6d 	bl	8007fcc <__lshift>
 8007af2:	4621      	mov	r1, r4
 8007af4:	4683      	mov	fp, r0
 8007af6:	f000 fad9 	bl	80080ac <__mcmp>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	dcb2      	bgt.n	8007a64 <_dtoa_r+0xac4>
 8007afe:	d102      	bne.n	8007b06 <_dtoa_r+0xb66>
 8007b00:	9b08      	ldr	r3, [sp, #32]
 8007b02:	07db      	lsls	r3, r3, #31
 8007b04:	d4ae      	bmi.n	8007a64 <_dtoa_r+0xac4>
 8007b06:	463b      	mov	r3, r7
 8007b08:	461f      	mov	r7, r3
 8007b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b0e:	2a30      	cmp	r2, #48	; 0x30
 8007b10:	d0fa      	beq.n	8007b08 <_dtoa_r+0xb68>
 8007b12:	e6f9      	b.n	8007908 <_dtoa_r+0x968>
 8007b14:	9a03      	ldr	r2, [sp, #12]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d1a5      	bne.n	8007a66 <_dtoa_r+0xac6>
 8007b1a:	2331      	movs	r3, #49	; 0x31
 8007b1c:	f10a 0a01 	add.w	sl, sl, #1
 8007b20:	e779      	b.n	8007a16 <_dtoa_r+0xa76>
 8007b22:	4b14      	ldr	r3, [pc, #80]	; (8007b74 <_dtoa_r+0xbd4>)
 8007b24:	f7ff baa8 	b.w	8007078 <_dtoa_r+0xd8>
 8007b28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f47f aa81 	bne.w	8007032 <_dtoa_r+0x92>
 8007b30:	4b11      	ldr	r3, [pc, #68]	; (8007b78 <_dtoa_r+0xbd8>)
 8007b32:	f7ff baa1 	b.w	8007078 <_dtoa_r+0xd8>
 8007b36:	f1b9 0f00 	cmp.w	r9, #0
 8007b3a:	dc03      	bgt.n	8007b44 <_dtoa_r+0xba4>
 8007b3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	f73f aecb 	bgt.w	80078da <_dtoa_r+0x93a>
 8007b44:	9f03      	ldr	r7, [sp, #12]
 8007b46:	4621      	mov	r1, r4
 8007b48:	4658      	mov	r0, fp
 8007b4a:	f7ff f99d 	bl	8006e88 <quorem>
 8007b4e:	9a03      	ldr	r2, [sp, #12]
 8007b50:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007b54:	f807 3b01 	strb.w	r3, [r7], #1
 8007b58:	1aba      	subs	r2, r7, r2
 8007b5a:	4591      	cmp	r9, r2
 8007b5c:	ddba      	ble.n	8007ad4 <_dtoa_r+0xb34>
 8007b5e:	4659      	mov	r1, fp
 8007b60:	2300      	movs	r3, #0
 8007b62:	220a      	movs	r2, #10
 8007b64:	4628      	mov	r0, r5
 8007b66:	f000 f885 	bl	8007c74 <__multadd>
 8007b6a:	4683      	mov	fp, r0
 8007b6c:	e7eb      	b.n	8007b46 <_dtoa_r+0xba6>
 8007b6e:	bf00      	nop
 8007b70:	08009550 	.word	0x08009550
 8007b74:	080093ac 	.word	0x080093ac
 8007b78:	080094d1 	.word	0x080094d1

08007b7c <_localeconv_r>:
 8007b7c:	4800      	ldr	r0, [pc, #0]	; (8007b80 <_localeconv_r+0x4>)
 8007b7e:	4770      	bx	lr
 8007b80:	2000022c 	.word	0x2000022c

08007b84 <malloc>:
 8007b84:	4b02      	ldr	r3, [pc, #8]	; (8007b90 <malloc+0xc>)
 8007b86:	4601      	mov	r1, r0
 8007b88:	6818      	ldr	r0, [r3, #0]
 8007b8a:	f000 bc0f 	b.w	80083ac <_malloc_r>
 8007b8e:	bf00      	nop
 8007b90:	200000d8 	.word	0x200000d8

08007b94 <memchr>:
 8007b94:	4603      	mov	r3, r0
 8007b96:	b510      	push	{r4, lr}
 8007b98:	b2c9      	uxtb	r1, r1
 8007b9a:	4402      	add	r2, r0
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	d101      	bne.n	8007ba6 <memchr+0x12>
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e003      	b.n	8007bae <memchr+0x1a>
 8007ba6:	7804      	ldrb	r4, [r0, #0]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	428c      	cmp	r4, r1
 8007bac:	d1f6      	bne.n	8007b9c <memchr+0x8>
 8007bae:	bd10      	pop	{r4, pc}

08007bb0 <_Balloc>:
 8007bb0:	b570      	push	{r4, r5, r6, lr}
 8007bb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	460d      	mov	r5, r1
 8007bb8:	b976      	cbnz	r6, 8007bd8 <_Balloc+0x28>
 8007bba:	2010      	movs	r0, #16
 8007bbc:	f7ff ffe2 	bl	8007b84 <malloc>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	6260      	str	r0, [r4, #36]	; 0x24
 8007bc4:	b920      	cbnz	r0, 8007bd0 <_Balloc+0x20>
 8007bc6:	2166      	movs	r1, #102	; 0x66
 8007bc8:	4b17      	ldr	r3, [pc, #92]	; (8007c28 <_Balloc+0x78>)
 8007bca:	4818      	ldr	r0, [pc, #96]	; (8007c2c <_Balloc+0x7c>)
 8007bcc:	f000 fdce 	bl	800876c <__assert_func>
 8007bd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bd4:	6006      	str	r6, [r0, #0]
 8007bd6:	60c6      	str	r6, [r0, #12]
 8007bd8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007bda:	68f3      	ldr	r3, [r6, #12]
 8007bdc:	b183      	cbz	r3, 8007c00 <_Balloc+0x50>
 8007bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007be6:	b9b8      	cbnz	r0, 8007c18 <_Balloc+0x68>
 8007be8:	2101      	movs	r1, #1
 8007bea:	fa01 f605 	lsl.w	r6, r1, r5
 8007bee:	1d72      	adds	r2, r6, #5
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	0092      	lsls	r2, r2, #2
 8007bf4:	f000 fb5e 	bl	80082b4 <_calloc_r>
 8007bf8:	b160      	cbz	r0, 8007c14 <_Balloc+0x64>
 8007bfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bfe:	e00e      	b.n	8007c1e <_Balloc+0x6e>
 8007c00:	2221      	movs	r2, #33	; 0x21
 8007c02:	2104      	movs	r1, #4
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 fb55 	bl	80082b4 <_calloc_r>
 8007c0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c0c:	60f0      	str	r0, [r6, #12]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1e4      	bne.n	8007bde <_Balloc+0x2e>
 8007c14:	2000      	movs	r0, #0
 8007c16:	bd70      	pop	{r4, r5, r6, pc}
 8007c18:	6802      	ldr	r2, [r0, #0]
 8007c1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c24:	e7f7      	b.n	8007c16 <_Balloc+0x66>
 8007c26:	bf00      	nop
 8007c28:	080094de 	.word	0x080094de
 8007c2c:	08009561 	.word	0x08009561

08007c30 <_Bfree>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007c34:	4605      	mov	r5, r0
 8007c36:	460c      	mov	r4, r1
 8007c38:	b976      	cbnz	r6, 8007c58 <_Bfree+0x28>
 8007c3a:	2010      	movs	r0, #16
 8007c3c:	f7ff ffa2 	bl	8007b84 <malloc>
 8007c40:	4602      	mov	r2, r0
 8007c42:	6268      	str	r0, [r5, #36]	; 0x24
 8007c44:	b920      	cbnz	r0, 8007c50 <_Bfree+0x20>
 8007c46:	218a      	movs	r1, #138	; 0x8a
 8007c48:	4b08      	ldr	r3, [pc, #32]	; (8007c6c <_Bfree+0x3c>)
 8007c4a:	4809      	ldr	r0, [pc, #36]	; (8007c70 <_Bfree+0x40>)
 8007c4c:	f000 fd8e 	bl	800876c <__assert_func>
 8007c50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c54:	6006      	str	r6, [r0, #0]
 8007c56:	60c6      	str	r6, [r0, #12]
 8007c58:	b13c      	cbz	r4, 8007c6a <_Bfree+0x3a>
 8007c5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c5c:	6862      	ldr	r2, [r4, #4]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c64:	6021      	str	r1, [r4, #0]
 8007c66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c6a:	bd70      	pop	{r4, r5, r6, pc}
 8007c6c:	080094de 	.word	0x080094de
 8007c70:	08009561 	.word	0x08009561

08007c74 <__multadd>:
 8007c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c78:	4607      	mov	r7, r0
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	461e      	mov	r6, r3
 8007c7e:	2000      	movs	r0, #0
 8007c80:	690d      	ldr	r5, [r1, #16]
 8007c82:	f101 0c14 	add.w	ip, r1, #20
 8007c86:	f8dc 3000 	ldr.w	r3, [ip]
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	b299      	uxth	r1, r3
 8007c8e:	fb02 6101 	mla	r1, r2, r1, r6
 8007c92:	0c1e      	lsrs	r6, r3, #16
 8007c94:	0c0b      	lsrs	r3, r1, #16
 8007c96:	fb02 3306 	mla	r3, r2, r6, r3
 8007c9a:	b289      	uxth	r1, r1
 8007c9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ca0:	4285      	cmp	r5, r0
 8007ca2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ca6:	f84c 1b04 	str.w	r1, [ip], #4
 8007caa:	dcec      	bgt.n	8007c86 <__multadd+0x12>
 8007cac:	b30e      	cbz	r6, 8007cf2 <__multadd+0x7e>
 8007cae:	68a3      	ldr	r3, [r4, #8]
 8007cb0:	42ab      	cmp	r3, r5
 8007cb2:	dc19      	bgt.n	8007ce8 <__multadd+0x74>
 8007cb4:	6861      	ldr	r1, [r4, #4]
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	3101      	adds	r1, #1
 8007cba:	f7ff ff79 	bl	8007bb0 <_Balloc>
 8007cbe:	4680      	mov	r8, r0
 8007cc0:	b928      	cbnz	r0, 8007cce <__multadd+0x5a>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	21b5      	movs	r1, #181	; 0xb5
 8007cc6:	4b0c      	ldr	r3, [pc, #48]	; (8007cf8 <__multadd+0x84>)
 8007cc8:	480c      	ldr	r0, [pc, #48]	; (8007cfc <__multadd+0x88>)
 8007cca:	f000 fd4f 	bl	800876c <__assert_func>
 8007cce:	6922      	ldr	r2, [r4, #16]
 8007cd0:	f104 010c 	add.w	r1, r4, #12
 8007cd4:	3202      	adds	r2, #2
 8007cd6:	0092      	lsls	r2, r2, #2
 8007cd8:	300c      	adds	r0, #12
 8007cda:	f7fe fba5 	bl	8006428 <memcpy>
 8007cde:	4621      	mov	r1, r4
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	f7ff ffa5 	bl	8007c30 <_Bfree>
 8007ce6:	4644      	mov	r4, r8
 8007ce8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007cec:	3501      	adds	r5, #1
 8007cee:	615e      	str	r6, [r3, #20]
 8007cf0:	6125      	str	r5, [r4, #16]
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cf8:	08009550 	.word	0x08009550
 8007cfc:	08009561 	.word	0x08009561

08007d00 <__hi0bits>:
 8007d00:	0c02      	lsrs	r2, r0, #16
 8007d02:	0412      	lsls	r2, r2, #16
 8007d04:	4603      	mov	r3, r0
 8007d06:	b9ca      	cbnz	r2, 8007d3c <__hi0bits+0x3c>
 8007d08:	0403      	lsls	r3, r0, #16
 8007d0a:	2010      	movs	r0, #16
 8007d0c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d10:	bf04      	itt	eq
 8007d12:	021b      	lsleq	r3, r3, #8
 8007d14:	3008      	addeq	r0, #8
 8007d16:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007d1a:	bf04      	itt	eq
 8007d1c:	011b      	lsleq	r3, r3, #4
 8007d1e:	3004      	addeq	r0, #4
 8007d20:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007d24:	bf04      	itt	eq
 8007d26:	009b      	lsleq	r3, r3, #2
 8007d28:	3002      	addeq	r0, #2
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	db05      	blt.n	8007d3a <__hi0bits+0x3a>
 8007d2e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007d32:	f100 0001 	add.w	r0, r0, #1
 8007d36:	bf08      	it	eq
 8007d38:	2020      	moveq	r0, #32
 8007d3a:	4770      	bx	lr
 8007d3c:	2000      	movs	r0, #0
 8007d3e:	e7e5      	b.n	8007d0c <__hi0bits+0xc>

08007d40 <__lo0bits>:
 8007d40:	6803      	ldr	r3, [r0, #0]
 8007d42:	4602      	mov	r2, r0
 8007d44:	f013 0007 	ands.w	r0, r3, #7
 8007d48:	d00b      	beq.n	8007d62 <__lo0bits+0x22>
 8007d4a:	07d9      	lsls	r1, r3, #31
 8007d4c:	d421      	bmi.n	8007d92 <__lo0bits+0x52>
 8007d4e:	0798      	lsls	r0, r3, #30
 8007d50:	bf49      	itett	mi
 8007d52:	085b      	lsrmi	r3, r3, #1
 8007d54:	089b      	lsrpl	r3, r3, #2
 8007d56:	2001      	movmi	r0, #1
 8007d58:	6013      	strmi	r3, [r2, #0]
 8007d5a:	bf5c      	itt	pl
 8007d5c:	2002      	movpl	r0, #2
 8007d5e:	6013      	strpl	r3, [r2, #0]
 8007d60:	4770      	bx	lr
 8007d62:	b299      	uxth	r1, r3
 8007d64:	b909      	cbnz	r1, 8007d6a <__lo0bits+0x2a>
 8007d66:	2010      	movs	r0, #16
 8007d68:	0c1b      	lsrs	r3, r3, #16
 8007d6a:	b2d9      	uxtb	r1, r3
 8007d6c:	b909      	cbnz	r1, 8007d72 <__lo0bits+0x32>
 8007d6e:	3008      	adds	r0, #8
 8007d70:	0a1b      	lsrs	r3, r3, #8
 8007d72:	0719      	lsls	r1, r3, #28
 8007d74:	bf04      	itt	eq
 8007d76:	091b      	lsreq	r3, r3, #4
 8007d78:	3004      	addeq	r0, #4
 8007d7a:	0799      	lsls	r1, r3, #30
 8007d7c:	bf04      	itt	eq
 8007d7e:	089b      	lsreq	r3, r3, #2
 8007d80:	3002      	addeq	r0, #2
 8007d82:	07d9      	lsls	r1, r3, #31
 8007d84:	d403      	bmi.n	8007d8e <__lo0bits+0x4e>
 8007d86:	085b      	lsrs	r3, r3, #1
 8007d88:	f100 0001 	add.w	r0, r0, #1
 8007d8c:	d003      	beq.n	8007d96 <__lo0bits+0x56>
 8007d8e:	6013      	str	r3, [r2, #0]
 8007d90:	4770      	bx	lr
 8007d92:	2000      	movs	r0, #0
 8007d94:	4770      	bx	lr
 8007d96:	2020      	movs	r0, #32
 8007d98:	4770      	bx	lr
	...

08007d9c <__i2b>:
 8007d9c:	b510      	push	{r4, lr}
 8007d9e:	460c      	mov	r4, r1
 8007da0:	2101      	movs	r1, #1
 8007da2:	f7ff ff05 	bl	8007bb0 <_Balloc>
 8007da6:	4602      	mov	r2, r0
 8007da8:	b928      	cbnz	r0, 8007db6 <__i2b+0x1a>
 8007daa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007dae:	4b04      	ldr	r3, [pc, #16]	; (8007dc0 <__i2b+0x24>)
 8007db0:	4804      	ldr	r0, [pc, #16]	; (8007dc4 <__i2b+0x28>)
 8007db2:	f000 fcdb 	bl	800876c <__assert_func>
 8007db6:	2301      	movs	r3, #1
 8007db8:	6144      	str	r4, [r0, #20]
 8007dba:	6103      	str	r3, [r0, #16]
 8007dbc:	bd10      	pop	{r4, pc}
 8007dbe:	bf00      	nop
 8007dc0:	08009550 	.word	0x08009550
 8007dc4:	08009561 	.word	0x08009561

08007dc8 <__multiply>:
 8007dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dcc:	4691      	mov	r9, r2
 8007dce:	690a      	ldr	r2, [r1, #16]
 8007dd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	bfbe      	ittt	lt
 8007dda:	460b      	movlt	r3, r1
 8007ddc:	464c      	movlt	r4, r9
 8007dde:	4699      	movlt	r9, r3
 8007de0:	6927      	ldr	r7, [r4, #16]
 8007de2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007de6:	68a3      	ldr	r3, [r4, #8]
 8007de8:	6861      	ldr	r1, [r4, #4]
 8007dea:	eb07 060a 	add.w	r6, r7, sl
 8007dee:	42b3      	cmp	r3, r6
 8007df0:	b085      	sub	sp, #20
 8007df2:	bfb8      	it	lt
 8007df4:	3101      	addlt	r1, #1
 8007df6:	f7ff fedb 	bl	8007bb0 <_Balloc>
 8007dfa:	b930      	cbnz	r0, 8007e0a <__multiply+0x42>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	f240 115d 	movw	r1, #349	; 0x15d
 8007e02:	4b43      	ldr	r3, [pc, #268]	; (8007f10 <__multiply+0x148>)
 8007e04:	4843      	ldr	r0, [pc, #268]	; (8007f14 <__multiply+0x14c>)
 8007e06:	f000 fcb1 	bl	800876c <__assert_func>
 8007e0a:	f100 0514 	add.w	r5, r0, #20
 8007e0e:	462b      	mov	r3, r5
 8007e10:	2200      	movs	r2, #0
 8007e12:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e16:	4543      	cmp	r3, r8
 8007e18:	d321      	bcc.n	8007e5e <__multiply+0x96>
 8007e1a:	f104 0314 	add.w	r3, r4, #20
 8007e1e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007e22:	f109 0314 	add.w	r3, r9, #20
 8007e26:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007e2a:	9202      	str	r2, [sp, #8]
 8007e2c:	1b3a      	subs	r2, r7, r4
 8007e2e:	3a15      	subs	r2, #21
 8007e30:	f022 0203 	bic.w	r2, r2, #3
 8007e34:	3204      	adds	r2, #4
 8007e36:	f104 0115 	add.w	r1, r4, #21
 8007e3a:	428f      	cmp	r7, r1
 8007e3c:	bf38      	it	cc
 8007e3e:	2204      	movcc	r2, #4
 8007e40:	9201      	str	r2, [sp, #4]
 8007e42:	9a02      	ldr	r2, [sp, #8]
 8007e44:	9303      	str	r3, [sp, #12]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d80c      	bhi.n	8007e64 <__multiply+0x9c>
 8007e4a:	2e00      	cmp	r6, #0
 8007e4c:	dd03      	ble.n	8007e56 <__multiply+0x8e>
 8007e4e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d059      	beq.n	8007f0a <__multiply+0x142>
 8007e56:	6106      	str	r6, [r0, #16]
 8007e58:	b005      	add	sp, #20
 8007e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5e:	f843 2b04 	str.w	r2, [r3], #4
 8007e62:	e7d8      	b.n	8007e16 <__multiply+0x4e>
 8007e64:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e68:	f1ba 0f00 	cmp.w	sl, #0
 8007e6c:	d023      	beq.n	8007eb6 <__multiply+0xee>
 8007e6e:	46a9      	mov	r9, r5
 8007e70:	f04f 0c00 	mov.w	ip, #0
 8007e74:	f104 0e14 	add.w	lr, r4, #20
 8007e78:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007e7c:	f8d9 1000 	ldr.w	r1, [r9]
 8007e80:	fa1f fb82 	uxth.w	fp, r2
 8007e84:	b289      	uxth	r1, r1
 8007e86:	fb0a 110b 	mla	r1, sl, fp, r1
 8007e8a:	4461      	add	r1, ip
 8007e8c:	f8d9 c000 	ldr.w	ip, [r9]
 8007e90:	0c12      	lsrs	r2, r2, #16
 8007e92:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007e96:	fb0a c202 	mla	r2, sl, r2, ip
 8007e9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e9e:	b289      	uxth	r1, r1
 8007ea0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ea4:	4577      	cmp	r7, lr
 8007ea6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007eaa:	f849 1b04 	str.w	r1, [r9], #4
 8007eae:	d8e3      	bhi.n	8007e78 <__multiply+0xb0>
 8007eb0:	9a01      	ldr	r2, [sp, #4]
 8007eb2:	f845 c002 	str.w	ip, [r5, r2]
 8007eb6:	9a03      	ldr	r2, [sp, #12]
 8007eb8:	3304      	adds	r3, #4
 8007eba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ebe:	f1b9 0f00 	cmp.w	r9, #0
 8007ec2:	d020      	beq.n	8007f06 <__multiply+0x13e>
 8007ec4:	46ae      	mov	lr, r5
 8007ec6:	f04f 0a00 	mov.w	sl, #0
 8007eca:	6829      	ldr	r1, [r5, #0]
 8007ecc:	f104 0c14 	add.w	ip, r4, #20
 8007ed0:	f8bc b000 	ldrh.w	fp, [ip]
 8007ed4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007ed8:	b289      	uxth	r1, r1
 8007eda:	fb09 220b 	mla	r2, r9, fp, r2
 8007ede:	4492      	add	sl, r2
 8007ee0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007ee4:	f84e 1b04 	str.w	r1, [lr], #4
 8007ee8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007eec:	f8be 1000 	ldrh.w	r1, [lr]
 8007ef0:	0c12      	lsrs	r2, r2, #16
 8007ef2:	fb09 1102 	mla	r1, r9, r2, r1
 8007ef6:	4567      	cmp	r7, ip
 8007ef8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007efc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007f00:	d8e6      	bhi.n	8007ed0 <__multiply+0x108>
 8007f02:	9a01      	ldr	r2, [sp, #4]
 8007f04:	50a9      	str	r1, [r5, r2]
 8007f06:	3504      	adds	r5, #4
 8007f08:	e79b      	b.n	8007e42 <__multiply+0x7a>
 8007f0a:	3e01      	subs	r6, #1
 8007f0c:	e79d      	b.n	8007e4a <__multiply+0x82>
 8007f0e:	bf00      	nop
 8007f10:	08009550 	.word	0x08009550
 8007f14:	08009561 	.word	0x08009561

08007f18 <__pow5mult>:
 8007f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f1c:	4615      	mov	r5, r2
 8007f1e:	f012 0203 	ands.w	r2, r2, #3
 8007f22:	4606      	mov	r6, r0
 8007f24:	460f      	mov	r7, r1
 8007f26:	d007      	beq.n	8007f38 <__pow5mult+0x20>
 8007f28:	4c25      	ldr	r4, [pc, #148]	; (8007fc0 <__pow5mult+0xa8>)
 8007f2a:	3a01      	subs	r2, #1
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f32:	f7ff fe9f 	bl	8007c74 <__multadd>
 8007f36:	4607      	mov	r7, r0
 8007f38:	10ad      	asrs	r5, r5, #2
 8007f3a:	d03d      	beq.n	8007fb8 <__pow5mult+0xa0>
 8007f3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f3e:	b97c      	cbnz	r4, 8007f60 <__pow5mult+0x48>
 8007f40:	2010      	movs	r0, #16
 8007f42:	f7ff fe1f 	bl	8007b84 <malloc>
 8007f46:	4602      	mov	r2, r0
 8007f48:	6270      	str	r0, [r6, #36]	; 0x24
 8007f4a:	b928      	cbnz	r0, 8007f58 <__pow5mult+0x40>
 8007f4c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007f50:	4b1c      	ldr	r3, [pc, #112]	; (8007fc4 <__pow5mult+0xac>)
 8007f52:	481d      	ldr	r0, [pc, #116]	; (8007fc8 <__pow5mult+0xb0>)
 8007f54:	f000 fc0a 	bl	800876c <__assert_func>
 8007f58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f5c:	6004      	str	r4, [r0, #0]
 8007f5e:	60c4      	str	r4, [r0, #12]
 8007f60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f68:	b94c      	cbnz	r4, 8007f7e <__pow5mult+0x66>
 8007f6a:	f240 2171 	movw	r1, #625	; 0x271
 8007f6e:	4630      	mov	r0, r6
 8007f70:	f7ff ff14 	bl	8007d9c <__i2b>
 8007f74:	2300      	movs	r3, #0
 8007f76:	4604      	mov	r4, r0
 8007f78:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f7c:	6003      	str	r3, [r0, #0]
 8007f7e:	f04f 0900 	mov.w	r9, #0
 8007f82:	07eb      	lsls	r3, r5, #31
 8007f84:	d50a      	bpl.n	8007f9c <__pow5mult+0x84>
 8007f86:	4639      	mov	r1, r7
 8007f88:	4622      	mov	r2, r4
 8007f8a:	4630      	mov	r0, r6
 8007f8c:	f7ff ff1c 	bl	8007dc8 <__multiply>
 8007f90:	4680      	mov	r8, r0
 8007f92:	4639      	mov	r1, r7
 8007f94:	4630      	mov	r0, r6
 8007f96:	f7ff fe4b 	bl	8007c30 <_Bfree>
 8007f9a:	4647      	mov	r7, r8
 8007f9c:	106d      	asrs	r5, r5, #1
 8007f9e:	d00b      	beq.n	8007fb8 <__pow5mult+0xa0>
 8007fa0:	6820      	ldr	r0, [r4, #0]
 8007fa2:	b938      	cbnz	r0, 8007fb4 <__pow5mult+0x9c>
 8007fa4:	4622      	mov	r2, r4
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f7ff ff0d 	bl	8007dc8 <__multiply>
 8007fae:	6020      	str	r0, [r4, #0]
 8007fb0:	f8c0 9000 	str.w	r9, [r0]
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	e7e4      	b.n	8007f82 <__pow5mult+0x6a>
 8007fb8:	4638      	mov	r0, r7
 8007fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fbe:	bf00      	nop
 8007fc0:	080096b0 	.word	0x080096b0
 8007fc4:	080094de 	.word	0x080094de
 8007fc8:	08009561 	.word	0x08009561

08007fcc <__lshift>:
 8007fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fd0:	460c      	mov	r4, r1
 8007fd2:	4607      	mov	r7, r0
 8007fd4:	4691      	mov	r9, r2
 8007fd6:	6923      	ldr	r3, [r4, #16]
 8007fd8:	6849      	ldr	r1, [r1, #4]
 8007fda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007fde:	68a3      	ldr	r3, [r4, #8]
 8007fe0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fe4:	f108 0601 	add.w	r6, r8, #1
 8007fe8:	42b3      	cmp	r3, r6
 8007fea:	db0b      	blt.n	8008004 <__lshift+0x38>
 8007fec:	4638      	mov	r0, r7
 8007fee:	f7ff fddf 	bl	8007bb0 <_Balloc>
 8007ff2:	4605      	mov	r5, r0
 8007ff4:	b948      	cbnz	r0, 800800a <__lshift+0x3e>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007ffc:	4b29      	ldr	r3, [pc, #164]	; (80080a4 <__lshift+0xd8>)
 8007ffe:	482a      	ldr	r0, [pc, #168]	; (80080a8 <__lshift+0xdc>)
 8008000:	f000 fbb4 	bl	800876c <__assert_func>
 8008004:	3101      	adds	r1, #1
 8008006:	005b      	lsls	r3, r3, #1
 8008008:	e7ee      	b.n	8007fe8 <__lshift+0x1c>
 800800a:	2300      	movs	r3, #0
 800800c:	f100 0114 	add.w	r1, r0, #20
 8008010:	f100 0210 	add.w	r2, r0, #16
 8008014:	4618      	mov	r0, r3
 8008016:	4553      	cmp	r3, sl
 8008018:	db37      	blt.n	800808a <__lshift+0xbe>
 800801a:	6920      	ldr	r0, [r4, #16]
 800801c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008020:	f104 0314 	add.w	r3, r4, #20
 8008024:	f019 091f 	ands.w	r9, r9, #31
 8008028:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800802c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008030:	d02f      	beq.n	8008092 <__lshift+0xc6>
 8008032:	468a      	mov	sl, r1
 8008034:	f04f 0c00 	mov.w	ip, #0
 8008038:	f1c9 0e20 	rsb	lr, r9, #32
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	fa02 f209 	lsl.w	r2, r2, r9
 8008042:	ea42 020c 	orr.w	r2, r2, ip
 8008046:	f84a 2b04 	str.w	r2, [sl], #4
 800804a:	f853 2b04 	ldr.w	r2, [r3], #4
 800804e:	4298      	cmp	r0, r3
 8008050:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008054:	d8f2      	bhi.n	800803c <__lshift+0x70>
 8008056:	1b03      	subs	r3, r0, r4
 8008058:	3b15      	subs	r3, #21
 800805a:	f023 0303 	bic.w	r3, r3, #3
 800805e:	3304      	adds	r3, #4
 8008060:	f104 0215 	add.w	r2, r4, #21
 8008064:	4290      	cmp	r0, r2
 8008066:	bf38      	it	cc
 8008068:	2304      	movcc	r3, #4
 800806a:	f841 c003 	str.w	ip, [r1, r3]
 800806e:	f1bc 0f00 	cmp.w	ip, #0
 8008072:	d001      	beq.n	8008078 <__lshift+0xac>
 8008074:	f108 0602 	add.w	r6, r8, #2
 8008078:	3e01      	subs	r6, #1
 800807a:	4638      	mov	r0, r7
 800807c:	4621      	mov	r1, r4
 800807e:	612e      	str	r6, [r5, #16]
 8008080:	f7ff fdd6 	bl	8007c30 <_Bfree>
 8008084:	4628      	mov	r0, r5
 8008086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800808a:	f842 0f04 	str.w	r0, [r2, #4]!
 800808e:	3301      	adds	r3, #1
 8008090:	e7c1      	b.n	8008016 <__lshift+0x4a>
 8008092:	3904      	subs	r1, #4
 8008094:	f853 2b04 	ldr.w	r2, [r3], #4
 8008098:	4298      	cmp	r0, r3
 800809a:	f841 2f04 	str.w	r2, [r1, #4]!
 800809e:	d8f9      	bhi.n	8008094 <__lshift+0xc8>
 80080a0:	e7ea      	b.n	8008078 <__lshift+0xac>
 80080a2:	bf00      	nop
 80080a4:	08009550 	.word	0x08009550
 80080a8:	08009561 	.word	0x08009561

080080ac <__mcmp>:
 80080ac:	4603      	mov	r3, r0
 80080ae:	690a      	ldr	r2, [r1, #16]
 80080b0:	6900      	ldr	r0, [r0, #16]
 80080b2:	b530      	push	{r4, r5, lr}
 80080b4:	1a80      	subs	r0, r0, r2
 80080b6:	d10d      	bne.n	80080d4 <__mcmp+0x28>
 80080b8:	3314      	adds	r3, #20
 80080ba:	3114      	adds	r1, #20
 80080bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80080c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80080c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080cc:	4295      	cmp	r5, r2
 80080ce:	d002      	beq.n	80080d6 <__mcmp+0x2a>
 80080d0:	d304      	bcc.n	80080dc <__mcmp+0x30>
 80080d2:	2001      	movs	r0, #1
 80080d4:	bd30      	pop	{r4, r5, pc}
 80080d6:	42a3      	cmp	r3, r4
 80080d8:	d3f4      	bcc.n	80080c4 <__mcmp+0x18>
 80080da:	e7fb      	b.n	80080d4 <__mcmp+0x28>
 80080dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080e0:	e7f8      	b.n	80080d4 <__mcmp+0x28>
	...

080080e4 <__mdiff>:
 80080e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e8:	460d      	mov	r5, r1
 80080ea:	4607      	mov	r7, r0
 80080ec:	4611      	mov	r1, r2
 80080ee:	4628      	mov	r0, r5
 80080f0:	4614      	mov	r4, r2
 80080f2:	f7ff ffdb 	bl	80080ac <__mcmp>
 80080f6:	1e06      	subs	r6, r0, #0
 80080f8:	d111      	bne.n	800811e <__mdiff+0x3a>
 80080fa:	4631      	mov	r1, r6
 80080fc:	4638      	mov	r0, r7
 80080fe:	f7ff fd57 	bl	8007bb0 <_Balloc>
 8008102:	4602      	mov	r2, r0
 8008104:	b928      	cbnz	r0, 8008112 <__mdiff+0x2e>
 8008106:	f240 2132 	movw	r1, #562	; 0x232
 800810a:	4b3a      	ldr	r3, [pc, #232]	; (80081f4 <__mdiff+0x110>)
 800810c:	483a      	ldr	r0, [pc, #232]	; (80081f8 <__mdiff+0x114>)
 800810e:	f000 fb2d 	bl	800876c <__assert_func>
 8008112:	2301      	movs	r3, #1
 8008114:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008118:	4610      	mov	r0, r2
 800811a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811e:	bfa4      	itt	ge
 8008120:	4623      	movge	r3, r4
 8008122:	462c      	movge	r4, r5
 8008124:	4638      	mov	r0, r7
 8008126:	6861      	ldr	r1, [r4, #4]
 8008128:	bfa6      	itte	ge
 800812a:	461d      	movge	r5, r3
 800812c:	2600      	movge	r6, #0
 800812e:	2601      	movlt	r6, #1
 8008130:	f7ff fd3e 	bl	8007bb0 <_Balloc>
 8008134:	4602      	mov	r2, r0
 8008136:	b918      	cbnz	r0, 8008140 <__mdiff+0x5c>
 8008138:	f44f 7110 	mov.w	r1, #576	; 0x240
 800813c:	4b2d      	ldr	r3, [pc, #180]	; (80081f4 <__mdiff+0x110>)
 800813e:	e7e5      	b.n	800810c <__mdiff+0x28>
 8008140:	f102 0814 	add.w	r8, r2, #20
 8008144:	46c2      	mov	sl, r8
 8008146:	f04f 0c00 	mov.w	ip, #0
 800814a:	6927      	ldr	r7, [r4, #16]
 800814c:	60c6      	str	r6, [r0, #12]
 800814e:	692e      	ldr	r6, [r5, #16]
 8008150:	f104 0014 	add.w	r0, r4, #20
 8008154:	f105 0914 	add.w	r9, r5, #20
 8008158:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800815c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008160:	3410      	adds	r4, #16
 8008162:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008166:	f859 3b04 	ldr.w	r3, [r9], #4
 800816a:	fa1f f18b 	uxth.w	r1, fp
 800816e:	448c      	add	ip, r1
 8008170:	b299      	uxth	r1, r3
 8008172:	0c1b      	lsrs	r3, r3, #16
 8008174:	ebac 0101 	sub.w	r1, ip, r1
 8008178:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800817c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008180:	b289      	uxth	r1, r1
 8008182:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008186:	454e      	cmp	r6, r9
 8008188:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800818c:	f84a 3b04 	str.w	r3, [sl], #4
 8008190:	d8e7      	bhi.n	8008162 <__mdiff+0x7e>
 8008192:	1b73      	subs	r3, r6, r5
 8008194:	3b15      	subs	r3, #21
 8008196:	f023 0303 	bic.w	r3, r3, #3
 800819a:	3515      	adds	r5, #21
 800819c:	3304      	adds	r3, #4
 800819e:	42ae      	cmp	r6, r5
 80081a0:	bf38      	it	cc
 80081a2:	2304      	movcc	r3, #4
 80081a4:	4418      	add	r0, r3
 80081a6:	4443      	add	r3, r8
 80081a8:	461e      	mov	r6, r3
 80081aa:	4605      	mov	r5, r0
 80081ac:	4575      	cmp	r5, lr
 80081ae:	d30e      	bcc.n	80081ce <__mdiff+0xea>
 80081b0:	f10e 0103 	add.w	r1, lr, #3
 80081b4:	1a09      	subs	r1, r1, r0
 80081b6:	f021 0103 	bic.w	r1, r1, #3
 80081ba:	3803      	subs	r0, #3
 80081bc:	4586      	cmp	lr, r0
 80081be:	bf38      	it	cc
 80081c0:	2100      	movcc	r1, #0
 80081c2:	4419      	add	r1, r3
 80081c4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80081c8:	b18b      	cbz	r3, 80081ee <__mdiff+0x10a>
 80081ca:	6117      	str	r7, [r2, #16]
 80081cc:	e7a4      	b.n	8008118 <__mdiff+0x34>
 80081ce:	f855 8b04 	ldr.w	r8, [r5], #4
 80081d2:	fa1f f188 	uxth.w	r1, r8
 80081d6:	4461      	add	r1, ip
 80081d8:	140c      	asrs	r4, r1, #16
 80081da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80081de:	b289      	uxth	r1, r1
 80081e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80081e4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80081e8:	f846 1b04 	str.w	r1, [r6], #4
 80081ec:	e7de      	b.n	80081ac <__mdiff+0xc8>
 80081ee:	3f01      	subs	r7, #1
 80081f0:	e7e8      	b.n	80081c4 <__mdiff+0xe0>
 80081f2:	bf00      	nop
 80081f4:	08009550 	.word	0x08009550
 80081f8:	08009561 	.word	0x08009561

080081fc <__d2b>:
 80081fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008200:	2101      	movs	r1, #1
 8008202:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008206:	4690      	mov	r8, r2
 8008208:	461d      	mov	r5, r3
 800820a:	f7ff fcd1 	bl	8007bb0 <_Balloc>
 800820e:	4604      	mov	r4, r0
 8008210:	b930      	cbnz	r0, 8008220 <__d2b+0x24>
 8008212:	4602      	mov	r2, r0
 8008214:	f240 310a 	movw	r1, #778	; 0x30a
 8008218:	4b24      	ldr	r3, [pc, #144]	; (80082ac <__d2b+0xb0>)
 800821a:	4825      	ldr	r0, [pc, #148]	; (80082b0 <__d2b+0xb4>)
 800821c:	f000 faa6 	bl	800876c <__assert_func>
 8008220:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008224:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008228:	bb2d      	cbnz	r5, 8008276 <__d2b+0x7a>
 800822a:	9301      	str	r3, [sp, #4]
 800822c:	f1b8 0300 	subs.w	r3, r8, #0
 8008230:	d026      	beq.n	8008280 <__d2b+0x84>
 8008232:	4668      	mov	r0, sp
 8008234:	9300      	str	r3, [sp, #0]
 8008236:	f7ff fd83 	bl	8007d40 <__lo0bits>
 800823a:	9900      	ldr	r1, [sp, #0]
 800823c:	b1f0      	cbz	r0, 800827c <__d2b+0x80>
 800823e:	9a01      	ldr	r2, [sp, #4]
 8008240:	f1c0 0320 	rsb	r3, r0, #32
 8008244:	fa02 f303 	lsl.w	r3, r2, r3
 8008248:	430b      	orrs	r3, r1
 800824a:	40c2      	lsrs	r2, r0
 800824c:	6163      	str	r3, [r4, #20]
 800824e:	9201      	str	r2, [sp, #4]
 8008250:	9b01      	ldr	r3, [sp, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	bf14      	ite	ne
 8008256:	2102      	movne	r1, #2
 8008258:	2101      	moveq	r1, #1
 800825a:	61a3      	str	r3, [r4, #24]
 800825c:	6121      	str	r1, [r4, #16]
 800825e:	b1c5      	cbz	r5, 8008292 <__d2b+0x96>
 8008260:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008264:	4405      	add	r5, r0
 8008266:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800826a:	603d      	str	r5, [r7, #0]
 800826c:	6030      	str	r0, [r6, #0]
 800826e:	4620      	mov	r0, r4
 8008270:	b002      	add	sp, #8
 8008272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008276:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800827a:	e7d6      	b.n	800822a <__d2b+0x2e>
 800827c:	6161      	str	r1, [r4, #20]
 800827e:	e7e7      	b.n	8008250 <__d2b+0x54>
 8008280:	a801      	add	r0, sp, #4
 8008282:	f7ff fd5d 	bl	8007d40 <__lo0bits>
 8008286:	2101      	movs	r1, #1
 8008288:	9b01      	ldr	r3, [sp, #4]
 800828a:	6121      	str	r1, [r4, #16]
 800828c:	6163      	str	r3, [r4, #20]
 800828e:	3020      	adds	r0, #32
 8008290:	e7e5      	b.n	800825e <__d2b+0x62>
 8008292:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008296:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800829a:	6038      	str	r0, [r7, #0]
 800829c:	6918      	ldr	r0, [r3, #16]
 800829e:	f7ff fd2f 	bl	8007d00 <__hi0bits>
 80082a2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80082a6:	6031      	str	r1, [r6, #0]
 80082a8:	e7e1      	b.n	800826e <__d2b+0x72>
 80082aa:	bf00      	nop
 80082ac:	08009550 	.word	0x08009550
 80082b0:	08009561 	.word	0x08009561

080082b4 <_calloc_r>:
 80082b4:	b570      	push	{r4, r5, r6, lr}
 80082b6:	fba1 5402 	umull	r5, r4, r1, r2
 80082ba:	b934      	cbnz	r4, 80082ca <_calloc_r+0x16>
 80082bc:	4629      	mov	r1, r5
 80082be:	f000 f875 	bl	80083ac <_malloc_r>
 80082c2:	4606      	mov	r6, r0
 80082c4:	b928      	cbnz	r0, 80082d2 <_calloc_r+0x1e>
 80082c6:	4630      	mov	r0, r6
 80082c8:	bd70      	pop	{r4, r5, r6, pc}
 80082ca:	220c      	movs	r2, #12
 80082cc:	2600      	movs	r6, #0
 80082ce:	6002      	str	r2, [r0, #0]
 80082d0:	e7f9      	b.n	80082c6 <_calloc_r+0x12>
 80082d2:	462a      	mov	r2, r5
 80082d4:	4621      	mov	r1, r4
 80082d6:	f7fe f8b5 	bl	8006444 <memset>
 80082da:	e7f4      	b.n	80082c6 <_calloc_r+0x12>

080082dc <_free_r>:
 80082dc:	b538      	push	{r3, r4, r5, lr}
 80082de:	4605      	mov	r5, r0
 80082e0:	2900      	cmp	r1, #0
 80082e2:	d040      	beq.n	8008366 <_free_r+0x8a>
 80082e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082e8:	1f0c      	subs	r4, r1, #4
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	bfb8      	it	lt
 80082ee:	18e4      	addlt	r4, r4, r3
 80082f0:	f000 fa98 	bl	8008824 <__malloc_lock>
 80082f4:	4a1c      	ldr	r2, [pc, #112]	; (8008368 <_free_r+0x8c>)
 80082f6:	6813      	ldr	r3, [r2, #0]
 80082f8:	b933      	cbnz	r3, 8008308 <_free_r+0x2c>
 80082fa:	6063      	str	r3, [r4, #4]
 80082fc:	6014      	str	r4, [r2, #0]
 80082fe:	4628      	mov	r0, r5
 8008300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008304:	f000 ba94 	b.w	8008830 <__malloc_unlock>
 8008308:	42a3      	cmp	r3, r4
 800830a:	d908      	bls.n	800831e <_free_r+0x42>
 800830c:	6820      	ldr	r0, [r4, #0]
 800830e:	1821      	adds	r1, r4, r0
 8008310:	428b      	cmp	r3, r1
 8008312:	bf01      	itttt	eq
 8008314:	6819      	ldreq	r1, [r3, #0]
 8008316:	685b      	ldreq	r3, [r3, #4]
 8008318:	1809      	addeq	r1, r1, r0
 800831a:	6021      	streq	r1, [r4, #0]
 800831c:	e7ed      	b.n	80082fa <_free_r+0x1e>
 800831e:	461a      	mov	r2, r3
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	b10b      	cbz	r3, 8008328 <_free_r+0x4c>
 8008324:	42a3      	cmp	r3, r4
 8008326:	d9fa      	bls.n	800831e <_free_r+0x42>
 8008328:	6811      	ldr	r1, [r2, #0]
 800832a:	1850      	adds	r0, r2, r1
 800832c:	42a0      	cmp	r0, r4
 800832e:	d10b      	bne.n	8008348 <_free_r+0x6c>
 8008330:	6820      	ldr	r0, [r4, #0]
 8008332:	4401      	add	r1, r0
 8008334:	1850      	adds	r0, r2, r1
 8008336:	4283      	cmp	r3, r0
 8008338:	6011      	str	r1, [r2, #0]
 800833a:	d1e0      	bne.n	80082fe <_free_r+0x22>
 800833c:	6818      	ldr	r0, [r3, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	4401      	add	r1, r0
 8008342:	6011      	str	r1, [r2, #0]
 8008344:	6053      	str	r3, [r2, #4]
 8008346:	e7da      	b.n	80082fe <_free_r+0x22>
 8008348:	d902      	bls.n	8008350 <_free_r+0x74>
 800834a:	230c      	movs	r3, #12
 800834c:	602b      	str	r3, [r5, #0]
 800834e:	e7d6      	b.n	80082fe <_free_r+0x22>
 8008350:	6820      	ldr	r0, [r4, #0]
 8008352:	1821      	adds	r1, r4, r0
 8008354:	428b      	cmp	r3, r1
 8008356:	bf01      	itttt	eq
 8008358:	6819      	ldreq	r1, [r3, #0]
 800835a:	685b      	ldreq	r3, [r3, #4]
 800835c:	1809      	addeq	r1, r1, r0
 800835e:	6021      	streq	r1, [r4, #0]
 8008360:	6063      	str	r3, [r4, #4]
 8008362:	6054      	str	r4, [r2, #4]
 8008364:	e7cb      	b.n	80082fe <_free_r+0x22>
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	200004b0 	.word	0x200004b0

0800836c <sbrk_aligned>:
 800836c:	b570      	push	{r4, r5, r6, lr}
 800836e:	4e0e      	ldr	r6, [pc, #56]	; (80083a8 <sbrk_aligned+0x3c>)
 8008370:	460c      	mov	r4, r1
 8008372:	6831      	ldr	r1, [r6, #0]
 8008374:	4605      	mov	r5, r0
 8008376:	b911      	cbnz	r1, 800837e <sbrk_aligned+0x12>
 8008378:	f000 f9e8 	bl	800874c <_sbrk_r>
 800837c:	6030      	str	r0, [r6, #0]
 800837e:	4621      	mov	r1, r4
 8008380:	4628      	mov	r0, r5
 8008382:	f000 f9e3 	bl	800874c <_sbrk_r>
 8008386:	1c43      	adds	r3, r0, #1
 8008388:	d00a      	beq.n	80083a0 <sbrk_aligned+0x34>
 800838a:	1cc4      	adds	r4, r0, #3
 800838c:	f024 0403 	bic.w	r4, r4, #3
 8008390:	42a0      	cmp	r0, r4
 8008392:	d007      	beq.n	80083a4 <sbrk_aligned+0x38>
 8008394:	1a21      	subs	r1, r4, r0
 8008396:	4628      	mov	r0, r5
 8008398:	f000 f9d8 	bl	800874c <_sbrk_r>
 800839c:	3001      	adds	r0, #1
 800839e:	d101      	bne.n	80083a4 <sbrk_aligned+0x38>
 80083a0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80083a4:	4620      	mov	r0, r4
 80083a6:	bd70      	pop	{r4, r5, r6, pc}
 80083a8:	200004b4 	.word	0x200004b4

080083ac <_malloc_r>:
 80083ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b0:	1ccd      	adds	r5, r1, #3
 80083b2:	f025 0503 	bic.w	r5, r5, #3
 80083b6:	3508      	adds	r5, #8
 80083b8:	2d0c      	cmp	r5, #12
 80083ba:	bf38      	it	cc
 80083bc:	250c      	movcc	r5, #12
 80083be:	2d00      	cmp	r5, #0
 80083c0:	4607      	mov	r7, r0
 80083c2:	db01      	blt.n	80083c8 <_malloc_r+0x1c>
 80083c4:	42a9      	cmp	r1, r5
 80083c6:	d905      	bls.n	80083d4 <_malloc_r+0x28>
 80083c8:	230c      	movs	r3, #12
 80083ca:	2600      	movs	r6, #0
 80083cc:	603b      	str	r3, [r7, #0]
 80083ce:	4630      	mov	r0, r6
 80083d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083d4:	4e2e      	ldr	r6, [pc, #184]	; (8008490 <_malloc_r+0xe4>)
 80083d6:	f000 fa25 	bl	8008824 <__malloc_lock>
 80083da:	6833      	ldr	r3, [r6, #0]
 80083dc:	461c      	mov	r4, r3
 80083de:	bb34      	cbnz	r4, 800842e <_malloc_r+0x82>
 80083e0:	4629      	mov	r1, r5
 80083e2:	4638      	mov	r0, r7
 80083e4:	f7ff ffc2 	bl	800836c <sbrk_aligned>
 80083e8:	1c43      	adds	r3, r0, #1
 80083ea:	4604      	mov	r4, r0
 80083ec:	d14d      	bne.n	800848a <_malloc_r+0xde>
 80083ee:	6834      	ldr	r4, [r6, #0]
 80083f0:	4626      	mov	r6, r4
 80083f2:	2e00      	cmp	r6, #0
 80083f4:	d140      	bne.n	8008478 <_malloc_r+0xcc>
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	4631      	mov	r1, r6
 80083fa:	4638      	mov	r0, r7
 80083fc:	eb04 0803 	add.w	r8, r4, r3
 8008400:	f000 f9a4 	bl	800874c <_sbrk_r>
 8008404:	4580      	cmp	r8, r0
 8008406:	d13a      	bne.n	800847e <_malloc_r+0xd2>
 8008408:	6821      	ldr	r1, [r4, #0]
 800840a:	3503      	adds	r5, #3
 800840c:	1a6d      	subs	r5, r5, r1
 800840e:	f025 0503 	bic.w	r5, r5, #3
 8008412:	3508      	adds	r5, #8
 8008414:	2d0c      	cmp	r5, #12
 8008416:	bf38      	it	cc
 8008418:	250c      	movcc	r5, #12
 800841a:	4638      	mov	r0, r7
 800841c:	4629      	mov	r1, r5
 800841e:	f7ff ffa5 	bl	800836c <sbrk_aligned>
 8008422:	3001      	adds	r0, #1
 8008424:	d02b      	beq.n	800847e <_malloc_r+0xd2>
 8008426:	6823      	ldr	r3, [r4, #0]
 8008428:	442b      	add	r3, r5
 800842a:	6023      	str	r3, [r4, #0]
 800842c:	e00e      	b.n	800844c <_malloc_r+0xa0>
 800842e:	6822      	ldr	r2, [r4, #0]
 8008430:	1b52      	subs	r2, r2, r5
 8008432:	d41e      	bmi.n	8008472 <_malloc_r+0xc6>
 8008434:	2a0b      	cmp	r2, #11
 8008436:	d916      	bls.n	8008466 <_malloc_r+0xba>
 8008438:	1961      	adds	r1, r4, r5
 800843a:	42a3      	cmp	r3, r4
 800843c:	6025      	str	r5, [r4, #0]
 800843e:	bf18      	it	ne
 8008440:	6059      	strne	r1, [r3, #4]
 8008442:	6863      	ldr	r3, [r4, #4]
 8008444:	bf08      	it	eq
 8008446:	6031      	streq	r1, [r6, #0]
 8008448:	5162      	str	r2, [r4, r5]
 800844a:	604b      	str	r3, [r1, #4]
 800844c:	4638      	mov	r0, r7
 800844e:	f104 060b 	add.w	r6, r4, #11
 8008452:	f000 f9ed 	bl	8008830 <__malloc_unlock>
 8008456:	f026 0607 	bic.w	r6, r6, #7
 800845a:	1d23      	adds	r3, r4, #4
 800845c:	1af2      	subs	r2, r6, r3
 800845e:	d0b6      	beq.n	80083ce <_malloc_r+0x22>
 8008460:	1b9b      	subs	r3, r3, r6
 8008462:	50a3      	str	r3, [r4, r2]
 8008464:	e7b3      	b.n	80083ce <_malloc_r+0x22>
 8008466:	6862      	ldr	r2, [r4, #4]
 8008468:	42a3      	cmp	r3, r4
 800846a:	bf0c      	ite	eq
 800846c:	6032      	streq	r2, [r6, #0]
 800846e:	605a      	strne	r2, [r3, #4]
 8008470:	e7ec      	b.n	800844c <_malloc_r+0xa0>
 8008472:	4623      	mov	r3, r4
 8008474:	6864      	ldr	r4, [r4, #4]
 8008476:	e7b2      	b.n	80083de <_malloc_r+0x32>
 8008478:	4634      	mov	r4, r6
 800847a:	6876      	ldr	r6, [r6, #4]
 800847c:	e7b9      	b.n	80083f2 <_malloc_r+0x46>
 800847e:	230c      	movs	r3, #12
 8008480:	4638      	mov	r0, r7
 8008482:	603b      	str	r3, [r7, #0]
 8008484:	f000 f9d4 	bl	8008830 <__malloc_unlock>
 8008488:	e7a1      	b.n	80083ce <_malloc_r+0x22>
 800848a:	6025      	str	r5, [r4, #0]
 800848c:	e7de      	b.n	800844c <_malloc_r+0xa0>
 800848e:	bf00      	nop
 8008490:	200004b0 	.word	0x200004b0

08008494 <__ssputs_r>:
 8008494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008498:	688e      	ldr	r6, [r1, #8]
 800849a:	4682      	mov	sl, r0
 800849c:	429e      	cmp	r6, r3
 800849e:	460c      	mov	r4, r1
 80084a0:	4690      	mov	r8, r2
 80084a2:	461f      	mov	r7, r3
 80084a4:	d838      	bhi.n	8008518 <__ssputs_r+0x84>
 80084a6:	898a      	ldrh	r2, [r1, #12]
 80084a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084ac:	d032      	beq.n	8008514 <__ssputs_r+0x80>
 80084ae:	6825      	ldr	r5, [r4, #0]
 80084b0:	6909      	ldr	r1, [r1, #16]
 80084b2:	3301      	adds	r3, #1
 80084b4:	eba5 0901 	sub.w	r9, r5, r1
 80084b8:	6965      	ldr	r5, [r4, #20]
 80084ba:	444b      	add	r3, r9
 80084bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084c4:	106d      	asrs	r5, r5, #1
 80084c6:	429d      	cmp	r5, r3
 80084c8:	bf38      	it	cc
 80084ca:	461d      	movcc	r5, r3
 80084cc:	0553      	lsls	r3, r2, #21
 80084ce:	d531      	bpl.n	8008534 <__ssputs_r+0xa0>
 80084d0:	4629      	mov	r1, r5
 80084d2:	f7ff ff6b 	bl	80083ac <_malloc_r>
 80084d6:	4606      	mov	r6, r0
 80084d8:	b950      	cbnz	r0, 80084f0 <__ssputs_r+0x5c>
 80084da:	230c      	movs	r3, #12
 80084dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084e0:	f8ca 3000 	str.w	r3, [sl]
 80084e4:	89a3      	ldrh	r3, [r4, #12]
 80084e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084ea:	81a3      	strh	r3, [r4, #12]
 80084ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f0:	464a      	mov	r2, r9
 80084f2:	6921      	ldr	r1, [r4, #16]
 80084f4:	f7fd ff98 	bl	8006428 <memcpy>
 80084f8:	89a3      	ldrh	r3, [r4, #12]
 80084fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008502:	81a3      	strh	r3, [r4, #12]
 8008504:	6126      	str	r6, [r4, #16]
 8008506:	444e      	add	r6, r9
 8008508:	6026      	str	r6, [r4, #0]
 800850a:	463e      	mov	r6, r7
 800850c:	6165      	str	r5, [r4, #20]
 800850e:	eba5 0509 	sub.w	r5, r5, r9
 8008512:	60a5      	str	r5, [r4, #8]
 8008514:	42be      	cmp	r6, r7
 8008516:	d900      	bls.n	800851a <__ssputs_r+0x86>
 8008518:	463e      	mov	r6, r7
 800851a:	4632      	mov	r2, r6
 800851c:	4641      	mov	r1, r8
 800851e:	6820      	ldr	r0, [r4, #0]
 8008520:	f000 f966 	bl	80087f0 <memmove>
 8008524:	68a3      	ldr	r3, [r4, #8]
 8008526:	2000      	movs	r0, #0
 8008528:	1b9b      	subs	r3, r3, r6
 800852a:	60a3      	str	r3, [r4, #8]
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	4433      	add	r3, r6
 8008530:	6023      	str	r3, [r4, #0]
 8008532:	e7db      	b.n	80084ec <__ssputs_r+0x58>
 8008534:	462a      	mov	r2, r5
 8008536:	f000 f981 	bl	800883c <_realloc_r>
 800853a:	4606      	mov	r6, r0
 800853c:	2800      	cmp	r0, #0
 800853e:	d1e1      	bne.n	8008504 <__ssputs_r+0x70>
 8008540:	4650      	mov	r0, sl
 8008542:	6921      	ldr	r1, [r4, #16]
 8008544:	f7ff feca 	bl	80082dc <_free_r>
 8008548:	e7c7      	b.n	80084da <__ssputs_r+0x46>
	...

0800854c <_svfiprintf_r>:
 800854c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008550:	4698      	mov	r8, r3
 8008552:	898b      	ldrh	r3, [r1, #12]
 8008554:	4607      	mov	r7, r0
 8008556:	061b      	lsls	r3, r3, #24
 8008558:	460d      	mov	r5, r1
 800855a:	4614      	mov	r4, r2
 800855c:	b09d      	sub	sp, #116	; 0x74
 800855e:	d50e      	bpl.n	800857e <_svfiprintf_r+0x32>
 8008560:	690b      	ldr	r3, [r1, #16]
 8008562:	b963      	cbnz	r3, 800857e <_svfiprintf_r+0x32>
 8008564:	2140      	movs	r1, #64	; 0x40
 8008566:	f7ff ff21 	bl	80083ac <_malloc_r>
 800856a:	6028      	str	r0, [r5, #0]
 800856c:	6128      	str	r0, [r5, #16]
 800856e:	b920      	cbnz	r0, 800857a <_svfiprintf_r+0x2e>
 8008570:	230c      	movs	r3, #12
 8008572:	603b      	str	r3, [r7, #0]
 8008574:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008578:	e0d1      	b.n	800871e <_svfiprintf_r+0x1d2>
 800857a:	2340      	movs	r3, #64	; 0x40
 800857c:	616b      	str	r3, [r5, #20]
 800857e:	2300      	movs	r3, #0
 8008580:	9309      	str	r3, [sp, #36]	; 0x24
 8008582:	2320      	movs	r3, #32
 8008584:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008588:	2330      	movs	r3, #48	; 0x30
 800858a:	f04f 0901 	mov.w	r9, #1
 800858e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008592:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008738 <_svfiprintf_r+0x1ec>
 8008596:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800859a:	4623      	mov	r3, r4
 800859c:	469a      	mov	sl, r3
 800859e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085a2:	b10a      	cbz	r2, 80085a8 <_svfiprintf_r+0x5c>
 80085a4:	2a25      	cmp	r2, #37	; 0x25
 80085a6:	d1f9      	bne.n	800859c <_svfiprintf_r+0x50>
 80085a8:	ebba 0b04 	subs.w	fp, sl, r4
 80085ac:	d00b      	beq.n	80085c6 <_svfiprintf_r+0x7a>
 80085ae:	465b      	mov	r3, fp
 80085b0:	4622      	mov	r2, r4
 80085b2:	4629      	mov	r1, r5
 80085b4:	4638      	mov	r0, r7
 80085b6:	f7ff ff6d 	bl	8008494 <__ssputs_r>
 80085ba:	3001      	adds	r0, #1
 80085bc:	f000 80aa 	beq.w	8008714 <_svfiprintf_r+0x1c8>
 80085c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085c2:	445a      	add	r2, fp
 80085c4:	9209      	str	r2, [sp, #36]	; 0x24
 80085c6:	f89a 3000 	ldrb.w	r3, [sl]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 80a2 	beq.w	8008714 <_svfiprintf_r+0x1c8>
 80085d0:	2300      	movs	r3, #0
 80085d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085da:	f10a 0a01 	add.w	sl, sl, #1
 80085de:	9304      	str	r3, [sp, #16]
 80085e0:	9307      	str	r3, [sp, #28]
 80085e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085e6:	931a      	str	r3, [sp, #104]	; 0x68
 80085e8:	4654      	mov	r4, sl
 80085ea:	2205      	movs	r2, #5
 80085ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f0:	4851      	ldr	r0, [pc, #324]	; (8008738 <_svfiprintf_r+0x1ec>)
 80085f2:	f7ff facf 	bl	8007b94 <memchr>
 80085f6:	9a04      	ldr	r2, [sp, #16]
 80085f8:	b9d8      	cbnz	r0, 8008632 <_svfiprintf_r+0xe6>
 80085fa:	06d0      	lsls	r0, r2, #27
 80085fc:	bf44      	itt	mi
 80085fe:	2320      	movmi	r3, #32
 8008600:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008604:	0711      	lsls	r1, r2, #28
 8008606:	bf44      	itt	mi
 8008608:	232b      	movmi	r3, #43	; 0x2b
 800860a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800860e:	f89a 3000 	ldrb.w	r3, [sl]
 8008612:	2b2a      	cmp	r3, #42	; 0x2a
 8008614:	d015      	beq.n	8008642 <_svfiprintf_r+0xf6>
 8008616:	4654      	mov	r4, sl
 8008618:	2000      	movs	r0, #0
 800861a:	f04f 0c0a 	mov.w	ip, #10
 800861e:	9a07      	ldr	r2, [sp, #28]
 8008620:	4621      	mov	r1, r4
 8008622:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008626:	3b30      	subs	r3, #48	; 0x30
 8008628:	2b09      	cmp	r3, #9
 800862a:	d94e      	bls.n	80086ca <_svfiprintf_r+0x17e>
 800862c:	b1b0      	cbz	r0, 800865c <_svfiprintf_r+0x110>
 800862e:	9207      	str	r2, [sp, #28]
 8008630:	e014      	b.n	800865c <_svfiprintf_r+0x110>
 8008632:	eba0 0308 	sub.w	r3, r0, r8
 8008636:	fa09 f303 	lsl.w	r3, r9, r3
 800863a:	4313      	orrs	r3, r2
 800863c:	46a2      	mov	sl, r4
 800863e:	9304      	str	r3, [sp, #16]
 8008640:	e7d2      	b.n	80085e8 <_svfiprintf_r+0x9c>
 8008642:	9b03      	ldr	r3, [sp, #12]
 8008644:	1d19      	adds	r1, r3, #4
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	9103      	str	r1, [sp, #12]
 800864a:	2b00      	cmp	r3, #0
 800864c:	bfbb      	ittet	lt
 800864e:	425b      	neglt	r3, r3
 8008650:	f042 0202 	orrlt.w	r2, r2, #2
 8008654:	9307      	strge	r3, [sp, #28]
 8008656:	9307      	strlt	r3, [sp, #28]
 8008658:	bfb8      	it	lt
 800865a:	9204      	strlt	r2, [sp, #16]
 800865c:	7823      	ldrb	r3, [r4, #0]
 800865e:	2b2e      	cmp	r3, #46	; 0x2e
 8008660:	d10c      	bne.n	800867c <_svfiprintf_r+0x130>
 8008662:	7863      	ldrb	r3, [r4, #1]
 8008664:	2b2a      	cmp	r3, #42	; 0x2a
 8008666:	d135      	bne.n	80086d4 <_svfiprintf_r+0x188>
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	3402      	adds	r4, #2
 800866c:	1d1a      	adds	r2, r3, #4
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	9203      	str	r2, [sp, #12]
 8008672:	2b00      	cmp	r3, #0
 8008674:	bfb8      	it	lt
 8008676:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800867a:	9305      	str	r3, [sp, #20]
 800867c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800873c <_svfiprintf_r+0x1f0>
 8008680:	2203      	movs	r2, #3
 8008682:	4650      	mov	r0, sl
 8008684:	7821      	ldrb	r1, [r4, #0]
 8008686:	f7ff fa85 	bl	8007b94 <memchr>
 800868a:	b140      	cbz	r0, 800869e <_svfiprintf_r+0x152>
 800868c:	2340      	movs	r3, #64	; 0x40
 800868e:	eba0 000a 	sub.w	r0, r0, sl
 8008692:	fa03 f000 	lsl.w	r0, r3, r0
 8008696:	9b04      	ldr	r3, [sp, #16]
 8008698:	3401      	adds	r4, #1
 800869a:	4303      	orrs	r3, r0
 800869c:	9304      	str	r3, [sp, #16]
 800869e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a2:	2206      	movs	r2, #6
 80086a4:	4826      	ldr	r0, [pc, #152]	; (8008740 <_svfiprintf_r+0x1f4>)
 80086a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086aa:	f7ff fa73 	bl	8007b94 <memchr>
 80086ae:	2800      	cmp	r0, #0
 80086b0:	d038      	beq.n	8008724 <_svfiprintf_r+0x1d8>
 80086b2:	4b24      	ldr	r3, [pc, #144]	; (8008744 <_svfiprintf_r+0x1f8>)
 80086b4:	bb1b      	cbnz	r3, 80086fe <_svfiprintf_r+0x1b2>
 80086b6:	9b03      	ldr	r3, [sp, #12]
 80086b8:	3307      	adds	r3, #7
 80086ba:	f023 0307 	bic.w	r3, r3, #7
 80086be:	3308      	adds	r3, #8
 80086c0:	9303      	str	r3, [sp, #12]
 80086c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c4:	4433      	add	r3, r6
 80086c6:	9309      	str	r3, [sp, #36]	; 0x24
 80086c8:	e767      	b.n	800859a <_svfiprintf_r+0x4e>
 80086ca:	460c      	mov	r4, r1
 80086cc:	2001      	movs	r0, #1
 80086ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80086d2:	e7a5      	b.n	8008620 <_svfiprintf_r+0xd4>
 80086d4:	2300      	movs	r3, #0
 80086d6:	f04f 0c0a 	mov.w	ip, #10
 80086da:	4619      	mov	r1, r3
 80086dc:	3401      	adds	r4, #1
 80086de:	9305      	str	r3, [sp, #20]
 80086e0:	4620      	mov	r0, r4
 80086e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086e6:	3a30      	subs	r2, #48	; 0x30
 80086e8:	2a09      	cmp	r2, #9
 80086ea:	d903      	bls.n	80086f4 <_svfiprintf_r+0x1a8>
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d0c5      	beq.n	800867c <_svfiprintf_r+0x130>
 80086f0:	9105      	str	r1, [sp, #20]
 80086f2:	e7c3      	b.n	800867c <_svfiprintf_r+0x130>
 80086f4:	4604      	mov	r4, r0
 80086f6:	2301      	movs	r3, #1
 80086f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80086fc:	e7f0      	b.n	80086e0 <_svfiprintf_r+0x194>
 80086fe:	ab03      	add	r3, sp, #12
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	462a      	mov	r2, r5
 8008704:	4638      	mov	r0, r7
 8008706:	4b10      	ldr	r3, [pc, #64]	; (8008748 <_svfiprintf_r+0x1fc>)
 8008708:	a904      	add	r1, sp, #16
 800870a:	f7fd ff41 	bl	8006590 <_printf_float>
 800870e:	1c42      	adds	r2, r0, #1
 8008710:	4606      	mov	r6, r0
 8008712:	d1d6      	bne.n	80086c2 <_svfiprintf_r+0x176>
 8008714:	89ab      	ldrh	r3, [r5, #12]
 8008716:	065b      	lsls	r3, r3, #25
 8008718:	f53f af2c 	bmi.w	8008574 <_svfiprintf_r+0x28>
 800871c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800871e:	b01d      	add	sp, #116	; 0x74
 8008720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008724:	ab03      	add	r3, sp, #12
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	462a      	mov	r2, r5
 800872a:	4638      	mov	r0, r7
 800872c:	4b06      	ldr	r3, [pc, #24]	; (8008748 <_svfiprintf_r+0x1fc>)
 800872e:	a904      	add	r1, sp, #16
 8008730:	f7fe f9ca 	bl	8006ac8 <_printf_i>
 8008734:	e7eb      	b.n	800870e <_svfiprintf_r+0x1c2>
 8008736:	bf00      	nop
 8008738:	080096bc 	.word	0x080096bc
 800873c:	080096c2 	.word	0x080096c2
 8008740:	080096c6 	.word	0x080096c6
 8008744:	08006591 	.word	0x08006591
 8008748:	08008495 	.word	0x08008495

0800874c <_sbrk_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	2300      	movs	r3, #0
 8008750:	4d05      	ldr	r5, [pc, #20]	; (8008768 <_sbrk_r+0x1c>)
 8008752:	4604      	mov	r4, r0
 8008754:	4608      	mov	r0, r1
 8008756:	602b      	str	r3, [r5, #0]
 8008758:	f7f9 fb4a 	bl	8001df0 <_sbrk>
 800875c:	1c43      	adds	r3, r0, #1
 800875e:	d102      	bne.n	8008766 <_sbrk_r+0x1a>
 8008760:	682b      	ldr	r3, [r5, #0]
 8008762:	b103      	cbz	r3, 8008766 <_sbrk_r+0x1a>
 8008764:	6023      	str	r3, [r4, #0]
 8008766:	bd38      	pop	{r3, r4, r5, pc}
 8008768:	200004b8 	.word	0x200004b8

0800876c <__assert_func>:
 800876c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800876e:	4614      	mov	r4, r2
 8008770:	461a      	mov	r2, r3
 8008772:	4b09      	ldr	r3, [pc, #36]	; (8008798 <__assert_func+0x2c>)
 8008774:	4605      	mov	r5, r0
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68d8      	ldr	r0, [r3, #12]
 800877a:	b14c      	cbz	r4, 8008790 <__assert_func+0x24>
 800877c:	4b07      	ldr	r3, [pc, #28]	; (800879c <__assert_func+0x30>)
 800877e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008782:	9100      	str	r1, [sp, #0]
 8008784:	462b      	mov	r3, r5
 8008786:	4906      	ldr	r1, [pc, #24]	; (80087a0 <__assert_func+0x34>)
 8008788:	f000 f80e 	bl	80087a8 <fiprintf>
 800878c:	f000 faaa 	bl	8008ce4 <abort>
 8008790:	4b04      	ldr	r3, [pc, #16]	; (80087a4 <__assert_func+0x38>)
 8008792:	461c      	mov	r4, r3
 8008794:	e7f3      	b.n	800877e <__assert_func+0x12>
 8008796:	bf00      	nop
 8008798:	200000d8 	.word	0x200000d8
 800879c:	080096cd 	.word	0x080096cd
 80087a0:	080096da 	.word	0x080096da
 80087a4:	08009708 	.word	0x08009708

080087a8 <fiprintf>:
 80087a8:	b40e      	push	{r1, r2, r3}
 80087aa:	b503      	push	{r0, r1, lr}
 80087ac:	4601      	mov	r1, r0
 80087ae:	ab03      	add	r3, sp, #12
 80087b0:	4805      	ldr	r0, [pc, #20]	; (80087c8 <fiprintf+0x20>)
 80087b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b6:	6800      	ldr	r0, [r0, #0]
 80087b8:	9301      	str	r3, [sp, #4]
 80087ba:	f000 f895 	bl	80088e8 <_vfiprintf_r>
 80087be:	b002      	add	sp, #8
 80087c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80087c4:	b003      	add	sp, #12
 80087c6:	4770      	bx	lr
 80087c8:	200000d8 	.word	0x200000d8

080087cc <__ascii_mbtowc>:
 80087cc:	b082      	sub	sp, #8
 80087ce:	b901      	cbnz	r1, 80087d2 <__ascii_mbtowc+0x6>
 80087d0:	a901      	add	r1, sp, #4
 80087d2:	b142      	cbz	r2, 80087e6 <__ascii_mbtowc+0x1a>
 80087d4:	b14b      	cbz	r3, 80087ea <__ascii_mbtowc+0x1e>
 80087d6:	7813      	ldrb	r3, [r2, #0]
 80087d8:	600b      	str	r3, [r1, #0]
 80087da:	7812      	ldrb	r2, [r2, #0]
 80087dc:	1e10      	subs	r0, r2, #0
 80087de:	bf18      	it	ne
 80087e0:	2001      	movne	r0, #1
 80087e2:	b002      	add	sp, #8
 80087e4:	4770      	bx	lr
 80087e6:	4610      	mov	r0, r2
 80087e8:	e7fb      	b.n	80087e2 <__ascii_mbtowc+0x16>
 80087ea:	f06f 0001 	mvn.w	r0, #1
 80087ee:	e7f8      	b.n	80087e2 <__ascii_mbtowc+0x16>

080087f0 <memmove>:
 80087f0:	4288      	cmp	r0, r1
 80087f2:	b510      	push	{r4, lr}
 80087f4:	eb01 0402 	add.w	r4, r1, r2
 80087f8:	d902      	bls.n	8008800 <memmove+0x10>
 80087fa:	4284      	cmp	r4, r0
 80087fc:	4623      	mov	r3, r4
 80087fe:	d807      	bhi.n	8008810 <memmove+0x20>
 8008800:	1e43      	subs	r3, r0, #1
 8008802:	42a1      	cmp	r1, r4
 8008804:	d008      	beq.n	8008818 <memmove+0x28>
 8008806:	f811 2b01 	ldrb.w	r2, [r1], #1
 800880a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800880e:	e7f8      	b.n	8008802 <memmove+0x12>
 8008810:	4601      	mov	r1, r0
 8008812:	4402      	add	r2, r0
 8008814:	428a      	cmp	r2, r1
 8008816:	d100      	bne.n	800881a <memmove+0x2a>
 8008818:	bd10      	pop	{r4, pc}
 800881a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800881e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008822:	e7f7      	b.n	8008814 <memmove+0x24>

08008824 <__malloc_lock>:
 8008824:	4801      	ldr	r0, [pc, #4]	; (800882c <__malloc_lock+0x8>)
 8008826:	f000 bc19 	b.w	800905c <__retarget_lock_acquire_recursive>
 800882a:	bf00      	nop
 800882c:	200004bc 	.word	0x200004bc

08008830 <__malloc_unlock>:
 8008830:	4801      	ldr	r0, [pc, #4]	; (8008838 <__malloc_unlock+0x8>)
 8008832:	f000 bc14 	b.w	800905e <__retarget_lock_release_recursive>
 8008836:	bf00      	nop
 8008838:	200004bc 	.word	0x200004bc

0800883c <_realloc_r>:
 800883c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008840:	4680      	mov	r8, r0
 8008842:	4614      	mov	r4, r2
 8008844:	460e      	mov	r6, r1
 8008846:	b921      	cbnz	r1, 8008852 <_realloc_r+0x16>
 8008848:	4611      	mov	r1, r2
 800884a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800884e:	f7ff bdad 	b.w	80083ac <_malloc_r>
 8008852:	b92a      	cbnz	r2, 8008860 <_realloc_r+0x24>
 8008854:	f7ff fd42 	bl	80082dc <_free_r>
 8008858:	4625      	mov	r5, r4
 800885a:	4628      	mov	r0, r5
 800885c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008860:	f000 fc64 	bl	800912c <_malloc_usable_size_r>
 8008864:	4284      	cmp	r4, r0
 8008866:	4607      	mov	r7, r0
 8008868:	d802      	bhi.n	8008870 <_realloc_r+0x34>
 800886a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800886e:	d812      	bhi.n	8008896 <_realloc_r+0x5a>
 8008870:	4621      	mov	r1, r4
 8008872:	4640      	mov	r0, r8
 8008874:	f7ff fd9a 	bl	80083ac <_malloc_r>
 8008878:	4605      	mov	r5, r0
 800887a:	2800      	cmp	r0, #0
 800887c:	d0ed      	beq.n	800885a <_realloc_r+0x1e>
 800887e:	42bc      	cmp	r4, r7
 8008880:	4622      	mov	r2, r4
 8008882:	4631      	mov	r1, r6
 8008884:	bf28      	it	cs
 8008886:	463a      	movcs	r2, r7
 8008888:	f7fd fdce 	bl	8006428 <memcpy>
 800888c:	4631      	mov	r1, r6
 800888e:	4640      	mov	r0, r8
 8008890:	f7ff fd24 	bl	80082dc <_free_r>
 8008894:	e7e1      	b.n	800885a <_realloc_r+0x1e>
 8008896:	4635      	mov	r5, r6
 8008898:	e7df      	b.n	800885a <_realloc_r+0x1e>

0800889a <__sfputc_r>:
 800889a:	6893      	ldr	r3, [r2, #8]
 800889c:	b410      	push	{r4}
 800889e:	3b01      	subs	r3, #1
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	6093      	str	r3, [r2, #8]
 80088a4:	da07      	bge.n	80088b6 <__sfputc_r+0x1c>
 80088a6:	6994      	ldr	r4, [r2, #24]
 80088a8:	42a3      	cmp	r3, r4
 80088aa:	db01      	blt.n	80088b0 <__sfputc_r+0x16>
 80088ac:	290a      	cmp	r1, #10
 80088ae:	d102      	bne.n	80088b6 <__sfputc_r+0x1c>
 80088b0:	bc10      	pop	{r4}
 80088b2:	f000 b949 	b.w	8008b48 <__swbuf_r>
 80088b6:	6813      	ldr	r3, [r2, #0]
 80088b8:	1c58      	adds	r0, r3, #1
 80088ba:	6010      	str	r0, [r2, #0]
 80088bc:	7019      	strb	r1, [r3, #0]
 80088be:	4608      	mov	r0, r1
 80088c0:	bc10      	pop	{r4}
 80088c2:	4770      	bx	lr

080088c4 <__sfputs_r>:
 80088c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c6:	4606      	mov	r6, r0
 80088c8:	460f      	mov	r7, r1
 80088ca:	4614      	mov	r4, r2
 80088cc:	18d5      	adds	r5, r2, r3
 80088ce:	42ac      	cmp	r4, r5
 80088d0:	d101      	bne.n	80088d6 <__sfputs_r+0x12>
 80088d2:	2000      	movs	r0, #0
 80088d4:	e007      	b.n	80088e6 <__sfputs_r+0x22>
 80088d6:	463a      	mov	r2, r7
 80088d8:	4630      	mov	r0, r6
 80088da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088de:	f7ff ffdc 	bl	800889a <__sfputc_r>
 80088e2:	1c43      	adds	r3, r0, #1
 80088e4:	d1f3      	bne.n	80088ce <__sfputs_r+0xa>
 80088e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080088e8 <_vfiprintf_r>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	460d      	mov	r5, r1
 80088ee:	4614      	mov	r4, r2
 80088f0:	4698      	mov	r8, r3
 80088f2:	4606      	mov	r6, r0
 80088f4:	b09d      	sub	sp, #116	; 0x74
 80088f6:	b118      	cbz	r0, 8008900 <_vfiprintf_r+0x18>
 80088f8:	6983      	ldr	r3, [r0, #24]
 80088fa:	b90b      	cbnz	r3, 8008900 <_vfiprintf_r+0x18>
 80088fc:	f000 fb10 	bl	8008f20 <__sinit>
 8008900:	4b89      	ldr	r3, [pc, #548]	; (8008b28 <_vfiprintf_r+0x240>)
 8008902:	429d      	cmp	r5, r3
 8008904:	d11b      	bne.n	800893e <_vfiprintf_r+0x56>
 8008906:	6875      	ldr	r5, [r6, #4]
 8008908:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800890a:	07d9      	lsls	r1, r3, #31
 800890c:	d405      	bmi.n	800891a <_vfiprintf_r+0x32>
 800890e:	89ab      	ldrh	r3, [r5, #12]
 8008910:	059a      	lsls	r2, r3, #22
 8008912:	d402      	bmi.n	800891a <_vfiprintf_r+0x32>
 8008914:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008916:	f000 fba1 	bl	800905c <__retarget_lock_acquire_recursive>
 800891a:	89ab      	ldrh	r3, [r5, #12]
 800891c:	071b      	lsls	r3, r3, #28
 800891e:	d501      	bpl.n	8008924 <_vfiprintf_r+0x3c>
 8008920:	692b      	ldr	r3, [r5, #16]
 8008922:	b9eb      	cbnz	r3, 8008960 <_vfiprintf_r+0x78>
 8008924:	4629      	mov	r1, r5
 8008926:	4630      	mov	r0, r6
 8008928:	f000 f96e 	bl	8008c08 <__swsetup_r>
 800892c:	b1c0      	cbz	r0, 8008960 <_vfiprintf_r+0x78>
 800892e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008930:	07dc      	lsls	r4, r3, #31
 8008932:	d50e      	bpl.n	8008952 <_vfiprintf_r+0x6a>
 8008934:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008938:	b01d      	add	sp, #116	; 0x74
 800893a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800893e:	4b7b      	ldr	r3, [pc, #492]	; (8008b2c <_vfiprintf_r+0x244>)
 8008940:	429d      	cmp	r5, r3
 8008942:	d101      	bne.n	8008948 <_vfiprintf_r+0x60>
 8008944:	68b5      	ldr	r5, [r6, #8]
 8008946:	e7df      	b.n	8008908 <_vfiprintf_r+0x20>
 8008948:	4b79      	ldr	r3, [pc, #484]	; (8008b30 <_vfiprintf_r+0x248>)
 800894a:	429d      	cmp	r5, r3
 800894c:	bf08      	it	eq
 800894e:	68f5      	ldreq	r5, [r6, #12]
 8008950:	e7da      	b.n	8008908 <_vfiprintf_r+0x20>
 8008952:	89ab      	ldrh	r3, [r5, #12]
 8008954:	0598      	lsls	r0, r3, #22
 8008956:	d4ed      	bmi.n	8008934 <_vfiprintf_r+0x4c>
 8008958:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800895a:	f000 fb80 	bl	800905e <__retarget_lock_release_recursive>
 800895e:	e7e9      	b.n	8008934 <_vfiprintf_r+0x4c>
 8008960:	2300      	movs	r3, #0
 8008962:	9309      	str	r3, [sp, #36]	; 0x24
 8008964:	2320      	movs	r3, #32
 8008966:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800896a:	2330      	movs	r3, #48	; 0x30
 800896c:	f04f 0901 	mov.w	r9, #1
 8008970:	f8cd 800c 	str.w	r8, [sp, #12]
 8008974:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008b34 <_vfiprintf_r+0x24c>
 8008978:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800897c:	4623      	mov	r3, r4
 800897e:	469a      	mov	sl, r3
 8008980:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008984:	b10a      	cbz	r2, 800898a <_vfiprintf_r+0xa2>
 8008986:	2a25      	cmp	r2, #37	; 0x25
 8008988:	d1f9      	bne.n	800897e <_vfiprintf_r+0x96>
 800898a:	ebba 0b04 	subs.w	fp, sl, r4
 800898e:	d00b      	beq.n	80089a8 <_vfiprintf_r+0xc0>
 8008990:	465b      	mov	r3, fp
 8008992:	4622      	mov	r2, r4
 8008994:	4629      	mov	r1, r5
 8008996:	4630      	mov	r0, r6
 8008998:	f7ff ff94 	bl	80088c4 <__sfputs_r>
 800899c:	3001      	adds	r0, #1
 800899e:	f000 80aa 	beq.w	8008af6 <_vfiprintf_r+0x20e>
 80089a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089a4:	445a      	add	r2, fp
 80089a6:	9209      	str	r2, [sp, #36]	; 0x24
 80089a8:	f89a 3000 	ldrb.w	r3, [sl]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f000 80a2 	beq.w	8008af6 <_vfiprintf_r+0x20e>
 80089b2:	2300      	movs	r3, #0
 80089b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80089b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089bc:	f10a 0a01 	add.w	sl, sl, #1
 80089c0:	9304      	str	r3, [sp, #16]
 80089c2:	9307      	str	r3, [sp, #28]
 80089c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089c8:	931a      	str	r3, [sp, #104]	; 0x68
 80089ca:	4654      	mov	r4, sl
 80089cc:	2205      	movs	r2, #5
 80089ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d2:	4858      	ldr	r0, [pc, #352]	; (8008b34 <_vfiprintf_r+0x24c>)
 80089d4:	f7ff f8de 	bl	8007b94 <memchr>
 80089d8:	9a04      	ldr	r2, [sp, #16]
 80089da:	b9d8      	cbnz	r0, 8008a14 <_vfiprintf_r+0x12c>
 80089dc:	06d1      	lsls	r1, r2, #27
 80089de:	bf44      	itt	mi
 80089e0:	2320      	movmi	r3, #32
 80089e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089e6:	0713      	lsls	r3, r2, #28
 80089e8:	bf44      	itt	mi
 80089ea:	232b      	movmi	r3, #43	; 0x2b
 80089ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089f0:	f89a 3000 	ldrb.w	r3, [sl]
 80089f4:	2b2a      	cmp	r3, #42	; 0x2a
 80089f6:	d015      	beq.n	8008a24 <_vfiprintf_r+0x13c>
 80089f8:	4654      	mov	r4, sl
 80089fa:	2000      	movs	r0, #0
 80089fc:	f04f 0c0a 	mov.w	ip, #10
 8008a00:	9a07      	ldr	r2, [sp, #28]
 8008a02:	4621      	mov	r1, r4
 8008a04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a08:	3b30      	subs	r3, #48	; 0x30
 8008a0a:	2b09      	cmp	r3, #9
 8008a0c:	d94e      	bls.n	8008aac <_vfiprintf_r+0x1c4>
 8008a0e:	b1b0      	cbz	r0, 8008a3e <_vfiprintf_r+0x156>
 8008a10:	9207      	str	r2, [sp, #28]
 8008a12:	e014      	b.n	8008a3e <_vfiprintf_r+0x156>
 8008a14:	eba0 0308 	sub.w	r3, r0, r8
 8008a18:	fa09 f303 	lsl.w	r3, r9, r3
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	46a2      	mov	sl, r4
 8008a20:	9304      	str	r3, [sp, #16]
 8008a22:	e7d2      	b.n	80089ca <_vfiprintf_r+0xe2>
 8008a24:	9b03      	ldr	r3, [sp, #12]
 8008a26:	1d19      	adds	r1, r3, #4
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	9103      	str	r1, [sp, #12]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	bfbb      	ittet	lt
 8008a30:	425b      	neglt	r3, r3
 8008a32:	f042 0202 	orrlt.w	r2, r2, #2
 8008a36:	9307      	strge	r3, [sp, #28]
 8008a38:	9307      	strlt	r3, [sp, #28]
 8008a3a:	bfb8      	it	lt
 8008a3c:	9204      	strlt	r2, [sp, #16]
 8008a3e:	7823      	ldrb	r3, [r4, #0]
 8008a40:	2b2e      	cmp	r3, #46	; 0x2e
 8008a42:	d10c      	bne.n	8008a5e <_vfiprintf_r+0x176>
 8008a44:	7863      	ldrb	r3, [r4, #1]
 8008a46:	2b2a      	cmp	r3, #42	; 0x2a
 8008a48:	d135      	bne.n	8008ab6 <_vfiprintf_r+0x1ce>
 8008a4a:	9b03      	ldr	r3, [sp, #12]
 8008a4c:	3402      	adds	r4, #2
 8008a4e:	1d1a      	adds	r2, r3, #4
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	9203      	str	r2, [sp, #12]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	bfb8      	it	lt
 8008a58:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008a5c:	9305      	str	r3, [sp, #20]
 8008a5e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008b38 <_vfiprintf_r+0x250>
 8008a62:	2203      	movs	r2, #3
 8008a64:	4650      	mov	r0, sl
 8008a66:	7821      	ldrb	r1, [r4, #0]
 8008a68:	f7ff f894 	bl	8007b94 <memchr>
 8008a6c:	b140      	cbz	r0, 8008a80 <_vfiprintf_r+0x198>
 8008a6e:	2340      	movs	r3, #64	; 0x40
 8008a70:	eba0 000a 	sub.w	r0, r0, sl
 8008a74:	fa03 f000 	lsl.w	r0, r3, r0
 8008a78:	9b04      	ldr	r3, [sp, #16]
 8008a7a:	3401      	adds	r4, #1
 8008a7c:	4303      	orrs	r3, r0
 8008a7e:	9304      	str	r3, [sp, #16]
 8008a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a84:	2206      	movs	r2, #6
 8008a86:	482d      	ldr	r0, [pc, #180]	; (8008b3c <_vfiprintf_r+0x254>)
 8008a88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a8c:	f7ff f882 	bl	8007b94 <memchr>
 8008a90:	2800      	cmp	r0, #0
 8008a92:	d03f      	beq.n	8008b14 <_vfiprintf_r+0x22c>
 8008a94:	4b2a      	ldr	r3, [pc, #168]	; (8008b40 <_vfiprintf_r+0x258>)
 8008a96:	bb1b      	cbnz	r3, 8008ae0 <_vfiprintf_r+0x1f8>
 8008a98:	9b03      	ldr	r3, [sp, #12]
 8008a9a:	3307      	adds	r3, #7
 8008a9c:	f023 0307 	bic.w	r3, r3, #7
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	9303      	str	r3, [sp, #12]
 8008aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aa6:	443b      	add	r3, r7
 8008aa8:	9309      	str	r3, [sp, #36]	; 0x24
 8008aaa:	e767      	b.n	800897c <_vfiprintf_r+0x94>
 8008aac:	460c      	mov	r4, r1
 8008aae:	2001      	movs	r0, #1
 8008ab0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ab4:	e7a5      	b.n	8008a02 <_vfiprintf_r+0x11a>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f04f 0c0a 	mov.w	ip, #10
 8008abc:	4619      	mov	r1, r3
 8008abe:	3401      	adds	r4, #1
 8008ac0:	9305      	str	r3, [sp, #20]
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ac8:	3a30      	subs	r2, #48	; 0x30
 8008aca:	2a09      	cmp	r2, #9
 8008acc:	d903      	bls.n	8008ad6 <_vfiprintf_r+0x1ee>
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d0c5      	beq.n	8008a5e <_vfiprintf_r+0x176>
 8008ad2:	9105      	str	r1, [sp, #20]
 8008ad4:	e7c3      	b.n	8008a5e <_vfiprintf_r+0x176>
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	2301      	movs	r3, #1
 8008ada:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ade:	e7f0      	b.n	8008ac2 <_vfiprintf_r+0x1da>
 8008ae0:	ab03      	add	r3, sp, #12
 8008ae2:	9300      	str	r3, [sp, #0]
 8008ae4:	462a      	mov	r2, r5
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	4b16      	ldr	r3, [pc, #88]	; (8008b44 <_vfiprintf_r+0x25c>)
 8008aea:	a904      	add	r1, sp, #16
 8008aec:	f7fd fd50 	bl	8006590 <_printf_float>
 8008af0:	4607      	mov	r7, r0
 8008af2:	1c78      	adds	r0, r7, #1
 8008af4:	d1d6      	bne.n	8008aa4 <_vfiprintf_r+0x1bc>
 8008af6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008af8:	07d9      	lsls	r1, r3, #31
 8008afa:	d405      	bmi.n	8008b08 <_vfiprintf_r+0x220>
 8008afc:	89ab      	ldrh	r3, [r5, #12]
 8008afe:	059a      	lsls	r2, r3, #22
 8008b00:	d402      	bmi.n	8008b08 <_vfiprintf_r+0x220>
 8008b02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b04:	f000 faab 	bl	800905e <__retarget_lock_release_recursive>
 8008b08:	89ab      	ldrh	r3, [r5, #12]
 8008b0a:	065b      	lsls	r3, r3, #25
 8008b0c:	f53f af12 	bmi.w	8008934 <_vfiprintf_r+0x4c>
 8008b10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b12:	e711      	b.n	8008938 <_vfiprintf_r+0x50>
 8008b14:	ab03      	add	r3, sp, #12
 8008b16:	9300      	str	r3, [sp, #0]
 8008b18:	462a      	mov	r2, r5
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	4b09      	ldr	r3, [pc, #36]	; (8008b44 <_vfiprintf_r+0x25c>)
 8008b1e:	a904      	add	r1, sp, #16
 8008b20:	f7fd ffd2 	bl	8006ac8 <_printf_i>
 8008b24:	e7e4      	b.n	8008af0 <_vfiprintf_r+0x208>
 8008b26:	bf00      	nop
 8008b28:	08009734 	.word	0x08009734
 8008b2c:	08009754 	.word	0x08009754
 8008b30:	08009714 	.word	0x08009714
 8008b34:	080096bc 	.word	0x080096bc
 8008b38:	080096c2 	.word	0x080096c2
 8008b3c:	080096c6 	.word	0x080096c6
 8008b40:	08006591 	.word	0x08006591
 8008b44:	080088c5 	.word	0x080088c5

08008b48 <__swbuf_r>:
 8008b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4a:	460e      	mov	r6, r1
 8008b4c:	4614      	mov	r4, r2
 8008b4e:	4605      	mov	r5, r0
 8008b50:	b118      	cbz	r0, 8008b5a <__swbuf_r+0x12>
 8008b52:	6983      	ldr	r3, [r0, #24]
 8008b54:	b90b      	cbnz	r3, 8008b5a <__swbuf_r+0x12>
 8008b56:	f000 f9e3 	bl	8008f20 <__sinit>
 8008b5a:	4b21      	ldr	r3, [pc, #132]	; (8008be0 <__swbuf_r+0x98>)
 8008b5c:	429c      	cmp	r4, r3
 8008b5e:	d12b      	bne.n	8008bb8 <__swbuf_r+0x70>
 8008b60:	686c      	ldr	r4, [r5, #4]
 8008b62:	69a3      	ldr	r3, [r4, #24]
 8008b64:	60a3      	str	r3, [r4, #8]
 8008b66:	89a3      	ldrh	r3, [r4, #12]
 8008b68:	071a      	lsls	r2, r3, #28
 8008b6a:	d52f      	bpl.n	8008bcc <__swbuf_r+0x84>
 8008b6c:	6923      	ldr	r3, [r4, #16]
 8008b6e:	b36b      	cbz	r3, 8008bcc <__swbuf_r+0x84>
 8008b70:	6923      	ldr	r3, [r4, #16]
 8008b72:	6820      	ldr	r0, [r4, #0]
 8008b74:	b2f6      	uxtb	r6, r6
 8008b76:	1ac0      	subs	r0, r0, r3
 8008b78:	6963      	ldr	r3, [r4, #20]
 8008b7a:	4637      	mov	r7, r6
 8008b7c:	4283      	cmp	r3, r0
 8008b7e:	dc04      	bgt.n	8008b8a <__swbuf_r+0x42>
 8008b80:	4621      	mov	r1, r4
 8008b82:	4628      	mov	r0, r5
 8008b84:	f000 f938 	bl	8008df8 <_fflush_r>
 8008b88:	bb30      	cbnz	r0, 8008bd8 <__swbuf_r+0x90>
 8008b8a:	68a3      	ldr	r3, [r4, #8]
 8008b8c:	3001      	adds	r0, #1
 8008b8e:	3b01      	subs	r3, #1
 8008b90:	60a3      	str	r3, [r4, #8]
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	1c5a      	adds	r2, r3, #1
 8008b96:	6022      	str	r2, [r4, #0]
 8008b98:	701e      	strb	r6, [r3, #0]
 8008b9a:	6963      	ldr	r3, [r4, #20]
 8008b9c:	4283      	cmp	r3, r0
 8008b9e:	d004      	beq.n	8008baa <__swbuf_r+0x62>
 8008ba0:	89a3      	ldrh	r3, [r4, #12]
 8008ba2:	07db      	lsls	r3, r3, #31
 8008ba4:	d506      	bpl.n	8008bb4 <__swbuf_r+0x6c>
 8008ba6:	2e0a      	cmp	r6, #10
 8008ba8:	d104      	bne.n	8008bb4 <__swbuf_r+0x6c>
 8008baa:	4621      	mov	r1, r4
 8008bac:	4628      	mov	r0, r5
 8008bae:	f000 f923 	bl	8008df8 <_fflush_r>
 8008bb2:	b988      	cbnz	r0, 8008bd8 <__swbuf_r+0x90>
 8008bb4:	4638      	mov	r0, r7
 8008bb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bb8:	4b0a      	ldr	r3, [pc, #40]	; (8008be4 <__swbuf_r+0x9c>)
 8008bba:	429c      	cmp	r4, r3
 8008bbc:	d101      	bne.n	8008bc2 <__swbuf_r+0x7a>
 8008bbe:	68ac      	ldr	r4, [r5, #8]
 8008bc0:	e7cf      	b.n	8008b62 <__swbuf_r+0x1a>
 8008bc2:	4b09      	ldr	r3, [pc, #36]	; (8008be8 <__swbuf_r+0xa0>)
 8008bc4:	429c      	cmp	r4, r3
 8008bc6:	bf08      	it	eq
 8008bc8:	68ec      	ldreq	r4, [r5, #12]
 8008bca:	e7ca      	b.n	8008b62 <__swbuf_r+0x1a>
 8008bcc:	4621      	mov	r1, r4
 8008bce:	4628      	mov	r0, r5
 8008bd0:	f000 f81a 	bl	8008c08 <__swsetup_r>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	d0cb      	beq.n	8008b70 <__swbuf_r+0x28>
 8008bd8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008bdc:	e7ea      	b.n	8008bb4 <__swbuf_r+0x6c>
 8008bde:	bf00      	nop
 8008be0:	08009734 	.word	0x08009734
 8008be4:	08009754 	.word	0x08009754
 8008be8:	08009714 	.word	0x08009714

08008bec <__ascii_wctomb>:
 8008bec:	4603      	mov	r3, r0
 8008bee:	4608      	mov	r0, r1
 8008bf0:	b141      	cbz	r1, 8008c04 <__ascii_wctomb+0x18>
 8008bf2:	2aff      	cmp	r2, #255	; 0xff
 8008bf4:	d904      	bls.n	8008c00 <__ascii_wctomb+0x14>
 8008bf6:	228a      	movs	r2, #138	; 0x8a
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bfc:	601a      	str	r2, [r3, #0]
 8008bfe:	4770      	bx	lr
 8008c00:	2001      	movs	r0, #1
 8008c02:	700a      	strb	r2, [r1, #0]
 8008c04:	4770      	bx	lr
	...

08008c08 <__swsetup_r>:
 8008c08:	4b32      	ldr	r3, [pc, #200]	; (8008cd4 <__swsetup_r+0xcc>)
 8008c0a:	b570      	push	{r4, r5, r6, lr}
 8008c0c:	681d      	ldr	r5, [r3, #0]
 8008c0e:	4606      	mov	r6, r0
 8008c10:	460c      	mov	r4, r1
 8008c12:	b125      	cbz	r5, 8008c1e <__swsetup_r+0x16>
 8008c14:	69ab      	ldr	r3, [r5, #24]
 8008c16:	b913      	cbnz	r3, 8008c1e <__swsetup_r+0x16>
 8008c18:	4628      	mov	r0, r5
 8008c1a:	f000 f981 	bl	8008f20 <__sinit>
 8008c1e:	4b2e      	ldr	r3, [pc, #184]	; (8008cd8 <__swsetup_r+0xd0>)
 8008c20:	429c      	cmp	r4, r3
 8008c22:	d10f      	bne.n	8008c44 <__swsetup_r+0x3c>
 8008c24:	686c      	ldr	r4, [r5, #4]
 8008c26:	89a3      	ldrh	r3, [r4, #12]
 8008c28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c2c:	0719      	lsls	r1, r3, #28
 8008c2e:	d42c      	bmi.n	8008c8a <__swsetup_r+0x82>
 8008c30:	06dd      	lsls	r5, r3, #27
 8008c32:	d411      	bmi.n	8008c58 <__swsetup_r+0x50>
 8008c34:	2309      	movs	r3, #9
 8008c36:	6033      	str	r3, [r6, #0]
 8008c38:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c40:	81a3      	strh	r3, [r4, #12]
 8008c42:	e03e      	b.n	8008cc2 <__swsetup_r+0xba>
 8008c44:	4b25      	ldr	r3, [pc, #148]	; (8008cdc <__swsetup_r+0xd4>)
 8008c46:	429c      	cmp	r4, r3
 8008c48:	d101      	bne.n	8008c4e <__swsetup_r+0x46>
 8008c4a:	68ac      	ldr	r4, [r5, #8]
 8008c4c:	e7eb      	b.n	8008c26 <__swsetup_r+0x1e>
 8008c4e:	4b24      	ldr	r3, [pc, #144]	; (8008ce0 <__swsetup_r+0xd8>)
 8008c50:	429c      	cmp	r4, r3
 8008c52:	bf08      	it	eq
 8008c54:	68ec      	ldreq	r4, [r5, #12]
 8008c56:	e7e6      	b.n	8008c26 <__swsetup_r+0x1e>
 8008c58:	0758      	lsls	r0, r3, #29
 8008c5a:	d512      	bpl.n	8008c82 <__swsetup_r+0x7a>
 8008c5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c5e:	b141      	cbz	r1, 8008c72 <__swsetup_r+0x6a>
 8008c60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c64:	4299      	cmp	r1, r3
 8008c66:	d002      	beq.n	8008c6e <__swsetup_r+0x66>
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f7ff fb37 	bl	80082dc <_free_r>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	6363      	str	r3, [r4, #52]	; 0x34
 8008c72:	89a3      	ldrh	r3, [r4, #12]
 8008c74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c78:	81a3      	strh	r3, [r4, #12]
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	6063      	str	r3, [r4, #4]
 8008c7e:	6923      	ldr	r3, [r4, #16]
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	89a3      	ldrh	r3, [r4, #12]
 8008c84:	f043 0308 	orr.w	r3, r3, #8
 8008c88:	81a3      	strh	r3, [r4, #12]
 8008c8a:	6923      	ldr	r3, [r4, #16]
 8008c8c:	b94b      	cbnz	r3, 8008ca2 <__swsetup_r+0x9a>
 8008c8e:	89a3      	ldrh	r3, [r4, #12]
 8008c90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c98:	d003      	beq.n	8008ca2 <__swsetup_r+0x9a>
 8008c9a:	4621      	mov	r1, r4
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	f000 fa05 	bl	80090ac <__smakebuf_r>
 8008ca2:	89a0      	ldrh	r0, [r4, #12]
 8008ca4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ca8:	f010 0301 	ands.w	r3, r0, #1
 8008cac:	d00a      	beq.n	8008cc4 <__swsetup_r+0xbc>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	60a3      	str	r3, [r4, #8]
 8008cb2:	6963      	ldr	r3, [r4, #20]
 8008cb4:	425b      	negs	r3, r3
 8008cb6:	61a3      	str	r3, [r4, #24]
 8008cb8:	6923      	ldr	r3, [r4, #16]
 8008cba:	b943      	cbnz	r3, 8008cce <__swsetup_r+0xc6>
 8008cbc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008cc0:	d1ba      	bne.n	8008c38 <__swsetup_r+0x30>
 8008cc2:	bd70      	pop	{r4, r5, r6, pc}
 8008cc4:	0781      	lsls	r1, r0, #30
 8008cc6:	bf58      	it	pl
 8008cc8:	6963      	ldrpl	r3, [r4, #20]
 8008cca:	60a3      	str	r3, [r4, #8]
 8008ccc:	e7f4      	b.n	8008cb8 <__swsetup_r+0xb0>
 8008cce:	2000      	movs	r0, #0
 8008cd0:	e7f7      	b.n	8008cc2 <__swsetup_r+0xba>
 8008cd2:	bf00      	nop
 8008cd4:	200000d8 	.word	0x200000d8
 8008cd8:	08009734 	.word	0x08009734
 8008cdc:	08009754 	.word	0x08009754
 8008ce0:	08009714 	.word	0x08009714

08008ce4 <abort>:
 8008ce4:	2006      	movs	r0, #6
 8008ce6:	b508      	push	{r3, lr}
 8008ce8:	f000 fa50 	bl	800918c <raise>
 8008cec:	2001      	movs	r0, #1
 8008cee:	f7f9 f80c 	bl	8001d0a <_exit>
	...

08008cf4 <__sflush_r>:
 8008cf4:	898a      	ldrh	r2, [r1, #12]
 8008cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf8:	4605      	mov	r5, r0
 8008cfa:	0710      	lsls	r0, r2, #28
 8008cfc:	460c      	mov	r4, r1
 8008cfe:	d457      	bmi.n	8008db0 <__sflush_r+0xbc>
 8008d00:	684b      	ldr	r3, [r1, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	dc04      	bgt.n	8008d10 <__sflush_r+0x1c>
 8008d06:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	dc01      	bgt.n	8008d10 <__sflush_r+0x1c>
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d12:	2e00      	cmp	r6, #0
 8008d14:	d0fa      	beq.n	8008d0c <__sflush_r+0x18>
 8008d16:	2300      	movs	r3, #0
 8008d18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d1c:	682f      	ldr	r7, [r5, #0]
 8008d1e:	602b      	str	r3, [r5, #0]
 8008d20:	d032      	beq.n	8008d88 <__sflush_r+0x94>
 8008d22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d24:	89a3      	ldrh	r3, [r4, #12]
 8008d26:	075a      	lsls	r2, r3, #29
 8008d28:	d505      	bpl.n	8008d36 <__sflush_r+0x42>
 8008d2a:	6863      	ldr	r3, [r4, #4]
 8008d2c:	1ac0      	subs	r0, r0, r3
 8008d2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d30:	b10b      	cbz	r3, 8008d36 <__sflush_r+0x42>
 8008d32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d34:	1ac0      	subs	r0, r0, r3
 8008d36:	2300      	movs	r3, #0
 8008d38:	4602      	mov	r2, r0
 8008d3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	6a21      	ldr	r1, [r4, #32]
 8008d40:	47b0      	blx	r6
 8008d42:	1c43      	adds	r3, r0, #1
 8008d44:	89a3      	ldrh	r3, [r4, #12]
 8008d46:	d106      	bne.n	8008d56 <__sflush_r+0x62>
 8008d48:	6829      	ldr	r1, [r5, #0]
 8008d4a:	291d      	cmp	r1, #29
 8008d4c:	d82c      	bhi.n	8008da8 <__sflush_r+0xb4>
 8008d4e:	4a29      	ldr	r2, [pc, #164]	; (8008df4 <__sflush_r+0x100>)
 8008d50:	40ca      	lsrs	r2, r1
 8008d52:	07d6      	lsls	r6, r2, #31
 8008d54:	d528      	bpl.n	8008da8 <__sflush_r+0xb4>
 8008d56:	2200      	movs	r2, #0
 8008d58:	6062      	str	r2, [r4, #4]
 8008d5a:	6922      	ldr	r2, [r4, #16]
 8008d5c:	04d9      	lsls	r1, r3, #19
 8008d5e:	6022      	str	r2, [r4, #0]
 8008d60:	d504      	bpl.n	8008d6c <__sflush_r+0x78>
 8008d62:	1c42      	adds	r2, r0, #1
 8008d64:	d101      	bne.n	8008d6a <__sflush_r+0x76>
 8008d66:	682b      	ldr	r3, [r5, #0]
 8008d68:	b903      	cbnz	r3, 8008d6c <__sflush_r+0x78>
 8008d6a:	6560      	str	r0, [r4, #84]	; 0x54
 8008d6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d6e:	602f      	str	r7, [r5, #0]
 8008d70:	2900      	cmp	r1, #0
 8008d72:	d0cb      	beq.n	8008d0c <__sflush_r+0x18>
 8008d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d78:	4299      	cmp	r1, r3
 8008d7a:	d002      	beq.n	8008d82 <__sflush_r+0x8e>
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	f7ff faad 	bl	80082dc <_free_r>
 8008d82:	2000      	movs	r0, #0
 8008d84:	6360      	str	r0, [r4, #52]	; 0x34
 8008d86:	e7c2      	b.n	8008d0e <__sflush_r+0x1a>
 8008d88:	6a21      	ldr	r1, [r4, #32]
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	47b0      	blx	r6
 8008d90:	1c41      	adds	r1, r0, #1
 8008d92:	d1c7      	bne.n	8008d24 <__sflush_r+0x30>
 8008d94:	682b      	ldr	r3, [r5, #0]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d0c4      	beq.n	8008d24 <__sflush_r+0x30>
 8008d9a:	2b1d      	cmp	r3, #29
 8008d9c:	d001      	beq.n	8008da2 <__sflush_r+0xae>
 8008d9e:	2b16      	cmp	r3, #22
 8008da0:	d101      	bne.n	8008da6 <__sflush_r+0xb2>
 8008da2:	602f      	str	r7, [r5, #0]
 8008da4:	e7b2      	b.n	8008d0c <__sflush_r+0x18>
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dac:	81a3      	strh	r3, [r4, #12]
 8008dae:	e7ae      	b.n	8008d0e <__sflush_r+0x1a>
 8008db0:	690f      	ldr	r7, [r1, #16]
 8008db2:	2f00      	cmp	r7, #0
 8008db4:	d0aa      	beq.n	8008d0c <__sflush_r+0x18>
 8008db6:	0793      	lsls	r3, r2, #30
 8008db8:	bf18      	it	ne
 8008dba:	2300      	movne	r3, #0
 8008dbc:	680e      	ldr	r6, [r1, #0]
 8008dbe:	bf08      	it	eq
 8008dc0:	694b      	ldreq	r3, [r1, #20]
 8008dc2:	1bf6      	subs	r6, r6, r7
 8008dc4:	600f      	str	r7, [r1, #0]
 8008dc6:	608b      	str	r3, [r1, #8]
 8008dc8:	2e00      	cmp	r6, #0
 8008dca:	dd9f      	ble.n	8008d0c <__sflush_r+0x18>
 8008dcc:	4633      	mov	r3, r6
 8008dce:	463a      	mov	r2, r7
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	6a21      	ldr	r1, [r4, #32]
 8008dd4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008dd8:	47e0      	blx	ip
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	dc06      	bgt.n	8008dec <__sflush_r+0xf8>
 8008dde:	89a3      	ldrh	r3, [r4, #12]
 8008de0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008de8:	81a3      	strh	r3, [r4, #12]
 8008dea:	e790      	b.n	8008d0e <__sflush_r+0x1a>
 8008dec:	4407      	add	r7, r0
 8008dee:	1a36      	subs	r6, r6, r0
 8008df0:	e7ea      	b.n	8008dc8 <__sflush_r+0xd4>
 8008df2:	bf00      	nop
 8008df4:	20400001 	.word	0x20400001

08008df8 <_fflush_r>:
 8008df8:	b538      	push	{r3, r4, r5, lr}
 8008dfa:	690b      	ldr	r3, [r1, #16]
 8008dfc:	4605      	mov	r5, r0
 8008dfe:	460c      	mov	r4, r1
 8008e00:	b913      	cbnz	r3, 8008e08 <_fflush_r+0x10>
 8008e02:	2500      	movs	r5, #0
 8008e04:	4628      	mov	r0, r5
 8008e06:	bd38      	pop	{r3, r4, r5, pc}
 8008e08:	b118      	cbz	r0, 8008e12 <_fflush_r+0x1a>
 8008e0a:	6983      	ldr	r3, [r0, #24]
 8008e0c:	b90b      	cbnz	r3, 8008e12 <_fflush_r+0x1a>
 8008e0e:	f000 f887 	bl	8008f20 <__sinit>
 8008e12:	4b14      	ldr	r3, [pc, #80]	; (8008e64 <_fflush_r+0x6c>)
 8008e14:	429c      	cmp	r4, r3
 8008e16:	d11b      	bne.n	8008e50 <_fflush_r+0x58>
 8008e18:	686c      	ldr	r4, [r5, #4]
 8008e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d0ef      	beq.n	8008e02 <_fflush_r+0xa>
 8008e22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e24:	07d0      	lsls	r0, r2, #31
 8008e26:	d404      	bmi.n	8008e32 <_fflush_r+0x3a>
 8008e28:	0599      	lsls	r1, r3, #22
 8008e2a:	d402      	bmi.n	8008e32 <_fflush_r+0x3a>
 8008e2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e2e:	f000 f915 	bl	800905c <__retarget_lock_acquire_recursive>
 8008e32:	4628      	mov	r0, r5
 8008e34:	4621      	mov	r1, r4
 8008e36:	f7ff ff5d 	bl	8008cf4 <__sflush_r>
 8008e3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	07da      	lsls	r2, r3, #31
 8008e40:	d4e0      	bmi.n	8008e04 <_fflush_r+0xc>
 8008e42:	89a3      	ldrh	r3, [r4, #12]
 8008e44:	059b      	lsls	r3, r3, #22
 8008e46:	d4dd      	bmi.n	8008e04 <_fflush_r+0xc>
 8008e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e4a:	f000 f908 	bl	800905e <__retarget_lock_release_recursive>
 8008e4e:	e7d9      	b.n	8008e04 <_fflush_r+0xc>
 8008e50:	4b05      	ldr	r3, [pc, #20]	; (8008e68 <_fflush_r+0x70>)
 8008e52:	429c      	cmp	r4, r3
 8008e54:	d101      	bne.n	8008e5a <_fflush_r+0x62>
 8008e56:	68ac      	ldr	r4, [r5, #8]
 8008e58:	e7df      	b.n	8008e1a <_fflush_r+0x22>
 8008e5a:	4b04      	ldr	r3, [pc, #16]	; (8008e6c <_fflush_r+0x74>)
 8008e5c:	429c      	cmp	r4, r3
 8008e5e:	bf08      	it	eq
 8008e60:	68ec      	ldreq	r4, [r5, #12]
 8008e62:	e7da      	b.n	8008e1a <_fflush_r+0x22>
 8008e64:	08009734 	.word	0x08009734
 8008e68:	08009754 	.word	0x08009754
 8008e6c:	08009714 	.word	0x08009714

08008e70 <std>:
 8008e70:	2300      	movs	r3, #0
 8008e72:	b510      	push	{r4, lr}
 8008e74:	4604      	mov	r4, r0
 8008e76:	e9c0 3300 	strd	r3, r3, [r0]
 8008e7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e7e:	6083      	str	r3, [r0, #8]
 8008e80:	8181      	strh	r1, [r0, #12]
 8008e82:	6643      	str	r3, [r0, #100]	; 0x64
 8008e84:	81c2      	strh	r2, [r0, #14]
 8008e86:	6183      	str	r3, [r0, #24]
 8008e88:	4619      	mov	r1, r3
 8008e8a:	2208      	movs	r2, #8
 8008e8c:	305c      	adds	r0, #92	; 0x5c
 8008e8e:	f7fd fad9 	bl	8006444 <memset>
 8008e92:	4b05      	ldr	r3, [pc, #20]	; (8008ea8 <std+0x38>)
 8008e94:	6224      	str	r4, [r4, #32]
 8008e96:	6263      	str	r3, [r4, #36]	; 0x24
 8008e98:	4b04      	ldr	r3, [pc, #16]	; (8008eac <std+0x3c>)
 8008e9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e9c:	4b04      	ldr	r3, [pc, #16]	; (8008eb0 <std+0x40>)
 8008e9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ea0:	4b04      	ldr	r3, [pc, #16]	; (8008eb4 <std+0x44>)
 8008ea2:	6323      	str	r3, [r4, #48]	; 0x30
 8008ea4:	bd10      	pop	{r4, pc}
 8008ea6:	bf00      	nop
 8008ea8:	080091c5 	.word	0x080091c5
 8008eac:	080091e7 	.word	0x080091e7
 8008eb0:	0800921f 	.word	0x0800921f
 8008eb4:	08009243 	.word	0x08009243

08008eb8 <_cleanup_r>:
 8008eb8:	4901      	ldr	r1, [pc, #4]	; (8008ec0 <_cleanup_r+0x8>)
 8008eba:	f000 b8af 	b.w	800901c <_fwalk_reent>
 8008ebe:	bf00      	nop
 8008ec0:	08008df9 	.word	0x08008df9

08008ec4 <__sfmoreglue>:
 8008ec4:	2268      	movs	r2, #104	; 0x68
 8008ec6:	b570      	push	{r4, r5, r6, lr}
 8008ec8:	1e4d      	subs	r5, r1, #1
 8008eca:	4355      	muls	r5, r2
 8008ecc:	460e      	mov	r6, r1
 8008ece:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008ed2:	f7ff fa6b 	bl	80083ac <_malloc_r>
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	b140      	cbz	r0, 8008eec <__sfmoreglue+0x28>
 8008eda:	2100      	movs	r1, #0
 8008edc:	e9c0 1600 	strd	r1, r6, [r0]
 8008ee0:	300c      	adds	r0, #12
 8008ee2:	60a0      	str	r0, [r4, #8]
 8008ee4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ee8:	f7fd faac 	bl	8006444 <memset>
 8008eec:	4620      	mov	r0, r4
 8008eee:	bd70      	pop	{r4, r5, r6, pc}

08008ef0 <__sfp_lock_acquire>:
 8008ef0:	4801      	ldr	r0, [pc, #4]	; (8008ef8 <__sfp_lock_acquire+0x8>)
 8008ef2:	f000 b8b3 	b.w	800905c <__retarget_lock_acquire_recursive>
 8008ef6:	bf00      	nop
 8008ef8:	200004bd 	.word	0x200004bd

08008efc <__sfp_lock_release>:
 8008efc:	4801      	ldr	r0, [pc, #4]	; (8008f04 <__sfp_lock_release+0x8>)
 8008efe:	f000 b8ae 	b.w	800905e <__retarget_lock_release_recursive>
 8008f02:	bf00      	nop
 8008f04:	200004bd 	.word	0x200004bd

08008f08 <__sinit_lock_acquire>:
 8008f08:	4801      	ldr	r0, [pc, #4]	; (8008f10 <__sinit_lock_acquire+0x8>)
 8008f0a:	f000 b8a7 	b.w	800905c <__retarget_lock_acquire_recursive>
 8008f0e:	bf00      	nop
 8008f10:	200004be 	.word	0x200004be

08008f14 <__sinit_lock_release>:
 8008f14:	4801      	ldr	r0, [pc, #4]	; (8008f1c <__sinit_lock_release+0x8>)
 8008f16:	f000 b8a2 	b.w	800905e <__retarget_lock_release_recursive>
 8008f1a:	bf00      	nop
 8008f1c:	200004be 	.word	0x200004be

08008f20 <__sinit>:
 8008f20:	b510      	push	{r4, lr}
 8008f22:	4604      	mov	r4, r0
 8008f24:	f7ff fff0 	bl	8008f08 <__sinit_lock_acquire>
 8008f28:	69a3      	ldr	r3, [r4, #24]
 8008f2a:	b11b      	cbz	r3, 8008f34 <__sinit+0x14>
 8008f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f30:	f7ff bff0 	b.w	8008f14 <__sinit_lock_release>
 8008f34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f38:	6523      	str	r3, [r4, #80]	; 0x50
 8008f3a:	4b13      	ldr	r3, [pc, #76]	; (8008f88 <__sinit+0x68>)
 8008f3c:	4a13      	ldr	r2, [pc, #76]	; (8008f8c <__sinit+0x6c>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f42:	42a3      	cmp	r3, r4
 8008f44:	bf08      	it	eq
 8008f46:	2301      	moveq	r3, #1
 8008f48:	4620      	mov	r0, r4
 8008f4a:	bf08      	it	eq
 8008f4c:	61a3      	streq	r3, [r4, #24]
 8008f4e:	f000 f81f 	bl	8008f90 <__sfp>
 8008f52:	6060      	str	r0, [r4, #4]
 8008f54:	4620      	mov	r0, r4
 8008f56:	f000 f81b 	bl	8008f90 <__sfp>
 8008f5a:	60a0      	str	r0, [r4, #8]
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	f000 f817 	bl	8008f90 <__sfp>
 8008f62:	2200      	movs	r2, #0
 8008f64:	2104      	movs	r1, #4
 8008f66:	60e0      	str	r0, [r4, #12]
 8008f68:	6860      	ldr	r0, [r4, #4]
 8008f6a:	f7ff ff81 	bl	8008e70 <std>
 8008f6e:	2201      	movs	r2, #1
 8008f70:	2109      	movs	r1, #9
 8008f72:	68a0      	ldr	r0, [r4, #8]
 8008f74:	f7ff ff7c 	bl	8008e70 <std>
 8008f78:	2202      	movs	r2, #2
 8008f7a:	2112      	movs	r1, #18
 8008f7c:	68e0      	ldr	r0, [r4, #12]
 8008f7e:	f7ff ff77 	bl	8008e70 <std>
 8008f82:	2301      	movs	r3, #1
 8008f84:	61a3      	str	r3, [r4, #24]
 8008f86:	e7d1      	b.n	8008f2c <__sinit+0xc>
 8008f88:	08009398 	.word	0x08009398
 8008f8c:	08008eb9 	.word	0x08008eb9

08008f90 <__sfp>:
 8008f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f92:	4607      	mov	r7, r0
 8008f94:	f7ff ffac 	bl	8008ef0 <__sfp_lock_acquire>
 8008f98:	4b1e      	ldr	r3, [pc, #120]	; (8009014 <__sfp+0x84>)
 8008f9a:	681e      	ldr	r6, [r3, #0]
 8008f9c:	69b3      	ldr	r3, [r6, #24]
 8008f9e:	b913      	cbnz	r3, 8008fa6 <__sfp+0x16>
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f7ff ffbd 	bl	8008f20 <__sinit>
 8008fa6:	3648      	adds	r6, #72	; 0x48
 8008fa8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008fac:	3b01      	subs	r3, #1
 8008fae:	d503      	bpl.n	8008fb8 <__sfp+0x28>
 8008fb0:	6833      	ldr	r3, [r6, #0]
 8008fb2:	b30b      	cbz	r3, 8008ff8 <__sfp+0x68>
 8008fb4:	6836      	ldr	r6, [r6, #0]
 8008fb6:	e7f7      	b.n	8008fa8 <__sfp+0x18>
 8008fb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008fbc:	b9d5      	cbnz	r5, 8008ff4 <__sfp+0x64>
 8008fbe:	4b16      	ldr	r3, [pc, #88]	; (8009018 <__sfp+0x88>)
 8008fc0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008fc4:	60e3      	str	r3, [r4, #12]
 8008fc6:	6665      	str	r5, [r4, #100]	; 0x64
 8008fc8:	f000 f847 	bl	800905a <__retarget_lock_init_recursive>
 8008fcc:	f7ff ff96 	bl	8008efc <__sfp_lock_release>
 8008fd0:	2208      	movs	r2, #8
 8008fd2:	4629      	mov	r1, r5
 8008fd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008fd8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008fdc:	6025      	str	r5, [r4, #0]
 8008fde:	61a5      	str	r5, [r4, #24]
 8008fe0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008fe4:	f7fd fa2e 	bl	8006444 <memset>
 8008fe8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008fec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ff4:	3468      	adds	r4, #104	; 0x68
 8008ff6:	e7d9      	b.n	8008fac <__sfp+0x1c>
 8008ff8:	2104      	movs	r1, #4
 8008ffa:	4638      	mov	r0, r7
 8008ffc:	f7ff ff62 	bl	8008ec4 <__sfmoreglue>
 8009000:	4604      	mov	r4, r0
 8009002:	6030      	str	r0, [r6, #0]
 8009004:	2800      	cmp	r0, #0
 8009006:	d1d5      	bne.n	8008fb4 <__sfp+0x24>
 8009008:	f7ff ff78 	bl	8008efc <__sfp_lock_release>
 800900c:	230c      	movs	r3, #12
 800900e:	603b      	str	r3, [r7, #0]
 8009010:	e7ee      	b.n	8008ff0 <__sfp+0x60>
 8009012:	bf00      	nop
 8009014:	08009398 	.word	0x08009398
 8009018:	ffff0001 	.word	0xffff0001

0800901c <_fwalk_reent>:
 800901c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009020:	4606      	mov	r6, r0
 8009022:	4688      	mov	r8, r1
 8009024:	2700      	movs	r7, #0
 8009026:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800902a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800902e:	f1b9 0901 	subs.w	r9, r9, #1
 8009032:	d505      	bpl.n	8009040 <_fwalk_reent+0x24>
 8009034:	6824      	ldr	r4, [r4, #0]
 8009036:	2c00      	cmp	r4, #0
 8009038:	d1f7      	bne.n	800902a <_fwalk_reent+0xe>
 800903a:	4638      	mov	r0, r7
 800903c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009040:	89ab      	ldrh	r3, [r5, #12]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d907      	bls.n	8009056 <_fwalk_reent+0x3a>
 8009046:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800904a:	3301      	adds	r3, #1
 800904c:	d003      	beq.n	8009056 <_fwalk_reent+0x3a>
 800904e:	4629      	mov	r1, r5
 8009050:	4630      	mov	r0, r6
 8009052:	47c0      	blx	r8
 8009054:	4307      	orrs	r7, r0
 8009056:	3568      	adds	r5, #104	; 0x68
 8009058:	e7e9      	b.n	800902e <_fwalk_reent+0x12>

0800905a <__retarget_lock_init_recursive>:
 800905a:	4770      	bx	lr

0800905c <__retarget_lock_acquire_recursive>:
 800905c:	4770      	bx	lr

0800905e <__retarget_lock_release_recursive>:
 800905e:	4770      	bx	lr

08009060 <__swhatbuf_r>:
 8009060:	b570      	push	{r4, r5, r6, lr}
 8009062:	460e      	mov	r6, r1
 8009064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009068:	4614      	mov	r4, r2
 800906a:	2900      	cmp	r1, #0
 800906c:	461d      	mov	r5, r3
 800906e:	b096      	sub	sp, #88	; 0x58
 8009070:	da08      	bge.n	8009084 <__swhatbuf_r+0x24>
 8009072:	2200      	movs	r2, #0
 8009074:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009078:	602a      	str	r2, [r5, #0]
 800907a:	061a      	lsls	r2, r3, #24
 800907c:	d410      	bmi.n	80090a0 <__swhatbuf_r+0x40>
 800907e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009082:	e00e      	b.n	80090a2 <__swhatbuf_r+0x42>
 8009084:	466a      	mov	r2, sp
 8009086:	f000 f903 	bl	8009290 <_fstat_r>
 800908a:	2800      	cmp	r0, #0
 800908c:	dbf1      	blt.n	8009072 <__swhatbuf_r+0x12>
 800908e:	9a01      	ldr	r2, [sp, #4]
 8009090:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009094:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009098:	425a      	negs	r2, r3
 800909a:	415a      	adcs	r2, r3
 800909c:	602a      	str	r2, [r5, #0]
 800909e:	e7ee      	b.n	800907e <__swhatbuf_r+0x1e>
 80090a0:	2340      	movs	r3, #64	; 0x40
 80090a2:	2000      	movs	r0, #0
 80090a4:	6023      	str	r3, [r4, #0]
 80090a6:	b016      	add	sp, #88	; 0x58
 80090a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080090ac <__smakebuf_r>:
 80090ac:	898b      	ldrh	r3, [r1, #12]
 80090ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090b0:	079d      	lsls	r5, r3, #30
 80090b2:	4606      	mov	r6, r0
 80090b4:	460c      	mov	r4, r1
 80090b6:	d507      	bpl.n	80090c8 <__smakebuf_r+0x1c>
 80090b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	6123      	str	r3, [r4, #16]
 80090c0:	2301      	movs	r3, #1
 80090c2:	6163      	str	r3, [r4, #20]
 80090c4:	b002      	add	sp, #8
 80090c6:	bd70      	pop	{r4, r5, r6, pc}
 80090c8:	466a      	mov	r2, sp
 80090ca:	ab01      	add	r3, sp, #4
 80090cc:	f7ff ffc8 	bl	8009060 <__swhatbuf_r>
 80090d0:	9900      	ldr	r1, [sp, #0]
 80090d2:	4605      	mov	r5, r0
 80090d4:	4630      	mov	r0, r6
 80090d6:	f7ff f969 	bl	80083ac <_malloc_r>
 80090da:	b948      	cbnz	r0, 80090f0 <__smakebuf_r+0x44>
 80090dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090e0:	059a      	lsls	r2, r3, #22
 80090e2:	d4ef      	bmi.n	80090c4 <__smakebuf_r+0x18>
 80090e4:	f023 0303 	bic.w	r3, r3, #3
 80090e8:	f043 0302 	orr.w	r3, r3, #2
 80090ec:	81a3      	strh	r3, [r4, #12]
 80090ee:	e7e3      	b.n	80090b8 <__smakebuf_r+0xc>
 80090f0:	4b0d      	ldr	r3, [pc, #52]	; (8009128 <__smakebuf_r+0x7c>)
 80090f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	6020      	str	r0, [r4, #0]
 80090f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090fc:	81a3      	strh	r3, [r4, #12]
 80090fe:	9b00      	ldr	r3, [sp, #0]
 8009100:	6120      	str	r0, [r4, #16]
 8009102:	6163      	str	r3, [r4, #20]
 8009104:	9b01      	ldr	r3, [sp, #4]
 8009106:	b15b      	cbz	r3, 8009120 <__smakebuf_r+0x74>
 8009108:	4630      	mov	r0, r6
 800910a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800910e:	f000 f8d1 	bl	80092b4 <_isatty_r>
 8009112:	b128      	cbz	r0, 8009120 <__smakebuf_r+0x74>
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	f023 0303 	bic.w	r3, r3, #3
 800911a:	f043 0301 	orr.w	r3, r3, #1
 800911e:	81a3      	strh	r3, [r4, #12]
 8009120:	89a0      	ldrh	r0, [r4, #12]
 8009122:	4305      	orrs	r5, r0
 8009124:	81a5      	strh	r5, [r4, #12]
 8009126:	e7cd      	b.n	80090c4 <__smakebuf_r+0x18>
 8009128:	08008eb9 	.word	0x08008eb9

0800912c <_malloc_usable_size_r>:
 800912c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009130:	1f18      	subs	r0, r3, #4
 8009132:	2b00      	cmp	r3, #0
 8009134:	bfbc      	itt	lt
 8009136:	580b      	ldrlt	r3, [r1, r0]
 8009138:	18c0      	addlt	r0, r0, r3
 800913a:	4770      	bx	lr

0800913c <_raise_r>:
 800913c:	291f      	cmp	r1, #31
 800913e:	b538      	push	{r3, r4, r5, lr}
 8009140:	4604      	mov	r4, r0
 8009142:	460d      	mov	r5, r1
 8009144:	d904      	bls.n	8009150 <_raise_r+0x14>
 8009146:	2316      	movs	r3, #22
 8009148:	6003      	str	r3, [r0, #0]
 800914a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800914e:	bd38      	pop	{r3, r4, r5, pc}
 8009150:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009152:	b112      	cbz	r2, 800915a <_raise_r+0x1e>
 8009154:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009158:	b94b      	cbnz	r3, 800916e <_raise_r+0x32>
 800915a:	4620      	mov	r0, r4
 800915c:	f000 f830 	bl	80091c0 <_getpid_r>
 8009160:	462a      	mov	r2, r5
 8009162:	4601      	mov	r1, r0
 8009164:	4620      	mov	r0, r4
 8009166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800916a:	f000 b817 	b.w	800919c <_kill_r>
 800916e:	2b01      	cmp	r3, #1
 8009170:	d00a      	beq.n	8009188 <_raise_r+0x4c>
 8009172:	1c59      	adds	r1, r3, #1
 8009174:	d103      	bne.n	800917e <_raise_r+0x42>
 8009176:	2316      	movs	r3, #22
 8009178:	6003      	str	r3, [r0, #0]
 800917a:	2001      	movs	r0, #1
 800917c:	e7e7      	b.n	800914e <_raise_r+0x12>
 800917e:	2400      	movs	r4, #0
 8009180:	4628      	mov	r0, r5
 8009182:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009186:	4798      	blx	r3
 8009188:	2000      	movs	r0, #0
 800918a:	e7e0      	b.n	800914e <_raise_r+0x12>

0800918c <raise>:
 800918c:	4b02      	ldr	r3, [pc, #8]	; (8009198 <raise+0xc>)
 800918e:	4601      	mov	r1, r0
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	f7ff bfd3 	b.w	800913c <_raise_r>
 8009196:	bf00      	nop
 8009198:	200000d8 	.word	0x200000d8

0800919c <_kill_r>:
 800919c:	b538      	push	{r3, r4, r5, lr}
 800919e:	2300      	movs	r3, #0
 80091a0:	4d06      	ldr	r5, [pc, #24]	; (80091bc <_kill_r+0x20>)
 80091a2:	4604      	mov	r4, r0
 80091a4:	4608      	mov	r0, r1
 80091a6:	4611      	mov	r1, r2
 80091a8:	602b      	str	r3, [r5, #0]
 80091aa:	f7f8 fd9e 	bl	8001cea <_kill>
 80091ae:	1c43      	adds	r3, r0, #1
 80091b0:	d102      	bne.n	80091b8 <_kill_r+0x1c>
 80091b2:	682b      	ldr	r3, [r5, #0]
 80091b4:	b103      	cbz	r3, 80091b8 <_kill_r+0x1c>
 80091b6:	6023      	str	r3, [r4, #0]
 80091b8:	bd38      	pop	{r3, r4, r5, pc}
 80091ba:	bf00      	nop
 80091bc:	200004b8 	.word	0x200004b8

080091c0 <_getpid_r>:
 80091c0:	f7f8 bd8c 	b.w	8001cdc <_getpid>

080091c4 <__sread>:
 80091c4:	b510      	push	{r4, lr}
 80091c6:	460c      	mov	r4, r1
 80091c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091cc:	f000 f894 	bl	80092f8 <_read_r>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	bfab      	itete	ge
 80091d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091d6:	89a3      	ldrhlt	r3, [r4, #12]
 80091d8:	181b      	addge	r3, r3, r0
 80091da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091de:	bfac      	ite	ge
 80091e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80091e2:	81a3      	strhlt	r3, [r4, #12]
 80091e4:	bd10      	pop	{r4, pc}

080091e6 <__swrite>:
 80091e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091ea:	461f      	mov	r7, r3
 80091ec:	898b      	ldrh	r3, [r1, #12]
 80091ee:	4605      	mov	r5, r0
 80091f0:	05db      	lsls	r3, r3, #23
 80091f2:	460c      	mov	r4, r1
 80091f4:	4616      	mov	r6, r2
 80091f6:	d505      	bpl.n	8009204 <__swrite+0x1e>
 80091f8:	2302      	movs	r3, #2
 80091fa:	2200      	movs	r2, #0
 80091fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009200:	f000 f868 	bl	80092d4 <_lseek_r>
 8009204:	89a3      	ldrh	r3, [r4, #12]
 8009206:	4632      	mov	r2, r6
 8009208:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	4628      	mov	r0, r5
 8009210:	463b      	mov	r3, r7
 8009212:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800921a:	f000 b817 	b.w	800924c <_write_r>

0800921e <__sseek>:
 800921e:	b510      	push	{r4, lr}
 8009220:	460c      	mov	r4, r1
 8009222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009226:	f000 f855 	bl	80092d4 <_lseek_r>
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	89a3      	ldrh	r3, [r4, #12]
 800922e:	bf15      	itete	ne
 8009230:	6560      	strne	r0, [r4, #84]	; 0x54
 8009232:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009236:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800923a:	81a3      	strheq	r3, [r4, #12]
 800923c:	bf18      	it	ne
 800923e:	81a3      	strhne	r3, [r4, #12]
 8009240:	bd10      	pop	{r4, pc}

08009242 <__sclose>:
 8009242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009246:	f000 b813 	b.w	8009270 <_close_r>
	...

0800924c <_write_r>:
 800924c:	b538      	push	{r3, r4, r5, lr}
 800924e:	4604      	mov	r4, r0
 8009250:	4608      	mov	r0, r1
 8009252:	4611      	mov	r1, r2
 8009254:	2200      	movs	r2, #0
 8009256:	4d05      	ldr	r5, [pc, #20]	; (800926c <_write_r+0x20>)
 8009258:	602a      	str	r2, [r5, #0]
 800925a:	461a      	mov	r2, r3
 800925c:	f7f8 fd7c 	bl	8001d58 <_write>
 8009260:	1c43      	adds	r3, r0, #1
 8009262:	d102      	bne.n	800926a <_write_r+0x1e>
 8009264:	682b      	ldr	r3, [r5, #0]
 8009266:	b103      	cbz	r3, 800926a <_write_r+0x1e>
 8009268:	6023      	str	r3, [r4, #0]
 800926a:	bd38      	pop	{r3, r4, r5, pc}
 800926c:	200004b8 	.word	0x200004b8

08009270 <_close_r>:
 8009270:	b538      	push	{r3, r4, r5, lr}
 8009272:	2300      	movs	r3, #0
 8009274:	4d05      	ldr	r5, [pc, #20]	; (800928c <_close_r+0x1c>)
 8009276:	4604      	mov	r4, r0
 8009278:	4608      	mov	r0, r1
 800927a:	602b      	str	r3, [r5, #0]
 800927c:	f7f8 fd88 	bl	8001d90 <_close>
 8009280:	1c43      	adds	r3, r0, #1
 8009282:	d102      	bne.n	800928a <_close_r+0x1a>
 8009284:	682b      	ldr	r3, [r5, #0]
 8009286:	b103      	cbz	r3, 800928a <_close_r+0x1a>
 8009288:	6023      	str	r3, [r4, #0]
 800928a:	bd38      	pop	{r3, r4, r5, pc}
 800928c:	200004b8 	.word	0x200004b8

08009290 <_fstat_r>:
 8009290:	b538      	push	{r3, r4, r5, lr}
 8009292:	2300      	movs	r3, #0
 8009294:	4d06      	ldr	r5, [pc, #24]	; (80092b0 <_fstat_r+0x20>)
 8009296:	4604      	mov	r4, r0
 8009298:	4608      	mov	r0, r1
 800929a:	4611      	mov	r1, r2
 800929c:	602b      	str	r3, [r5, #0]
 800929e:	f7f8 fd82 	bl	8001da6 <_fstat>
 80092a2:	1c43      	adds	r3, r0, #1
 80092a4:	d102      	bne.n	80092ac <_fstat_r+0x1c>
 80092a6:	682b      	ldr	r3, [r5, #0]
 80092a8:	b103      	cbz	r3, 80092ac <_fstat_r+0x1c>
 80092aa:	6023      	str	r3, [r4, #0]
 80092ac:	bd38      	pop	{r3, r4, r5, pc}
 80092ae:	bf00      	nop
 80092b0:	200004b8 	.word	0x200004b8

080092b4 <_isatty_r>:
 80092b4:	b538      	push	{r3, r4, r5, lr}
 80092b6:	2300      	movs	r3, #0
 80092b8:	4d05      	ldr	r5, [pc, #20]	; (80092d0 <_isatty_r+0x1c>)
 80092ba:	4604      	mov	r4, r0
 80092bc:	4608      	mov	r0, r1
 80092be:	602b      	str	r3, [r5, #0]
 80092c0:	f7f8 fd80 	bl	8001dc4 <_isatty>
 80092c4:	1c43      	adds	r3, r0, #1
 80092c6:	d102      	bne.n	80092ce <_isatty_r+0x1a>
 80092c8:	682b      	ldr	r3, [r5, #0]
 80092ca:	b103      	cbz	r3, 80092ce <_isatty_r+0x1a>
 80092cc:	6023      	str	r3, [r4, #0]
 80092ce:	bd38      	pop	{r3, r4, r5, pc}
 80092d0:	200004b8 	.word	0x200004b8

080092d4 <_lseek_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	4604      	mov	r4, r0
 80092d8:	4608      	mov	r0, r1
 80092da:	4611      	mov	r1, r2
 80092dc:	2200      	movs	r2, #0
 80092de:	4d05      	ldr	r5, [pc, #20]	; (80092f4 <_lseek_r+0x20>)
 80092e0:	602a      	str	r2, [r5, #0]
 80092e2:	461a      	mov	r2, r3
 80092e4:	f7f8 fd78 	bl	8001dd8 <_lseek>
 80092e8:	1c43      	adds	r3, r0, #1
 80092ea:	d102      	bne.n	80092f2 <_lseek_r+0x1e>
 80092ec:	682b      	ldr	r3, [r5, #0]
 80092ee:	b103      	cbz	r3, 80092f2 <_lseek_r+0x1e>
 80092f0:	6023      	str	r3, [r4, #0]
 80092f2:	bd38      	pop	{r3, r4, r5, pc}
 80092f4:	200004b8 	.word	0x200004b8

080092f8 <_read_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	4604      	mov	r4, r0
 80092fc:	4608      	mov	r0, r1
 80092fe:	4611      	mov	r1, r2
 8009300:	2200      	movs	r2, #0
 8009302:	4d05      	ldr	r5, [pc, #20]	; (8009318 <_read_r+0x20>)
 8009304:	602a      	str	r2, [r5, #0]
 8009306:	461a      	mov	r2, r3
 8009308:	f7f8 fd09 	bl	8001d1e <_read>
 800930c:	1c43      	adds	r3, r0, #1
 800930e:	d102      	bne.n	8009316 <_read_r+0x1e>
 8009310:	682b      	ldr	r3, [r5, #0]
 8009312:	b103      	cbz	r3, 8009316 <_read_r+0x1e>
 8009314:	6023      	str	r3, [r4, #0]
 8009316:	bd38      	pop	{r3, r4, r5, pc}
 8009318:	200004b8 	.word	0x200004b8

0800931c <_init>:
 800931c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931e:	bf00      	nop
 8009320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009322:	bc08      	pop	{r3}
 8009324:	469e      	mov	lr, r3
 8009326:	4770      	bx	lr

08009328 <_fini>:
 8009328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800932a:	bf00      	nop
 800932c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800932e:	bc08      	pop	{r3}
 8009330:	469e      	mov	lr, r3
 8009332:	4770      	bx	lr
