(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param18 = (({((8'haa) ? (8'ha5) : (8'h9e))} >> ((8'ha6) ? ((8'ha8) & (8'hb0)) : (~|(8'ha1)))) ? (+((+(8'haf)) || (&(8'hac)))) : (((+(8'ha3)) ? (~^(8'h9e)) : {(8'ha6)}) ? (|(-(8'h9d))) : {((8'haf) ? (8'ha4) : (8'ha5))})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h66):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire17;
  wire [(4'h9):(1'h0)] wire16;
  wire signed [(2'h3):(1'h0)] wire15;
  wire signed [(3'h5):(1'h0)] wire14;
  wire signed [(3'h6):(1'h0)] wire13;
  wire signed [(3'h7):(1'h0)] wire12;
  wire signed [(3'h6):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(3'h7):(1'h0)] wire7;
  wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  reg signed [(3'h6):(1'h0)] reg11 = (1'h0);
  reg [(4'h9):(1'h0)] reg10 = (1'h0);
  assign y = {wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire4 = ({wire0} ?
                     $unsigned((+(wire0 ?
                         (8'hab) : wire3))) : ((-$unsigned(wire0)) ?
                         ({wire0} ?
                             $unsigned(wire0) : ((8'ha1) & wire0)) : wire2));
  assign wire5 = $unsigned((8'ha5));
  assign wire6 = ((((+wire0) != wire5[(3'h6):(1'h1)]) ?
                     ((+wire3) << $signed(wire4)) : wire4) || {wire0});
  assign wire7 = wire3[(3'h5):(3'h4)];
  assign wire8 = (8'ha6);
  assign wire9 = wire6[(3'h4):(2'h3)];
  always
    @(posedge clk) begin
      reg10 <= ($signed(((~&wire1) ? wire8 : (wire6 == wire1))) ?
          ($unsigned((wire7 >> (8'had))) ?
              {((8'hab) ^~ wire6)} : ($signed(wire8) ?
                  (wire9 ? wire8 : wire1) : $signed(wire1))) : (((~wire0) ?
              (wire9 ? (8'haf) : wire5) : wire4) >> wire0[(3'h6):(2'h2)]));
      reg11 <= $signed($signed((~&(8'had))));
    end
  assign wire12 = {(~({wire7} ? (wire9 | wire9) : reg11))};
  assign wire13 = ((($unsigned(wire2) ~^ ((8'h9f) ? (8'h9f) : wire12)) ?
                          $unsigned((wire9 ?
                              wire0 : wire6)) : (~&$signed(wire0))) ?
                      (reg10 ?
                          ((reg10 <<< (8'ha9)) ?
                              {wire1} : $unsigned(wire5)) : (wire6[(3'h4):(1'h0)] >= (&wire3))) : (^(wire6 & wire7)));
  assign wire14 = (~^($unsigned(wire9) - $unsigned((^~reg11))));
  assign wire15 = (!(^~wire0[(2'h2):(2'h2)]));
  assign wire16 = $unsigned($unsigned($signed((~wire6))));
  assign wire17 = $signed({$unsigned((wire7 && wire6))});
endmodule