# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
CLK(R)->CLK(R)	0.079    */0.141         */-0.011        U_reg_8_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.079    */0.142         */-0.011        U_reg_8_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.081    */0.145         */-0.011        U_reg_0_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.082    */0.147         */-0.011        U_reg_9_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.076    */0.147         */-0.011        U_reg_3_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.078    */0.147         */-0.011        U_reg_8_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.077    */0.148         */-0.011        U_reg_5_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.076    */0.148         */-0.011        U_reg_3_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.078    */0.148         */-0.011        U_reg_8_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.078    */0.148         */-0.011        U_reg_8_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.080    */0.149         */-0.010        U_reg_0_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.076    */0.149         */-0.011        U_reg_2_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.082    */0.150         */-0.011        U_reg_9_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.080    */0.150         */-0.011        U_reg_0_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.074    */0.150         */-0.011        U_reg_7_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.077    */0.151         */-0.011        U_reg_5_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.076    */0.151         */-0.011        U_reg_3_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.078    */0.151         */-0.011        U_reg_8_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.075    */0.151         */-0.011        U_reg_6_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.076    */0.151         */-0.011        U_reg_3_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.078    */0.152         */-0.011        U_reg_8_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.082    */0.152         */-0.011        U_reg_9_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.076    */0.152         */-0.011        U_reg_2_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.082    */0.152         */-0.011        U_reg_9_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.077    */0.153         */-0.011        U_reg_5_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.080    */0.153         */-0.011        U_reg_0_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.077    */0.153         */-0.011        U_reg_5_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.077    */0.153         */-0.011        U_reg_5_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.082    */0.153         */-0.011        U_reg_9_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.074    */0.153         */-0.010        U_reg_4_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.080    */0.153         */-0.010        U_reg_0_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.074    */0.154         */-0.010        U_reg_4_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.076    */0.154         */-0.011        U_reg_2_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.076    */0.154         */-0.011        U_reg_3_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.082    */0.154         */-0.011        U_reg_9_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.076    */0.154         */-0.011        U_reg_2_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.080    */0.154         */-0.010        U_reg_0_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.074    */0.154         */-0.010        U_reg_4_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.080    */0.154         */-0.010        U_reg_0_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.076    */0.154         */-0.011        U_reg_2_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.074    */0.154         */-0.010        U_reg_6_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.082    */0.155         */-0.010        U_reg_9_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.076    */0.155         */-0.011        U_reg_3_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.074    */0.155         */-0.010        U_reg_7_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.074    */0.155         */-0.010        U_reg_7_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.074    */0.155         */-0.010        U_reg_4_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.076    */0.155         */-0.010        U_reg_3_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.076    */0.155         */-0.010        U_reg_3_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.074    */0.155         */-0.010        U_reg_7_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.074    */0.155         */-0.010        U_reg_6_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.074    */0.156         */-0.010        U_reg_4_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.076    */0.156         */-0.011        U_reg_2_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.077    */0.156         */-0.010        U_reg_5_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.076    */0.156         */-0.011        U_reg_2_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.074    */0.157         */-0.011        U_reg_1_reg_reg_0_/D    1
CLK(R)->CLK(R)	0.074    */0.157         */-0.010        U_reg_4_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.074    */0.157         */-0.010        U_reg_6_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.077    */0.157         */-0.010        U_reg_5_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.073    */0.157         */-0.010        U_reg_7_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.074    */0.158         */-0.010        U_reg_7_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.080    */0.158         */-0.010        U_reg_0_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.074    */0.158         */-0.010        U_reg_6_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.074    */0.159         */-0.010        U_reg_6_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.074    */0.159         */-0.010        U_reg_6_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.074    */0.160         */-0.010        U_reg_7_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.074    */0.160         */-0.010        U_reg_4_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.074    */0.160         */-0.010        U_reg_4_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.080    */0.160         */-0.010        U_reg_0_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.074    */0.160         */-0.010        U_reg_4_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.074    */0.161         */-0.011        U_reg_1_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.074    */0.161         */-0.011        U_reg_1_reg_reg_4_/D    1
CLK(R)->CLK(R)	0.073    */0.161         */-0.010        U_reg_4_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.080    */0.162         */-0.010        U_reg_0_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.073    */0.163         */-0.010        U_reg_4_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.073    */0.163         */-0.010        U_reg_4_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.074    */0.163         */-0.011        U_reg_1_reg_reg_8_/D    1
CLK(R)->CLK(R)	0.074    */0.165         */-0.010        U_reg_1_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.075    */0.166         */-0.009        U_reg_2_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.074    */0.166         */-0.010        U_reg_1_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.074    */0.169         */-0.010        U_reg_1_reg_reg_2_/D    1
CLK(R)->CLK(R)	0.076    */0.175         */-0.009        U_reg_5_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.074    */0.175         */-0.010        U_reg_1_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.077    */0.178         */-0.009        U_reg_8_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.072    */0.179         */-0.009        U_reg_4_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.081    */0.180         */-0.010        U_reg_9_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.078    */0.181         */-0.010        U_reg_8_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.074    */0.182         */-0.009        U_reg_3_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.107    0.182/*         -0.037/*        U_reg_0_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.074    */0.184         */-0.008        U_reg_3_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.073    */0.185         */-0.009        U_reg_6_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.079    */0.187         */-0.012        U_reg_8_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.077    */0.188         */-0.010        U_reg_8_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.079    */0.188         */-0.012        U_reg_8_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.073    */0.190         */-0.009        U_reg_6_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.073    */0.191         */-0.009        U_reg_6_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.073    */0.191         */-0.010        U_reg_1_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.075    */0.191         */-0.008        U_reg_5_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.079    */0.191         */-0.012        U_reg_8_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.081    */0.192         */-0.013        U_reg_8_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.083    */0.192         */-0.012        U_reg_9_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.075    */0.193         */-0.009        U_reg_5_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.077    */0.193         */-0.012        U_reg_2_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.127    0.193/*         -0.061/*        U_reg_5_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.080    */0.193         */-0.009        U_reg_9_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.080    */0.193         */-0.008        U_reg_9_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.074    */0.193         */-0.008        U_reg_3_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.081    */0.193         */-0.011        U_reg_0_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.076    */0.193         */-0.011        U_reg_2_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.074    */0.194         */-0.009        U_reg_2_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.079    */0.194         */-0.009        U_reg_0_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.085    */0.194         */-0.013        U_reg_9_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.085    */0.194         */-0.013        U_reg_9_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.083    */0.194         */-0.011        U_reg_9_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.077    */0.194         */-0.011        U_reg_2_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.079    */0.194         */-0.009        U_reg_0_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.077    */0.195         */-0.012        U_reg_3_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.078    */0.195         */-0.012        U_reg_5_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.075    */0.195         */-0.010        U_reg_3_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.074    */0.196         */-0.009        U_reg_3_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.076    */0.196         */-0.011        U_reg_2_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.075    */0.196         */-0.011        U_reg_7_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.074    */0.196         */-0.010        U_reg_7_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.072    */0.197         */-0.008        U_reg_7_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.074    */0.197         */-0.010        U_reg_7_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.074    */0.198         */-0.010        U_reg_6_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.075    */0.198         */-0.011        U_reg_6_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.077    */0.198         */-0.013        U_reg_7_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.073    */0.198         */-0.009        U_reg_6_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.076    */0.199         */-0.012        U_reg_7_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.074    */0.203         */-0.010        U_reg_1_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.076    */0.203         */-0.012        U_reg_1_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.074    */0.203         */-0.010        U_reg_1_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.075    */0.203         */-0.011        U_reg_1_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.073    */0.215         */-0.010        U_reg_1_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.122    */0.232         */-0.057        U_reg_2_reg_reg_1_/D    1
CLK(R)->CLK(R)	0.131    */0.239         */-0.065        U_reg_5_reg_reg_3_/D    1
CLK(R)->CLK(R)	0.118    */0.240         */-0.054        U_reg_7_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.117    */0.242         */-0.053        U_reg_6_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.127    */0.243         */-0.060        U_reg_5_reg_reg_5_/D    1
CLK(R)->CLK(R)	0.100    */0.279         */-0.038        DFF_1_Q_reg/D    1
CLK(R)->CLK(R)	0.007    0.279/*         -0.010/*        B_0_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.008    0.280/*         -0.010/*        U_reg_0_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.008    0.280/*         -0.010/*        B_10_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.009    0.281/*         -0.010/*        U_reg_9_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.009    0.281/*         -0.010/*        B_4_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.009    0.282/*         -0.010/*        B_8_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.003    0.288/*         -0.009/*        B_9_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.003    0.288/*         -0.009/*        U_reg_8_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.003    0.289/*         -0.009/*        U_reg_7_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.003    0.289/*         -0.009/*        B_7_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.008   */0.378         */0.005         B_1_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.041    */0.383         */0.022         U_reg_4_reg_reg_3_/SE    1
CLK(R)->CLK(R)	-0.013   */0.386         */0.005         U_reg_1_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.012   */0.387         */0.005         B_2_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.387         */0.005         U_reg_2_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.387         */0.005         B_3_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.388         */0.005         U_reg_3_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.389         */0.005         U_reg_4_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.389         */0.005         U_reg_5_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.390         */0.005         B_6_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.390         */0.005         B_5_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.390         */0.005         DOUT_reg_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	-0.011   */0.390         */0.005         U_reg_6_clk_gate_reg_reg/latch/E    1
CLK(R)->CLK(R)	0.089    0.402/*         -0.017/*        DOUT_reg_reg_reg_13_/D    1
CLK(R)->CLK(R)	0.091    0.458/*         -0.018/*        DOUT_reg_reg_reg_11_/D    1
CLK(R)->CLK(R)	0.084    */0.458         */-0.012        DOUT_reg_reg_reg_6_/D    1
CLK(R)->CLK(R)	0.093    0.458/*         -0.021/*        DOUT_reg_reg_reg_12_/D    1
CLK(R)->CLK(R)	0.084    */0.488         */-0.012        DOUT_reg_reg_reg_7_/D    1
CLK(R)->CLK(R)	0.093    0.500/*         -0.020/*        DOUT_reg_reg_reg_9_/D    1
CLK(R)->CLK(R)	0.093    0.502/*         -0.020/*        DOUT_reg_reg_reg_10_/D    1
CLK(R)->CLK(R)	0.093    0.508/*         -0.021/*        DOUT_reg_reg_reg_8_/D    1
