

================================================================
== Vivado HLS Report for 'CheckPartition'
================================================================
* Date:           Tue Nov  3 20:23:29 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        AxiBurst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.279 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 13, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [100 x i32]* %array_r, i64 0, i64 0" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 15 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%array_load = load i32* %array_addr, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 16 'load' 'array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [100 x i32]* %array_r, i64 0, i64 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 17 'getelementptr' 'array_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 18 'load' 'array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%array_load = load i32* %array_addr, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 19 'load' 'array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 20 'load' 'array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [100 x i32]* %array_r, i64 0, i64 2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 21 'getelementptr' 'array_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 22 'load' 'array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%array_addr_3 = getelementptr [100 x i32]* %array_r, i64 0, i64 3" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 23 'getelementptr' 'array_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%array_load_3 = load i32* %array_addr_3, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 24 'load' 'array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%value_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %value_r)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:50]   --->   Operation 25 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i25 %value_read to i1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 26 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.69ns)   --->   "%select_ln56 = select i1 %trunc_ln56, i32 0, i32 %array_load" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 27 'select' 'select_ln56' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.69ns)   --->   "%select_ln56_1 = select i1 %trunc_ln56, i32 %array_load, i32 0" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 28 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln57 = add nsw i32 %array_load_1, %select_ln56_1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 30 'add' 'add_ln57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln60 = add nsw i32 %array_load_1, %select_ln56" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 31 'add' 'add_ln60' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.69ns)   --->   "%select_ln56_2 = select i1 %tmp, i32 %select_ln56, i32 %add_ln60" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 32 'select' 'select_ln56_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.69ns)   --->   "%select_ln56_3 = select i1 %tmp, i32 %add_ln57, i32 %select_ln56_1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 33 'select' 'select_ln56_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 2)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 34 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 35 'load' 'array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln57_1 = add nsw i32 %array_load_2, %select_ln56_3" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 36 'add' 'add_ln57_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%add_ln60_1 = add nsw i32 %array_load_2, %select_ln56_2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 37 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.69ns)   --->   "%select_ln56_4 = select i1 %tmp_1, i32 %select_ln56_2, i32 %add_ln60_1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 38 'select' 'select_ln56_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.69ns)   --->   "%select_ln56_5 = select i1 %tmp_1, i32 %add_ln57_1, i32 %select_ln56_3" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 39 'select' 'select_ln56_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 3)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 40 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%array_load_3 = load i32* %array_addr_3, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 41 'load' 'array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 4)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 42 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%array_addr_4 = getelementptr [100 x i32]* %array_r, i64 0, i64 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 43 'getelementptr' 'array_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%array_load_4 = load i32* %array_addr_4, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 44 'load' 'array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 5)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 45 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%array_addr_5 = getelementptr [100 x i32]* %array_r, i64 0, i64 5" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 46 'getelementptr' 'array_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%array_load_5 = load i32* %array_addr_5, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 47 'load' 'array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 6)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 48 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 7)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 49 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 8)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 50 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 9)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 51 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 10)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 52 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 11)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 53 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 12)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 54 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 13)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 55 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 14)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 56 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 15)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 57 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 16)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 58 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 17)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 59 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 18)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 60 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 19)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 61 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 20)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 62 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 21)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 63 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 22)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 64 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %value_read, i32 23)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 65 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln57_2 = add nsw i32 %array_load_3, %select_ln56_5" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 66 'add' 'add_ln57_2' <Predicate = (tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln60_2 = add nsw i32 %array_load_3, %select_ln56_4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 67 'add' 'add_ln60_2' <Predicate = (!tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln56_6 = select i1 %tmp_2, i32 %select_ln56_4, i32 %add_ln60_2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 68 'select' 'select_ln56_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln56_7 = select i1 %tmp_2, i32 %add_ln57_2, i32 %select_ln56_5" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 69 'select' 'select_ln56_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%array_load_4 = load i32* %array_addr_4, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 70 'load' 'array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln57_3 = add nsw i32 %array_load_4, %select_ln56_7" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 71 'add' 'add_ln57_3' <Predicate = (tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln60_3 = add nsw i32 %array_load_4, %select_ln56_6" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 72 'add' 'add_ln60_3' <Predicate = (!tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln56_8 = select i1 %tmp_3, i32 %select_ln56_6, i32 %add_ln60_3" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 73 'select' 'select_ln56_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.69ns)   --->   "%select_ln56_9 = select i1 %tmp_3, i32 %add_ln57_3, i32 %select_ln56_7" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 74 'select' 'select_ln56_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%array_load_5 = load i32* %array_addr_5, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 75 'load' 'array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%array_addr_6 = getelementptr [100 x i32]* %array_r, i64 0, i64 6" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 76 'getelementptr' 'array_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%array_load_6 = load i32* %array_addr_6, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 77 'load' 'array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%array_addr_7 = getelementptr [100 x i32]* %array_r, i64 0, i64 7" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 78 'getelementptr' 'array_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%array_load_7 = load i32* %array_addr_7, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 79 'load' 'array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln57_4 = add nsw i32 %array_load_5, %select_ln56_9" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 80 'add' 'add_ln57_4' <Predicate = (tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln60_4 = add nsw i32 %array_load_5, %select_ln56_8" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 81 'add' 'add_ln60_4' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln56_10 = select i1 %tmp_4, i32 %select_ln56_8, i32 %add_ln60_4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 82 'select' 'select_ln56_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln56_11 = select i1 %tmp_4, i32 %add_ln57_4, i32 %select_ln56_9" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 83 'select' 'select_ln56_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%array_load_6 = load i32* %array_addr_6, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 84 'load' 'array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln57_5 = add nsw i32 %array_load_6, %select_ln56_11" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 85 'add' 'add_ln57_5' <Predicate = (tmp_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln60_5 = add nsw i32 %array_load_6, %select_ln56_10" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 86 'add' 'add_ln60_5' <Predicate = (!tmp_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln56_12 = select i1 %tmp_5, i32 %select_ln56_10, i32 %add_ln60_5" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 87 'select' 'select_ln56_12' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.69ns)   --->   "%select_ln56_13 = select i1 %tmp_5, i32 %add_ln57_5, i32 %select_ln56_11" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 88 'select' 'select_ln56_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%array_load_7 = load i32* %array_addr_7, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 89 'load' 'array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%array_addr_8 = getelementptr [100 x i32]* %array_r, i64 0, i64 8" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 90 'getelementptr' 'array_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%array_load_8 = load i32* %array_addr_8, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 91 'load' 'array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%array_addr_9 = getelementptr [100 x i32]* %array_r, i64 0, i64 9" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 92 'getelementptr' 'array_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%array_load_9 = load i32* %array_addr_9, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 93 'load' 'array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln57_6 = add nsw i32 %array_load_7, %select_ln56_13" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 94 'add' 'add_ln57_6' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln60_6 = add nsw i32 %array_load_7, %select_ln56_12" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 95 'add' 'add_ln60_6' <Predicate = (!tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln56_14 = select i1 %tmp_6, i32 %select_ln56_12, i32 %add_ln60_6" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 96 'select' 'select_ln56_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.69ns)   --->   "%select_ln56_15 = select i1 %tmp_6, i32 %add_ln57_6, i32 %select_ln56_13" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 97 'select' 'select_ln56_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/2] (3.25ns)   --->   "%array_load_8 = load i32* %array_addr_8, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 98 'load' 'array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln57_7 = add nsw i32 %array_load_8, %select_ln56_15" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 99 'add' 'add_ln57_7' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln60_7 = add nsw i32 %array_load_8, %select_ln56_14" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 100 'add' 'add_ln60_7' <Predicate = (!tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.69ns)   --->   "%select_ln56_16 = select i1 %tmp_7, i32 %select_ln56_14, i32 %add_ln60_7" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 101 'select' 'select_ln56_16' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln56_17 = select i1 %tmp_7, i32 %add_ln57_7, i32 %select_ln56_15" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 102 'select' 'select_ln56_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%array_load_9 = load i32* %array_addr_9, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 103 'load' 'array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%array_addr_10 = getelementptr [100 x i32]* %array_r, i64 0, i64 10" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 104 'getelementptr' 'array_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (3.25ns)   --->   "%array_load_10 = load i32* %array_addr_10, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 105 'load' 'array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%array_addr_11 = getelementptr [100 x i32]* %array_r, i64 0, i64 11" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 106 'getelementptr' 'array_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%array_load_11 = load i32* %array_addr_11, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 107 'load' 'array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln57_8 = add nsw i32 %array_load_9, %select_ln56_17" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 108 'add' 'add_ln57_8' <Predicate = (tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln60_8 = add nsw i32 %array_load_9, %select_ln56_16" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 109 'add' 'add_ln60_8' <Predicate = (!tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln56_18 = select i1 %tmp_8, i32 %select_ln56_16, i32 %add_ln60_8" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 110 'select' 'select_ln56_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.69ns)   --->   "%select_ln56_19 = select i1 %tmp_8, i32 %add_ln57_8, i32 %select_ln56_17" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 111 'select' 'select_ln56_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%array_load_10 = load i32* %array_addr_10, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 112 'load' 'array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln57_9 = add nsw i32 %array_load_10, %select_ln56_19" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 113 'add' 'add_ln57_9' <Predicate = (tmp_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln60_9 = add nsw i32 %array_load_10, %select_ln56_18" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 114 'add' 'add_ln60_9' <Predicate = (!tmp_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln56_20 = select i1 %tmp_9, i32 %select_ln56_18, i32 %add_ln60_9" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 115 'select' 'select_ln56_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln56_21 = select i1 %tmp_9, i32 %add_ln57_9, i32 %select_ln56_19" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 116 'select' 'select_ln56_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/2] (3.25ns)   --->   "%array_load_11 = load i32* %array_addr_11, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 117 'load' 'array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%array_addr_12 = getelementptr [100 x i32]* %array_r, i64 0, i64 12" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 118 'getelementptr' 'array_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (3.25ns)   --->   "%array_load_12 = load i32* %array_addr_12, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 119 'load' 'array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%array_addr_13 = getelementptr [100 x i32]* %array_r, i64 0, i64 13" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 120 'getelementptr' 'array_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (3.25ns)   --->   "%array_load_13 = load i32* %array_addr_13, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 121 'load' 'array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln57_10 = add nsw i32 %array_load_11, %select_ln56_21" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 122 'add' 'add_ln57_10' <Predicate = (tmp_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln60_10 = add nsw i32 %array_load_11, %select_ln56_20" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 123 'add' 'add_ln60_10' <Predicate = (!tmp_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.69ns)   --->   "%select_ln56_22 = select i1 %tmp_10, i32 %select_ln56_20, i32 %add_ln60_10" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 124 'select' 'select_ln56_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.69ns)   --->   "%select_ln56_23 = select i1 %tmp_10, i32 %add_ln57_10, i32 %select_ln56_21" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 125 'select' 'select_ln56_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%array_load_12 = load i32* %array_addr_12, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 126 'load' 'array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln57_11 = add nsw i32 %array_load_12, %select_ln56_23" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 127 'add' 'add_ln57_11' <Predicate = (tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln60_11 = add nsw i32 %array_load_12, %select_ln56_22" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 128 'add' 'add_ln60_11' <Predicate = (!tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.69ns)   --->   "%select_ln56_24 = select i1 %tmp_11, i32 %select_ln56_22, i32 %add_ln60_11" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 129 'select' 'select_ln56_24' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln56_25 = select i1 %tmp_11, i32 %add_ln57_11, i32 %select_ln56_23" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 130 'select' 'select_ln56_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/2] (3.25ns)   --->   "%array_load_13 = load i32* %array_addr_13, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 131 'load' 'array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%array_addr_14 = getelementptr [100 x i32]* %array_r, i64 0, i64 14" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 132 'getelementptr' 'array_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [2/2] (3.25ns)   --->   "%array_load_14 = load i32* %array_addr_14, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 133 'load' 'array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%array_addr_15 = getelementptr [100 x i32]* %array_r, i64 0, i64 15" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 134 'getelementptr' 'array_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (3.25ns)   --->   "%array_load_15 = load i32* %array_addr_15, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 135 'load' 'array_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 136 [1/1] (2.55ns)   --->   "%add_ln57_12 = add nsw i32 %array_load_13, %select_ln56_25" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 136 'add' 'add_ln57_12' <Predicate = (tmp_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln60_12 = add nsw i32 %array_load_13, %select_ln56_24" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 137 'add' 'add_ln60_12' <Predicate = (!tmp_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.69ns)   --->   "%select_ln56_26 = select i1 %tmp_12, i32 %select_ln56_24, i32 %add_ln60_12" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 138 'select' 'select_ln56_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.69ns)   --->   "%select_ln56_27 = select i1 %tmp_12, i32 %add_ln57_12, i32 %select_ln56_25" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 139 'select' 'select_ln56_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 140 [1/2] (3.25ns)   --->   "%array_load_14 = load i32* %array_addr_14, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 140 'load' 'array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln57_13 = add nsw i32 %array_load_14, %select_ln56_27" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 141 'add' 'add_ln57_13' <Predicate = (tmp_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (2.55ns)   --->   "%add_ln60_13 = add nsw i32 %array_load_14, %select_ln56_26" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 142 'add' 'add_ln60_13' <Predicate = (!tmp_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.69ns)   --->   "%select_ln56_28 = select i1 %tmp_13, i32 %select_ln56_26, i32 %add_ln60_13" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 143 'select' 'select_ln56_28' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.69ns)   --->   "%select_ln56_29 = select i1 %tmp_13, i32 %add_ln57_13, i32 %select_ln56_27" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 144 'select' 'select_ln56_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/2] (3.25ns)   --->   "%array_load_15 = load i32* %array_addr_15, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 145 'load' 'array_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%array_addr_16 = getelementptr [100 x i32]* %array_r, i64 0, i64 16" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 146 'getelementptr' 'array_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (3.25ns)   --->   "%array_load_16 = load i32* %array_addr_16, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 147 'load' 'array_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%array_addr_17 = getelementptr [100 x i32]* %array_r, i64 0, i64 17" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 148 'getelementptr' 'array_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (3.25ns)   --->   "%array_load_17 = load i32* %array_addr_17, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 149 'load' 'array_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln57_14 = add nsw i32 %array_load_15, %select_ln56_29" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 150 'add' 'add_ln57_14' <Predicate = (tmp_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln60_14 = add nsw i32 %array_load_15, %select_ln56_28" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 151 'add' 'add_ln60_14' <Predicate = (!tmp_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.69ns)   --->   "%select_ln56_30 = select i1 %tmp_14, i32 %select_ln56_28, i32 %add_ln60_14" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 152 'select' 'select_ln56_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.69ns)   --->   "%select_ln56_31 = select i1 %tmp_14, i32 %add_ln57_14, i32 %select_ln56_29" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 153 'select' 'select_ln56_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [1/2] (3.25ns)   --->   "%array_load_16 = load i32* %array_addr_16, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 154 'load' 'array_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln57_15 = add nsw i32 %array_load_16, %select_ln56_31" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 155 'add' 'add_ln57_15' <Predicate = (tmp_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln60_15 = add nsw i32 %array_load_16, %select_ln56_30" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 156 'add' 'add_ln60_15' <Predicate = (!tmp_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.69ns)   --->   "%select_ln56_32 = select i1 %tmp_15, i32 %select_ln56_30, i32 %add_ln60_15" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 157 'select' 'select_ln56_32' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.69ns)   --->   "%select_ln56_33 = select i1 %tmp_15, i32 %add_ln57_15, i32 %select_ln56_31" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 158 'select' 'select_ln56_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 159 [1/2] (3.25ns)   --->   "%array_load_17 = load i32* %array_addr_17, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 159 'load' 'array_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%array_addr_18 = getelementptr [100 x i32]* %array_r, i64 0, i64 18" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 160 'getelementptr' 'array_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (3.25ns)   --->   "%array_load_18 = load i32* %array_addr_18, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 161 'load' 'array_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%array_addr_19 = getelementptr [100 x i32]* %array_r, i64 0, i64 19" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 162 'getelementptr' 'array_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (3.25ns)   --->   "%array_load_19 = load i32* %array_addr_19, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 163 'load' 'array_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 164 [1/1] (2.55ns)   --->   "%add_ln57_16 = add nsw i32 %array_load_17, %select_ln56_33" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 164 'add' 'add_ln57_16' <Predicate = (tmp_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (2.55ns)   --->   "%add_ln60_16 = add nsw i32 %array_load_17, %select_ln56_32" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 165 'add' 'add_ln60_16' <Predicate = (!tmp_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.69ns)   --->   "%select_ln56_34 = select i1 %tmp_16, i32 %select_ln56_32, i32 %add_ln60_16" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 166 'select' 'select_ln56_34' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.69ns)   --->   "%select_ln56_35 = select i1 %tmp_16, i32 %add_ln57_16, i32 %select_ln56_33" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 167 'select' 'select_ln56_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%array_load_18 = load i32* %array_addr_18, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 168 'load' 'array_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 169 [1/1] (2.55ns)   --->   "%add_ln57_17 = add nsw i32 %array_load_18, %select_ln56_35" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 169 'add' 'add_ln57_17' <Predicate = (tmp_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (2.55ns)   --->   "%add_ln60_17 = add nsw i32 %array_load_18, %select_ln56_34" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 170 'add' 'add_ln60_17' <Predicate = (!tmp_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.69ns)   --->   "%select_ln56_36 = select i1 %tmp_17, i32 %select_ln56_34, i32 %add_ln60_17" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 171 'select' 'select_ln56_36' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.69ns)   --->   "%select_ln56_37 = select i1 %tmp_17, i32 %add_ln57_17, i32 %select_ln56_35" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 172 'select' 'select_ln56_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 173 [1/2] (3.25ns)   --->   "%array_load_19 = load i32* %array_addr_19, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 173 'load' 'array_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%array_addr_20 = getelementptr [100 x i32]* %array_r, i64 0, i64 20" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 174 'getelementptr' 'array_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [2/2] (3.25ns)   --->   "%array_load_20 = load i32* %array_addr_20, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 175 'load' 'array_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%array_addr_21 = getelementptr [100 x i32]* %array_r, i64 0, i64 21" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 176 'getelementptr' 'array_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (3.25ns)   --->   "%array_load_21 = load i32* %array_addr_21, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 177 'load' 'array_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 178 [1/1] (2.55ns)   --->   "%add_ln57_18 = add nsw i32 %array_load_19, %select_ln56_37" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 178 'add' 'add_ln57_18' <Predicate = (tmp_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln60_18 = add nsw i32 %array_load_19, %select_ln56_36" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 179 'add' 'add_ln60_18' <Predicate = (!tmp_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.69ns)   --->   "%select_ln56_38 = select i1 %tmp_18, i32 %select_ln56_36, i32 %add_ln60_18" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 180 'select' 'select_ln56_38' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.69ns)   --->   "%select_ln56_39 = select i1 %tmp_18, i32 %add_ln57_18, i32 %select_ln56_37" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 181 'select' 'select_ln56_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/2] (3.25ns)   --->   "%array_load_20 = load i32* %array_addr_20, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 182 'load' 'array_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 183 [1/1] (2.55ns)   --->   "%add_ln57_19 = add nsw i32 %array_load_20, %select_ln56_39" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 183 'add' 'add_ln57_19' <Predicate = (tmp_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln60_19 = add nsw i32 %array_load_20, %select_ln56_38" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 184 'add' 'add_ln60_19' <Predicate = (!tmp_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.69ns)   --->   "%select_ln56_40 = select i1 %tmp_19, i32 %select_ln56_38, i32 %add_ln60_19" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 185 'select' 'select_ln56_40' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln56_41 = select i1 %tmp_19, i32 %add_ln57_19, i32 %select_ln56_39" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 186 'select' 'select_ln56_41' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 187 [1/2] (3.25ns)   --->   "%array_load_21 = load i32* %array_addr_21, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 187 'load' 'array_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%array_addr_22 = getelementptr [100 x i32]* %array_r, i64 0, i64 22" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 188 'getelementptr' 'array_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [2/2] (3.25ns)   --->   "%array_load_22 = load i32* %array_addr_22, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 189 'load' 'array_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%array_addr_23 = getelementptr [100 x i32]* %array_r, i64 0, i64 23" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 190 'getelementptr' 'array_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [2/2] (3.25ns)   --->   "%array_load_23 = load i32* %array_addr_23, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 191 'load' 'array_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln57_20 = add nsw i32 %array_load_21, %select_ln56_41" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 192 'add' 'add_ln57_20' <Predicate = (tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (2.55ns)   --->   "%add_ln60_20 = add nsw i32 %array_load_21, %select_ln56_40" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 193 'add' 'add_ln60_20' <Predicate = (!tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.69ns)   --->   "%select_ln56_42 = select i1 %tmp_20, i32 %select_ln56_40, i32 %add_ln60_20" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 194 'select' 'select_ln56_42' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.69ns)   --->   "%select_ln56_43 = select i1 %tmp_20, i32 %add_ln57_20, i32 %select_ln56_41" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 195 'select' 'select_ln56_43' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/2] (3.25ns)   --->   "%array_load_22 = load i32* %array_addr_22, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 196 'load' 'array_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 197 [1/1] (2.55ns)   --->   "%add_ln57_21 = add nsw i32 %array_load_22, %select_ln56_43" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 197 'add' 'add_ln57_21' <Predicate = (tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (2.55ns)   --->   "%add_ln60_21 = add nsw i32 %array_load_22, %select_ln56_42" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 198 'add' 'add_ln60_21' <Predicate = (!tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.69ns)   --->   "%select_ln56_44 = select i1 %tmp_21, i32 %select_ln56_42, i32 %add_ln60_21" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 199 'select' 'select_ln56_44' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.69ns)   --->   "%select_ln56_45 = select i1 %tmp_21, i32 %add_ln57_21, i32 %select_ln56_43" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 200 'select' 'select_ln56_45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 201 [1/2] (3.25ns)   --->   "%array_load_23 = load i32* %array_addr_23, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 201 'load' 'array_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%array_addr_24 = getelementptr [100 x i32]* %array_r, i64 0, i64 24" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 202 'getelementptr' 'array_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (3.25ns)   --->   "%array_load_24 = load i32* %array_addr_24, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 203 'load' 'array_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 14 <SV = 13> <Delay = 8.27>
ST_14 : Operation 204 [1/1] (2.55ns)   --->   "%add_ln57_22 = add nsw i32 %array_load_23, %select_ln56_45" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57]   --->   Operation 204 'add' 'add_ln57_22' <Predicate = (tmp_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln60_22 = add nsw i32 %array_load_23, %select_ln56_44" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 205 'add' 'add_ln60_22' <Predicate = (!tmp_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln60_23)   --->   "%select_ln56_46 = select i1 %tmp_22, i32 %select_ln56_44, i32 %add_ln60_22" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 206 'select' 'select_ln56_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln65)   --->   "%select_ln56_47 = select i1 %tmp_22, i32 %add_ln57_22, i32 %select_ln56_45" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56]   --->   Operation 207 'select' 'select_ln56_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 208 [1/2] (3.25ns)   --->   "%array_load_24 = load i32* %array_addr_24, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 208 'load' 'array_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 209 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln60_23 = add nsw i32 %array_load_24, %select_ln56_46" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60]   --->   Operation 209 'add' 'add_ln60_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln65 = icmp eq i32 %add_ln60_23, %select_ln56_47" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:65]   --->   Operation 210 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "ret i1 %icmp_ln65" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:69]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('array_addr', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [5]  (0 ns)
	'load' operation ('array_load', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [6]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('array_load', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [6]  (3.25 ns)

 <State 3>: 7.2ns
The critical path consists of the following:
	wire read on port 'value_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:50) [3]  (0 ns)
	'select' operation ('select_ln56', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [7]  (0.698 ns)
	'add' operation ('add_ln60', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [13]  (2.55 ns)
	'select' operation ('select_ln56_2', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [14]  (0.698 ns)
	'add' operation ('add_ln60_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [20]  (2.55 ns)
	'select' operation ('select_ln56_4', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [21]  (0.698 ns)

 <State 4>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_4', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [32]  (3.25 ns)
	'add' operation ('add_ln60_3', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [34]  (2.55 ns)
	'select' operation ('select_ln56_8', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [35]  (0.698 ns)

 <State 5>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_6', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [46]  (3.25 ns)
	'add' operation ('add_ln60_5', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [48]  (2.55 ns)
	'select' operation ('select_ln56_12', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [49]  (0.698 ns)

 <State 6>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_8', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [60]  (3.25 ns)
	'add' operation ('add_ln60_7', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [62]  (2.55 ns)
	'select' operation ('select_ln56_16', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [63]  (0.698 ns)

 <State 7>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_10', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [74]  (3.25 ns)
	'add' operation ('add_ln60_9', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [76]  (2.55 ns)
	'select' operation ('select_ln56_20', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [77]  (0.698 ns)

 <State 8>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_12', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [88]  (3.25 ns)
	'add' operation ('add_ln60_11', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [90]  (2.55 ns)
	'select' operation ('select_ln56_24', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [91]  (0.698 ns)

 <State 9>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_14', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [102]  (3.25 ns)
	'add' operation ('add_ln60_13', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [104]  (2.55 ns)
	'select' operation ('select_ln56_28', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [105]  (0.698 ns)

 <State 10>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_16', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [116]  (3.25 ns)
	'add' operation ('add_ln60_15', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [118]  (2.55 ns)
	'select' operation ('select_ln56_32', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [119]  (0.698 ns)

 <State 11>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_18', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [130]  (3.25 ns)
	'add' operation ('add_ln60_17', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [132]  (2.55 ns)
	'select' operation ('select_ln56_36', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [133]  (0.698 ns)

 <State 12>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_20', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [144]  (3.25 ns)
	'add' operation ('add_ln60_19', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [146]  (2.55 ns)
	'select' operation ('select_ln56_40', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [147]  (0.698 ns)

 <State 13>: 6.5ns
The critical path consists of the following:
	'load' operation ('array_load_22', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [158]  (3.25 ns)
	'add' operation ('add_ln60_21', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [160]  (2.55 ns)
	'select' operation ('select_ln56_44', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) [161]  (0.698 ns)

 <State 14>: 8.28ns
The critical path consists of the following:
	'load' operation ('array_load_24', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' [171]  (3.25 ns)
	'add' operation ('add_ln60_23', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) [172]  (2.55 ns)
	'icmp' operation ('icmp_ln65', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:65) [173]  (2.47 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
