|StackMachine_sim
ARD <= StackMachine:inst.ARD
MCLK => StackMachine:inst.MCLK
MCLK => inst9.CLK
MCLK => CodeROM:inst2.clock
MCLK => DataRAM:inst8.clock
SCLK <= inst9.DB_MAX_OUTPUT_PORT_TYPE
RESET => inst7.IN0
RESET => StackMachine:inst.RESET
DI[0] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[1] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[2] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[3] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[4] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[5] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[6] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[7] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[8] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[9] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[10] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[11] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[12] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[13] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[14] <= DI.DB_MAX_OUTPUT_PORT_TYPE
DI[15] <= DI.DB_MAX_OUTPUT_PORT_TYPE
OE_ROM <= MemDec:inst25.OE_ROM
WR <= StackMachine:inst.WR
A[0] <= StackMachine:inst.AO[0]
A[1] <= StackMachine:inst.AO[1]
A[2] <= StackMachine:inst.AO[2]
A[3] <= StackMachine:inst.AO[3]
A[4] <= StackMachine:inst.AO[4]
A[5] <= StackMachine:inst.AO[5]
A[6] <= StackMachine:inst.AO[6]
A[7] <= StackMachine:inst.AO[7]
A[8] <= StackMachine:inst.AO[8]
A[9] <= StackMachine:inst.AO[9]
A[10] <= StackMachine:inst.AO[10]
A[11] <= StackMachine:inst.AO[11]
A[12] <= StackMachine:inst.AO[12]
A[13] <= StackMachine:inst.AO[13]
A[14] <= StackMachine:inst.AO[14]
A[15] <= StackMachine:inst.AO[15]
OE_RAM <= MemDec:inst25.OE_RAM
WE_RAM <= MemDec:inst25.WE_RAM
AWR <= StackMachine:inst.AWR
DO[0] <= StackMachine:inst.DO[0]
DO[1] <= StackMachine:inst.DO[1]
DO[2] <= StackMachine:inst.DO[2]
DO[3] <= StackMachine:inst.DO[3]
DO[4] <= StackMachine:inst.DO[4]
DO[5] <= StackMachine:inst.DO[5]
DO[6] <= StackMachine:inst.DO[6]
DO[7] <= StackMachine:inst.DO[7]
DO[8] <= StackMachine:inst.DO[8]
DO[9] <= StackMachine:inst.DO[9]
DO[10] <= StackMachine:inst.DO[10]
DO[11] <= StackMachine:inst.DO[11]
DO[12] <= StackMachine:inst.DO[12]
DO[13] <= StackMachine:inst.DO[13]
DO[14] <= StackMachine:inst.DO[14]
DO[15] <= StackMachine:inst.DO[15]
OE_MR <= MemDec:inst25.OE_MR
RD <= StackMachine:inst.RD
LD_MAR <= StackMachine:inst.LD_MAR
OE_MAR <= StackMachine:inst.OE_MAR
OE_SP <= StackMachine:inst.OE_SP
LD_SP <= StackMachine:inst.LD_SP
PD_SP <= StackMachine:inst.PD_SP
PL_SP <= StackMachine:inst.PL_SP
OE_FP <= StackMachine:inst.OE_FP
LD_FP <= StackMachine:inst.LD_FP
OE_XR <= StackMachine:inst.OE_XR
LD_XR <= StackMachine:inst.LD_XR
INC_XR <= StackMachine:inst.INC_XR
DEC_XR <= StackMachine:inst.DEC_XR
LD_PC <= StackMachine:inst.LD_PC
CNT_PC <= StackMachine:inst.CNT_PC
OE_PC <= StackMachine:inst.OE_PC
LD_MDR <= StackMachine:inst.LD_MDR
OE_MDR <= StackMachine:inst.OE_MDR
LD_IR <= StackMachine:inst.LD_IR
OE_IRL <= StackMachine:inst.OE_IRL
LD_A <= StackMachine:inst.LD_A
CLR_A <= StackMachine:inst.CLR_A
DEC_A <= StackMachine:inst.DEC_A
INC_A <= StackMachine:inst.INC_A
OE_AA <= StackMachine:inst.OE_AA
OE_AD <= StackMachine:inst.OE_AD
WE_MR <= MemDec:inst25.WE_MR
AC[0] <= StackMachine:inst.AC[0]
AC[1] <= StackMachine:inst.AC[1]
AC[2] <= StackMachine:inst.AC[2]
AC[3] <= StackMachine:inst.AC[3]
AC[4] <= StackMachine:inst.AC[4]
AC[5] <= StackMachine:inst.AC[5]
AC[6] <= StackMachine:inst.AC[6]
AC[7] <= StackMachine:inst.AC[7]
AC[8] <= StackMachine:inst.AC[8]
AC[9] <= StackMachine:inst.AC[9]
AC[10] <= StackMachine:inst.AC[10]
AC[11] <= StackMachine:inst.AC[11]
AC[12] <= StackMachine:inst.AC[12]
AC[13] <= StackMachine:inst.AC[13]
AC[14] <= StackMachine:inst.AC[14]
AC[15] <= StackMachine:inst.AC[15]
ALU_OP[0] <= StackMachine:inst.ALU_OP[0]
ALU_OP[1] <= StackMachine:inst.ALU_OP[1]
ALU_OP[2] <= StackMachine:inst.ALU_OP[2]
IR[0] <= StackMachine:inst.IR[0]
IR[1] <= StackMachine:inst.IR[1]
IR[2] <= StackMachine:inst.IR[2]
IR[3] <= StackMachine:inst.IR[3]
IR[4] <= StackMachine:inst.IR[4]
IR[5] <= StackMachine:inst.IR[5]
IR[6] <= StackMachine:inst.IR[6]
IR[7] <= StackMachine:inst.IR[7]
IR[8] <= StackMachine:inst.IR[8]
IR[9] <= StackMachine:inst.IR[9]
IR[10] <= StackMachine:inst.IR[10]
IR[11] <= StackMachine:inst.IR[11]
IR[12] <= StackMachine:inst.IR[12]
IR[13] <= StackMachine:inst.IR[13]
IR[14] <= StackMachine:inst.IR[14]
IR[15] <= StackMachine:inst.IR[15]
PC[0] <= StackMachine:inst.PC[0]
PC[1] <= StackMachine:inst.PC[1]
PC[2] <= StackMachine:inst.PC[2]
PC[3] <= StackMachine:inst.PC[3]
PC[4] <= StackMachine:inst.PC[4]
PC[5] <= StackMachine:inst.PC[5]
PC[6] <= StackMachine:inst.PC[6]
PC[7] <= StackMachine:inst.PC[7]
PC[8] <= StackMachine:inst.PC[8]
PC[9] <= StackMachine:inst.PC[9]
PC[10] <= StackMachine:inst.PC[10]
PC[11] <= StackMachine:inst.PC[11]
PC[12] <= StackMachine:inst.PC[12]
PC[13] <= StackMachine:inst.PC[13]
PC[14] <= StackMachine:inst.PC[14]
PC[15] <= StackMachine:inst.PC[15]
RES[0] <= StackMachine:inst.C[0]
RES[1] <= StackMachine:inst.C[1]
RES[2] <= StackMachine:inst.C[2]
RES[3] <= StackMachine:inst.C[3]
RES[4] <= StackMachine:inst.C[4]
RES[5] <= StackMachine:inst.C[5]
RES[6] <= StackMachine:inst.C[6]
RES[7] <= StackMachine:inst.C[7]
RES[8] <= StackMachine:inst.C[8]
RES[9] <= StackMachine:inst.C[9]
RES[10] <= StackMachine:inst.C[10]
RES[11] <= StackMachine:inst.C[11]
RES[12] <= StackMachine:inst.C[12]
RES[13] <= StackMachine:inst.C[13]
RES[14] <= StackMachine:inst.C[14]
RES[15] <= StackMachine:inst.C[15]


|StackMachine_sim|StackMachine:inst
ARD <= busctrll:inst2.ARD
RD <= ControlLogic_vhdl:inst5.RD
SCLK => ControlLogic_vhdl:inst5.CLK
SCLK => ALU:inst4.CLK
SCLK => AddressRegs:inst.CLK
SCLK => DataRegs:inst1.CLK
RESET => ControlLogic_vhdl:inst5.RESET
RESET => AddressRegs:inst.RESET
RESET => DataRegs:inst1.RESET
RESET => busctrll:inst2.RESET
LD_XR <= ControlLogic_vhdl:inst5.LD_XP
LD_PC <= ControlLogic_vhdl:inst5.LD_PC
OE_XR <= ControlLogic_vhdl:inst5.OE_XP
INC_XR <= ControlLogic_vhdl:inst5.INC_XP
CNT_PC <= ControlLogic_vhdl:inst5.CNT_PC
DEC_XR <= ControlLogic_vhdl:inst5.DEC_XP
OE_PC <= ControlLogic_vhdl:inst5.OE_PC
LD_SP <= ControlLogic_vhdl:inst5.LD_SP
PD_SP <= ControlLogic_vhdl:inst5.PD_SP
OE_SP <= ControlLogic_vhdl:inst5.OE_SP
LD_FP <= ControlLogic_vhdl:inst5.LD_FP
OE_FP <= ControlLogic_vhdl:inst5.OE_FP
LD_MAR <= ControlLogic_vhdl:inst5.LD_MAR
OE_MAR <= ControlLogic_vhdl:inst5.OE_MAR
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE
LD_MDR <= ControlLogic_vhdl:inst5.LD_MDR
LD_IR <= ControlLogic_vhdl:inst5.LD_IR
OE_IRL <= ControlLogic_vhdl:inst5.OE_IRL
OE_MDR <= ControlLogic_vhdl:inst5.OE_MDR
CLR_A <= ControlLogic_vhdl:inst5.CLR_A
LD_A <= ControlLogic_vhdl:inst5.LD_A
INC_A <= ControlLogic_vhdl:inst5.INC_A
DEC_A <= ControlLogic_vhdl:inst5.DEC_A
OE_AA <= ControlLogic_vhdl:inst5.OE_AA
OE_AD <= ControlLogic_vhdl:inst5.OE_AD
ALU_OP[0] <= ControlLogic_vhdl:inst5.ALU_OP[0]
ALU_OP[1] <= ControlLogic_vhdl:inst5.ALU_OP[1]
ALU_OP[2] <= ControlLogic_vhdl:inst5.ALU_OP[2]
IR[0] <= DataRegs:inst1.IR[0]
IR[1] <= DataRegs:inst1.IR[1]
IR[2] <= DataRegs:inst1.IR[2]
IR[3] <= DataRegs:inst1.IR[3]
IR[4] <= DataRegs:inst1.IR[4]
IR[5] <= DataRegs:inst1.IR[5]
IR[6] <= DataRegs:inst1.IR[6]
IR[7] <= DataRegs:inst1.IR[7]
IR[8] <= DataRegs:inst1.IR[8]
IR[9] <= DataRegs:inst1.IR[9]
IR[10] <= DataRegs:inst1.IR[10]
IR[11] <= DataRegs:inst1.IR[11]
IR[12] <= DataRegs:inst1.IR[12]
IR[13] <= DataRegs:inst1.IR[13]
IR[14] <= DataRegs:inst1.IR[14]
IR[15] <= DataRegs:inst1.IR[15]
WR <= ControlLogic_vhdl:inst5.WR
MCLK => busctrll:inst2.MCLK
DI[0] => busctrll:inst2.DI[0]
DI[1] => busctrll:inst2.DI[1]
DI[2] => busctrll:inst2.DI[2]
DI[3] => busctrll:inst2.DI[3]
DI[4] => busctrll:inst2.DI[4]
DI[5] => busctrll:inst2.DI[5]
DI[6] => busctrll:inst2.DI[6]
DI[7] => busctrll:inst2.DI[7]
DI[8] => busctrll:inst2.DI[8]
DI[9] => busctrll:inst2.DI[9]
DI[10] => busctrll:inst2.DI[10]
DI[11] => busctrll:inst2.DI[11]
DI[12] => busctrll:inst2.DI[12]
DI[13] => busctrll:inst2.DI[13]
DI[14] => busctrll:inst2.DI[14]
DI[15] => busctrll:inst2.DI[15]
AWR <= busctrll:inst2.AWR
PL_SP <= PI_SP.DB_MAX_OUTPUT_PORT_TYPE
AC[0] <= DataRegs:inst1.AC[0]
AC[1] <= DataRegs:inst1.AC[1]
AC[2] <= DataRegs:inst1.AC[2]
AC[3] <= DataRegs:inst1.AC[3]
AC[4] <= DataRegs:inst1.AC[4]
AC[5] <= DataRegs:inst1.AC[5]
AC[6] <= DataRegs:inst1.AC[6]
AC[7] <= DataRegs:inst1.AC[7]
AC[8] <= DataRegs:inst1.AC[8]
AC[9] <= DataRegs:inst1.AC[9]
AC[10] <= DataRegs:inst1.AC[10]
AC[11] <= DataRegs:inst1.AC[11]
AC[12] <= DataRegs:inst1.AC[12]
AC[13] <= DataRegs:inst1.AC[13]
AC[14] <= DataRegs:inst1.AC[14]
AC[15] <= DataRegs:inst1.AC[15]
AO[0] <= busctrll:inst2.A[0]
AO[1] <= busctrll:inst2.A[1]
AO[2] <= busctrll:inst2.A[2]
AO[3] <= busctrll:inst2.A[3]
AO[4] <= busctrll:inst2.A[4]
AO[5] <= busctrll:inst2.A[5]
AO[6] <= busctrll:inst2.A[6]
AO[7] <= busctrll:inst2.A[7]
AO[8] <= busctrll:inst2.A[8]
AO[9] <= busctrll:inst2.A[9]
AO[10] <= busctrll:inst2.A[10]
AO[11] <= busctrll:inst2.A[11]
AO[12] <= busctrll:inst2.A[12]
AO[13] <= busctrll:inst2.A[13]
AO[14] <= busctrll:inst2.A[14]
AO[15] <= busctrll:inst2.A[15]
DO[0] <= busctrll:inst2.DO[0]
DO[1] <= busctrll:inst2.DO[1]
DO[2] <= busctrll:inst2.DO[2]
DO[3] <= busctrll:inst2.DO[3]
DO[4] <= busctrll:inst2.DO[4]
DO[5] <= busctrll:inst2.DO[5]
DO[6] <= busctrll:inst2.DO[6]
DO[7] <= busctrll:inst2.DO[7]
DO[8] <= busctrll:inst2.DO[8]
DO[9] <= busctrll:inst2.DO[9]
DO[10] <= busctrll:inst2.DO[10]
DO[11] <= busctrll:inst2.DO[11]
DO[12] <= busctrll:inst2.DO[12]
DO[13] <= busctrll:inst2.DO[13]
DO[14] <= busctrll:inst2.DO[14]
DO[15] <= busctrll:inst2.DO[15]
PC[0] <= AddressRegs:inst.PC[0]
PC[1] <= AddressRegs:inst.PC[1]
PC[2] <= AddressRegs:inst.PC[2]
PC[3] <= AddressRegs:inst.PC[3]
PC[4] <= AddressRegs:inst.PC[4]
PC[5] <= AddressRegs:inst.PC[5]
PC[6] <= AddressRegs:inst.PC[6]
PC[7] <= AddressRegs:inst.PC[7]
PC[8] <= AddressRegs:inst.PC[8]
PC[9] <= AddressRegs:inst.PC[9]
PC[10] <= AddressRegs:inst.PC[10]
PC[11] <= AddressRegs:inst.PC[11]
PC[12] <= AddressRegs:inst.PC[12]
PC[13] <= AddressRegs:inst.PC[13]
PC[14] <= AddressRegs:inst.PC[14]
PC[15] <= AddressRegs:inst.PC[15]


|StackMachine_sim|StackMachine:inst|busctrll:inst2
AWR <= busstate:51.AWR
RD => busstate:51.RD
RD => Pass16:28.enabledt
RD => Reg16:47.enable
WR => busstate:51.WR
MCLK => busstate:51.MCLK
RESET => busstate:51.RESET
RESET => Reg16:47.aclr
ARD <= busstate:51.ARD
A[0] <= Wire16:inst.result[0]
A[1] <= Wire16:inst.result[1]
A[2] <= Wire16:inst.result[2]
A[3] <= Wire16:inst.result[3]
A[4] <= Wire16:inst.result[4]
A[5] <= Wire16:inst.result[5]
A[6] <= Wire16:inst.result[6]
A[7] <= Wire16:inst.result[7]
A[8] <= Wire16:inst.result[8]
A[9] <= Wire16:inst.result[9]
A[10] <= Wire16:inst.result[10]
A[11] <= Wire16:inst.result[11]
A[12] <= Wire16:inst.result[12]
A[13] <= Wire16:inst.result[13]
A[14] <= Wire16:inst.result[14]
A[15] <= Wire16:inst.result[15]
AI[0] => Wire16:inst.data0x[0]
AI[1] => Wire16:inst.data0x[1]
AI[2] => Wire16:inst.data0x[2]
AI[3] => Wire16:inst.data0x[3]
AI[4] => Wire16:inst.data0x[4]
AI[5] => Wire16:inst.data0x[5]
AI[6] => Wire16:inst.data0x[6]
AI[7] => Wire16:inst.data0x[7]
AI[8] => Wire16:inst.data0x[8]
AI[9] => Wire16:inst.data0x[9]
AI[10] => Wire16:inst.data0x[10]
AI[11] => Wire16:inst.data0x[11]
AI[12] => Wire16:inst.data0x[12]
AI[13] => Wire16:inst.data0x[13]
AI[14] => Wire16:inst.data0x[14]
AI[15] => Wire16:inst.data0x[15]
DO[0] <= Wire16:inst1.result[0]
DO[1] <= Wire16:inst1.result[1]
DO[2] <= Wire16:inst1.result[2]
DO[3] <= Wire16:inst1.result[3]
DO[4] <= Wire16:inst1.result[4]
DO[5] <= Wire16:inst1.result[5]
DO[6] <= Wire16:inst1.result[6]
DO[7] <= Wire16:inst1.result[7]
DO[8] <= Wire16:inst1.result[8]
DO[9] <= Wire16:inst1.result[9]
DO[10] <= Wire16:inst1.result[10]
DO[11] <= Wire16:inst1.result[11]
DO[12] <= Wire16:inst1.result[12]
DO[13] <= Wire16:inst1.result[13]
DO[14] <= Wire16:inst1.result[14]
DO[15] <= Wire16:inst1.result[15]
D[0] => Wire16:inst1.data0x[0]
D[1] => Wire16:inst1.data0x[1]
D[2] => Wire16:inst1.data0x[2]
D[3] => Wire16:inst1.data0x[3]
D[4] => Wire16:inst1.data0x[4]
D[5] => Wire16:inst1.data0x[5]
D[6] => Wire16:inst1.data0x[6]
D[7] => Wire16:inst1.data0x[7]
D[8] => Wire16:inst1.data0x[8]
D[9] => Wire16:inst1.data0x[9]
D[10] => Wire16:inst1.data0x[10]
D[11] => Wire16:inst1.data0x[11]
D[12] => Wire16:inst1.data0x[12]
D[13] => Wire16:inst1.data0x[13]
D[14] => Wire16:inst1.data0x[14]
D[15] => Wire16:inst1.data0x[15]
RES[0] <= Pass16:28.tridata[0]
RES[1] <= Pass16:28.tridata[1]
RES[2] <= Pass16:28.tridata[2]
RES[3] <= Pass16:28.tridata[3]
RES[4] <= Pass16:28.tridata[4]
RES[5] <= Pass16:28.tridata[5]
RES[6] <= Pass16:28.tridata[6]
RES[7] <= Pass16:28.tridata[7]
RES[8] <= Pass16:28.tridata[8]
RES[9] <= Pass16:28.tridata[9]
RES[10] <= Pass16:28.tridata[10]
RES[11] <= Pass16:28.tridata[11]
RES[12] <= Pass16:28.tridata[12]
RES[13] <= Pass16:28.tridata[13]
RES[14] <= Pass16:28.tridata[14]
RES[15] <= Pass16:28.tridata[15]
DI[0] => Reg16:47.data[0]
DI[1] => Reg16:47.data[1]
DI[2] => Reg16:47.data[2]
DI[3] => Reg16:47.data[3]
DI[4] => Reg16:47.data[4]
DI[5] => Reg16:47.data[5]
DI[6] => Reg16:47.data[6]
DI[7] => Reg16:47.data[7]
DI[8] => Reg16:47.data[8]
DI[9] => Reg16:47.data[9]
DI[10] => Reg16:47.data[10]
DI[11] => Reg16:47.data[11]
DI[12] => Reg16:47.data[12]
DI[13] => Reg16:47.data[13]
DI[14] => Reg16:47.data[14]
DI[15] => Reg16:47.data[15]


|StackMachine_sim|StackMachine:inst|busctrll:inst2|busstate:51
RD => _.IN0
RD => _.IN1
RD => _.IN1
RD => _.IN0
RD => _.IN0
RD => _.IN1
WR => _.IN0
WR => _.IN1
WR => _.IN1
WR => _.IN0
WR => _.IN0
WR => _.IN1
MCLK => BusState~0.IN0
RESET => BusState.IN1
ARD <= BusState$ARD.DB_MAX_OUTPUT_PORT_TYPE
AWR <= BusState$AWR.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Wire16:inst
data0x[0] => lpm_and:lpm_and_component.data[0][0]
data0x[1] => lpm_and:lpm_and_component.data[0][1]
data0x[2] => lpm_and:lpm_and_component.data[0][2]
data0x[3] => lpm_and:lpm_and_component.data[0][3]
data0x[4] => lpm_and:lpm_and_component.data[0][4]
data0x[5] => lpm_and:lpm_and_component.data[0][5]
data0x[6] => lpm_and:lpm_and_component.data[0][6]
data0x[7] => lpm_and:lpm_and_component.data[0][7]
data0x[8] => lpm_and:lpm_and_component.data[0][8]
data0x[9] => lpm_and:lpm_and_component.data[0][9]
data0x[10] => lpm_and:lpm_and_component.data[0][10]
data0x[11] => lpm_and:lpm_and_component.data[0][11]
data0x[12] => lpm_and:lpm_and_component.data[0][12]
data0x[13] => lpm_and:lpm_and_component.data[0][13]
data0x[14] => lpm_and:lpm_and_component.data[0][14]
data0x[15] => lpm_and:lpm_and_component.data[0][15]
result[0] <= lpm_and:lpm_and_component.result[0]
result[1] <= lpm_and:lpm_and_component.result[1]
result[2] <= lpm_and:lpm_and_component.result[2]
result[3] <= lpm_and:lpm_and_component.result[3]
result[4] <= lpm_and:lpm_and_component.result[4]
result[5] <= lpm_and:lpm_and_component.result[5]
result[6] <= lpm_and:lpm_and_component.result[6]
result[7] <= lpm_and:lpm_and_component.result[7]
result[8] <= lpm_and:lpm_and_component.result[8]
result[9] <= lpm_and:lpm_and_component.result[9]
result[10] <= lpm_and:lpm_and_component.result[10]
result[11] <= lpm_and:lpm_and_component.result[11]
result[12] <= lpm_and:lpm_and_component.result[12]
result[13] <= lpm_and:lpm_and_component.result[13]
result[14] <= lpm_and:lpm_and_component.result[14]
result[15] <= lpm_and:lpm_and_component.result[15]


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Wire16:inst|lpm_and:lpm_and_component
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => result[8].DATAIN
data[0][9] => result[9].DATAIN
data[0][10] => result[10].DATAIN
data[0][11] => result[11].DATAIN
data[0][12] => result[12].DATAIN
data[0][13] => result[13].DATAIN
data[0][14] => result[14].DATAIN
data[0][15] => result[15].DATAIN
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Wire16:inst1
data0x[0] => lpm_and:lpm_and_component.data[0][0]
data0x[1] => lpm_and:lpm_and_component.data[0][1]
data0x[2] => lpm_and:lpm_and_component.data[0][2]
data0x[3] => lpm_and:lpm_and_component.data[0][3]
data0x[4] => lpm_and:lpm_and_component.data[0][4]
data0x[5] => lpm_and:lpm_and_component.data[0][5]
data0x[6] => lpm_and:lpm_and_component.data[0][6]
data0x[7] => lpm_and:lpm_and_component.data[0][7]
data0x[8] => lpm_and:lpm_and_component.data[0][8]
data0x[9] => lpm_and:lpm_and_component.data[0][9]
data0x[10] => lpm_and:lpm_and_component.data[0][10]
data0x[11] => lpm_and:lpm_and_component.data[0][11]
data0x[12] => lpm_and:lpm_and_component.data[0][12]
data0x[13] => lpm_and:lpm_and_component.data[0][13]
data0x[14] => lpm_and:lpm_and_component.data[0][14]
data0x[15] => lpm_and:lpm_and_component.data[0][15]
result[0] <= lpm_and:lpm_and_component.result[0]
result[1] <= lpm_and:lpm_and_component.result[1]
result[2] <= lpm_and:lpm_and_component.result[2]
result[3] <= lpm_and:lpm_and_component.result[3]
result[4] <= lpm_and:lpm_and_component.result[4]
result[5] <= lpm_and:lpm_and_component.result[5]
result[6] <= lpm_and:lpm_and_component.result[6]
result[7] <= lpm_and:lpm_and_component.result[7]
result[8] <= lpm_and:lpm_and_component.result[8]
result[9] <= lpm_and:lpm_and_component.result[9]
result[10] <= lpm_and:lpm_and_component.result[10]
result[11] <= lpm_and:lpm_and_component.result[11]
result[12] <= lpm_and:lpm_and_component.result[12]
result[13] <= lpm_and:lpm_and_component.result[13]
result[14] <= lpm_and:lpm_and_component.result[14]
result[15] <= lpm_and:lpm_and_component.result[15]


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Wire16:inst1|lpm_and:lpm_and_component
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => result[8].DATAIN
data[0][9] => result[9].DATAIN
data[0][10] => result[10].DATAIN
data[0][11] => result[11].DATAIN
data[0][12] => result[12].DATAIN
data[0][13] => result[13].DATAIN
data[0][14] => result[14].DATAIN
data[0][15] => result[15].DATAIN
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Pass16:28
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Pass16:28|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Reg16:47
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|StackMachine_sim|StackMachine:inst|busctrll:inst2|Reg16:47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ControlLogic_vhdl:inst5
CLK => CLUState~1.DATAIN
RESET => CLUState~3.DATAIN
N => process_1.IN0
N => Selector1.IN5
N => Selector2.IN5
N => Selector3.IN5
N => Selector4.IN5
Z => process_1.IN1
Z => Selector1.IN6
Z => Selector2.IN6
Z => Selector3.IN6
Z => Selector4.IN6
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => Mux0.IN263
IR[8] => Mux1.IN263
IR[8] => Mux2.IN263
IR[8] => Mux3.IN263
IR[8] => Mux4.IN263
IR[8] => Mux5.IN263
IR[8] => Mux6.IN263
IR[8] => Mux7.IN263
IR[8] => Mux8.IN263
IR[8] => Mux9.IN263
IR[8] => Mux10.IN263
IR[8] => Mux11.IN263
IR[8] => Mux12.IN263
IR[8] => Mux13.IN263
IR[8] => Mux14.IN263
IR[8] => Mux15.IN263
IR[8] => Mux16.IN263
IR[8] => Mux17.IN263
IR[8] => Mux18.IN263
IR[8] => Mux19.IN263
IR[8] => Mux20.IN263
IR[8] => Mux21.IN263
IR[8] => Mux22.IN263
IR[8] => Mux23.IN263
IR[8] => Mux24.IN263
IR[8] => Mux25.IN263
IR[8] => Mux26.IN263
IR[8] => Mux27.IN263
IR[8] => Mux28.IN263
IR[8] => Mux29.IN263
IR[8] => Mux30.IN263
IR[9] => Mux0.IN262
IR[9] => Mux1.IN262
IR[9] => Mux2.IN262
IR[9] => Mux3.IN262
IR[9] => Mux4.IN262
IR[9] => Mux5.IN262
IR[9] => Mux6.IN262
IR[9] => Mux7.IN262
IR[9] => Mux8.IN262
IR[9] => Mux9.IN262
IR[9] => Mux10.IN262
IR[9] => Mux11.IN262
IR[9] => Mux12.IN262
IR[9] => Mux13.IN262
IR[9] => Mux14.IN262
IR[9] => Mux15.IN262
IR[9] => Mux16.IN262
IR[9] => Mux17.IN262
IR[9] => Mux18.IN262
IR[9] => Mux19.IN262
IR[9] => Mux20.IN262
IR[9] => Mux21.IN262
IR[9] => Mux22.IN262
IR[9] => Mux23.IN262
IR[9] => Mux24.IN262
IR[9] => Mux25.IN262
IR[9] => Mux26.IN262
IR[9] => Mux27.IN262
IR[9] => Mux28.IN262
IR[9] => Mux29.IN262
IR[9] => Mux30.IN262
IR[10] => Mux0.IN261
IR[10] => Mux1.IN261
IR[10] => Mux2.IN261
IR[10] => Mux3.IN261
IR[10] => Mux4.IN261
IR[10] => Mux5.IN261
IR[10] => Mux6.IN261
IR[10] => Mux7.IN261
IR[10] => Mux8.IN261
IR[10] => Mux9.IN261
IR[10] => Mux10.IN261
IR[10] => Mux11.IN261
IR[10] => Mux12.IN261
IR[10] => Mux13.IN261
IR[10] => Mux14.IN261
IR[10] => Mux15.IN261
IR[10] => Mux16.IN261
IR[10] => Mux17.IN261
IR[10] => Mux18.IN261
IR[10] => Mux19.IN261
IR[10] => Mux20.IN261
IR[10] => Mux21.IN261
IR[10] => Mux22.IN261
IR[10] => Mux23.IN261
IR[10] => Mux24.IN261
IR[10] => Mux25.IN261
IR[10] => Mux26.IN261
IR[10] => Mux27.IN261
IR[10] => Mux28.IN261
IR[10] => Mux29.IN261
IR[10] => Mux30.IN261
IR[11] => Mux0.IN260
IR[11] => Mux1.IN260
IR[11] => Mux2.IN260
IR[11] => Mux3.IN260
IR[11] => Mux4.IN260
IR[11] => Mux5.IN260
IR[11] => Mux6.IN260
IR[11] => Mux7.IN260
IR[11] => Mux8.IN260
IR[11] => Mux9.IN260
IR[11] => Mux10.IN260
IR[11] => Mux11.IN260
IR[11] => Mux12.IN260
IR[11] => Mux13.IN260
IR[11] => Mux14.IN260
IR[11] => Mux15.IN260
IR[11] => Mux16.IN260
IR[11] => Mux17.IN260
IR[11] => Mux18.IN260
IR[11] => Mux19.IN260
IR[11] => Mux20.IN260
IR[11] => Mux21.IN260
IR[11] => Mux22.IN260
IR[11] => Mux23.IN260
IR[11] => Mux24.IN260
IR[11] => Mux25.IN260
IR[11] => Mux26.IN260
IR[11] => Mux27.IN260
IR[11] => Mux28.IN260
IR[11] => Mux29.IN260
IR[11] => Mux30.IN260
IR[12] => Mux0.IN259
IR[12] => Mux1.IN259
IR[12] => Mux2.IN259
IR[12] => Mux3.IN259
IR[12] => Mux4.IN259
IR[12] => Mux5.IN259
IR[12] => Mux6.IN259
IR[12] => Mux7.IN259
IR[12] => Mux8.IN259
IR[12] => Mux9.IN259
IR[12] => Mux10.IN259
IR[12] => Mux11.IN259
IR[12] => Mux12.IN259
IR[12] => Mux13.IN259
IR[12] => Mux14.IN259
IR[12] => Mux15.IN259
IR[12] => Mux16.IN259
IR[12] => Mux17.IN259
IR[12] => Mux18.IN259
IR[12] => Mux19.IN259
IR[12] => Mux20.IN259
IR[12] => Mux21.IN259
IR[12] => Mux22.IN259
IR[12] => Mux23.IN259
IR[12] => Mux24.IN259
IR[12] => Mux25.IN259
IR[12] => Mux26.IN259
IR[12] => Mux27.IN259
IR[12] => Mux28.IN259
IR[12] => Mux29.IN259
IR[12] => Mux30.IN259
IR[13] => Mux0.IN258
IR[13] => Mux1.IN258
IR[13] => Mux2.IN258
IR[13] => Mux3.IN258
IR[13] => Mux4.IN258
IR[13] => Mux5.IN258
IR[13] => Mux6.IN258
IR[13] => Mux7.IN258
IR[13] => Mux8.IN258
IR[13] => Mux9.IN258
IR[13] => Mux10.IN258
IR[13] => Mux11.IN258
IR[13] => Mux12.IN258
IR[13] => Mux13.IN258
IR[13] => Mux14.IN258
IR[13] => Mux15.IN258
IR[13] => Mux16.IN258
IR[13] => Mux17.IN258
IR[13] => Mux18.IN258
IR[13] => Mux19.IN258
IR[13] => Mux20.IN258
IR[13] => Mux21.IN258
IR[13] => Mux22.IN258
IR[13] => Mux23.IN258
IR[13] => Mux24.IN258
IR[13] => Mux25.IN258
IR[13] => Mux26.IN258
IR[13] => Mux27.IN258
IR[13] => Mux28.IN258
IR[13] => Mux29.IN258
IR[13] => Mux30.IN258
IR[14] => Mux0.IN257
IR[14] => Mux1.IN257
IR[14] => Mux2.IN257
IR[14] => Mux3.IN257
IR[14] => Mux4.IN257
IR[14] => Mux5.IN257
IR[14] => Mux6.IN257
IR[14] => Mux7.IN257
IR[14] => Mux8.IN257
IR[14] => Mux9.IN257
IR[14] => Mux10.IN257
IR[14] => Mux11.IN257
IR[14] => Mux12.IN257
IR[14] => Mux13.IN257
IR[14] => Mux14.IN257
IR[14] => Mux15.IN257
IR[14] => Mux16.IN257
IR[14] => Mux17.IN257
IR[14] => Mux18.IN257
IR[14] => Mux19.IN257
IR[14] => Mux20.IN257
IR[14] => Mux21.IN257
IR[14] => Mux22.IN257
IR[14] => Mux23.IN257
IR[14] => Mux24.IN257
IR[14] => Mux25.IN257
IR[14] => Mux26.IN257
IR[14] => Mux27.IN257
IR[14] => Mux28.IN257
IR[14] => Mux29.IN257
IR[14] => Mux30.IN257
IR[15] => Mux0.IN256
IR[15] => Mux1.IN256
IR[15] => Mux2.IN256
IR[15] => Mux3.IN256
IR[15] => Mux4.IN256
IR[15] => Mux5.IN256
IR[15] => Mux6.IN256
IR[15] => Mux7.IN256
IR[15] => Mux8.IN256
IR[15] => Mux9.IN256
IR[15] => Mux10.IN256
IR[15] => Mux11.IN256
IR[15] => Mux12.IN256
IR[15] => Mux13.IN256
IR[15] => Mux14.IN256
IR[15] => Mux15.IN256
IR[15] => Mux16.IN256
IR[15] => Mux17.IN256
IR[15] => Mux18.IN256
IR[15] => Mux19.IN256
IR[15] => Mux20.IN256
IR[15] => Mux21.IN256
IR[15] => Mux22.IN256
IR[15] => Mux23.IN256
IR[15] => Mux24.IN256
IR[15] => Mux25.IN256
IR[15] => Mux26.IN256
IR[15] => Mux27.IN256
IR[15] => Mux28.IN256
IR[15] => Mux29.IN256
IR[15] => Mux30.IN256
RD <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
WR <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
LD_MAR <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
OE_MAR <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
OE_SP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
LD_SP <= LD_SP.DB_MAX_OUTPUT_PORT_TYPE
PD_SP <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
PI_SP <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OE_FP <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
LD_FP <= LD_FP.DB_MAX_OUTPUT_PORT_TYPE
OE_XP <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
LD_XP <= LD_XP.DB_MAX_OUTPUT_PORT_TYPE
INC_XP <= INC_XP.DB_MAX_OUTPUT_PORT_TYPE
DEC_XP <= DEC_XP.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
CNT_PC <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OE_PC <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
LD_MDR <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
OE_MDR <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
LD_IR <= LD_IR.DB_MAX_OUTPUT_PORT_TYPE
OE_IRL <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
LD_A <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
CLR_A <= CLR_A.DB_MAX_OUTPUT_PORT_TYPE
DEC_A <= DEC_A.DB_MAX_OUTPUT_PORT_TYPE
INC_A <= INC_A.DB_MAX_OUTPUT_PORT_TYPE
OE_AA <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
OE_AD <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4
Z <= StatusFlag:inst8.q
RES[0] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= RES.DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= RES.DB_MAX_OUTPUT_PORT_TYPE
OP[0] => OpDecode:inst2.data[0]
OP[1] => OpDecode:inst2.data[1]
OP[2] => OpDecode:inst2.data[2]
A[0] => Pass16:inst5.data[0]
A[0] => Adder8:inst.dataa[0]
A[0] => Shift16:inst10.data[0]
A[1] => Pass16:inst5.data[1]
A[1] => Adder8:inst.dataa[1]
A[1] => Shift16:inst10.data[1]
A[2] => Pass16:inst5.data[2]
A[2] => Adder8:inst.dataa[2]
A[2] => Shift16:inst10.data[2]
A[3] => Pass16:inst5.data[3]
A[3] => Adder8:inst.dataa[3]
A[3] => Shift16:inst10.data[3]
A[4] => Pass16:inst5.data[4]
A[4] => Adder8:inst.dataa[4]
A[4] => Shift16:inst10.data[4]
A[5] => Pass16:inst5.data[5]
A[5] => Adder8:inst.dataa[5]
A[5] => Shift16:inst10.data[5]
A[6] => Pass16:inst5.data[6]
A[6] => Adder8:inst.dataa[6]
A[6] => Shift16:inst10.data[6]
A[7] => Pass16:inst5.data[7]
A[7] => Adder8:inst.dataa[7]
A[7] => Shift16:inst10.data[7]
A[8] => Pass16:inst5.data[8]
A[8] => Adder8:inst.dataa[8]
A[8] => Shift16:inst10.data[8]
A[9] => Pass16:inst5.data[9]
A[9] => Adder8:inst.dataa[9]
A[9] => Shift16:inst10.data[9]
A[10] => Pass16:inst5.data[10]
A[10] => Adder8:inst.dataa[10]
A[10] => Shift16:inst10.data[10]
A[11] => Pass16:inst5.data[11]
A[11] => Adder8:inst.dataa[11]
A[11] => Shift16:inst10.data[11]
A[12] => Pass16:inst5.data[12]
A[12] => Adder8:inst.dataa[12]
A[12] => Shift16:inst10.data[12]
A[13] => Pass16:inst5.data[13]
A[13] => Adder8:inst.dataa[13]
A[13] => Shift16:inst10.data[13]
A[14] => Pass16:inst5.data[14]
A[14] => Adder8:inst.dataa[14]
A[14] => Shift16:inst10.data[14]
A[15] => Pass16:inst5.data[15]
A[15] => Adder8:inst.dataa[15]
A[15] => Shift16:inst10.data[15]
D[0] => Adder8:inst.datab[0]
D[1] => Adder8:inst.datab[1]
D[2] => Adder8:inst.datab[2]
D[3] => Adder8:inst.datab[3]
D[4] => Adder8:inst.datab[4]
D[5] => Adder8:inst.datab[5]
D[6] => Adder8:inst.datab[6]
D[7] => Adder8:inst.datab[7]
D[8] => Adder8:inst.datab[8]
D[9] => Adder8:inst.datab[9]
D[10] => Adder8:inst.datab[10]
D[11] => Adder8:inst.datab[11]
D[12] => Adder8:inst.datab[12]
D[13] => Adder8:inst.datab[13]
D[14] => Adder8:inst.datab[14]
D[15] => Adder8:inst.datab[15]
CLK => StatusFlag:inst8.clock
CLK => StatusFlag:inst1.clock
N <= StatusFlag:inst1.q


|StackMachine_sim|StackMachine:inst|ALU:inst4|StatusFlag:inst8
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|StackMachine_sim|StackMachine:inst|ALU:inst4|StatusFlag:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4|Comp16:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
aeb <= lpm_compare:lpm_compare_component.aeb


|StackMachine_sim|StackMachine:inst|ALU:inst4|Comp16:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_0gg:auto_generated.dataa[0]
dataa[1] => cmpr_0gg:auto_generated.dataa[1]
dataa[2] => cmpr_0gg:auto_generated.dataa[2]
dataa[3] => cmpr_0gg:auto_generated.dataa[3]
dataa[4] => cmpr_0gg:auto_generated.dataa[4]
dataa[5] => cmpr_0gg:auto_generated.dataa[5]
dataa[6] => cmpr_0gg:auto_generated.dataa[6]
dataa[7] => cmpr_0gg:auto_generated.dataa[7]
dataa[8] => cmpr_0gg:auto_generated.dataa[8]
dataa[9] => cmpr_0gg:auto_generated.dataa[9]
dataa[10] => cmpr_0gg:auto_generated.dataa[10]
dataa[11] => cmpr_0gg:auto_generated.dataa[11]
dataa[12] => cmpr_0gg:auto_generated.dataa[12]
dataa[13] => cmpr_0gg:auto_generated.dataa[13]
dataa[14] => cmpr_0gg:auto_generated.dataa[14]
dataa[15] => cmpr_0gg:auto_generated.dataa[15]
datab[0] => cmpr_0gg:auto_generated.datab[0]
datab[1] => cmpr_0gg:auto_generated.datab[1]
datab[2] => cmpr_0gg:auto_generated.datab[2]
datab[3] => cmpr_0gg:auto_generated.datab[3]
datab[4] => cmpr_0gg:auto_generated.datab[4]
datab[5] => cmpr_0gg:auto_generated.datab[5]
datab[6] => cmpr_0gg:auto_generated.datab[6]
datab[7] => cmpr_0gg:auto_generated.datab[7]
datab[8] => cmpr_0gg:auto_generated.datab[8]
datab[9] => cmpr_0gg:auto_generated.datab[9]
datab[10] => cmpr_0gg:auto_generated.datab[10]
datab[11] => cmpr_0gg:auto_generated.datab[11]
datab[12] => cmpr_0gg:auto_generated.datab[12]
datab[13] => cmpr_0gg:auto_generated.datab[13]
datab[14] => cmpr_0gg:auto_generated.datab[14]
datab[15] => cmpr_0gg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_0gg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|StackMachine_sim|StackMachine:inst|ALU:inst4|Comp16:inst6|lpm_compare:lpm_compare_component|cmpr_0gg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|StackMachine_sim|StackMachine:inst|ALU:inst4|Zero16:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|StackMachine_sim|StackMachine:inst|ALU:inst4|Zero16:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|StackMachine_sim|StackMachine:inst|ALU:inst4|Pass16:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|ALU:inst4|Pass16:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4|OpDecode:inst2
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|StackMachine_sim|StackMachine:inst|ALU:inst4|OpDecode:inst2|lpm_decode:lpm_decode_component
data[0] => decode_04f:auto_generated.data[0]
data[1] => decode_04f:auto_generated.data[1]
data[2] => decode_04f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_04f:auto_generated.eq[0]
eq[1] <= decode_04f:auto_generated.eq[1]
eq[2] <= decode_04f:auto_generated.eq[2]
eq[3] <= decode_04f:auto_generated.eq[3]
eq[4] <= decode_04f:auto_generated.eq[4]
eq[5] <= decode_04f:auto_generated.eq[5]
eq[6] <= decode_04f:auto_generated.eq[6]
eq[7] <= decode_04f:auto_generated.eq[7]


|StackMachine_sim|StackMachine:inst|ALU:inst4|OpDecode:inst2|lpm_decode:lpm_decode_component|decode_04f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4|Pass16:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|ALU:inst4|Pass16:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4|Adder8:inst
add_sub => lpm_add_sub:lpm_add_sub_component.add_sub
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|StackMachine_sim|StackMachine:inst|ALU:inst4|Adder8:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_r9g:auto_generated.dataa[0]
dataa[1] => add_sub_r9g:auto_generated.dataa[1]
dataa[2] => add_sub_r9g:auto_generated.dataa[2]
dataa[3] => add_sub_r9g:auto_generated.dataa[3]
dataa[4] => add_sub_r9g:auto_generated.dataa[4]
dataa[5] => add_sub_r9g:auto_generated.dataa[5]
dataa[6] => add_sub_r9g:auto_generated.dataa[6]
dataa[7] => add_sub_r9g:auto_generated.dataa[7]
dataa[8] => add_sub_r9g:auto_generated.dataa[8]
dataa[9] => add_sub_r9g:auto_generated.dataa[9]
dataa[10] => add_sub_r9g:auto_generated.dataa[10]
dataa[11] => add_sub_r9g:auto_generated.dataa[11]
dataa[12] => add_sub_r9g:auto_generated.dataa[12]
dataa[13] => add_sub_r9g:auto_generated.dataa[13]
dataa[14] => add_sub_r9g:auto_generated.dataa[14]
dataa[15] => add_sub_r9g:auto_generated.dataa[15]
datab[0] => add_sub_r9g:auto_generated.datab[0]
datab[1] => add_sub_r9g:auto_generated.datab[1]
datab[2] => add_sub_r9g:auto_generated.datab[2]
datab[3] => add_sub_r9g:auto_generated.datab[3]
datab[4] => add_sub_r9g:auto_generated.datab[4]
datab[5] => add_sub_r9g:auto_generated.datab[5]
datab[6] => add_sub_r9g:auto_generated.datab[6]
datab[7] => add_sub_r9g:auto_generated.datab[7]
datab[8] => add_sub_r9g:auto_generated.datab[8]
datab[9] => add_sub_r9g:auto_generated.datab[9]
datab[10] => add_sub_r9g:auto_generated.datab[10]
datab[11] => add_sub_r9g:auto_generated.datab[11]
datab[12] => add_sub_r9g:auto_generated.datab[12]
datab[13] => add_sub_r9g:auto_generated.datab[13]
datab[14] => add_sub_r9g:auto_generated.datab[14]
datab[15] => add_sub_r9g:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_r9g:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r9g:auto_generated.result[0]
result[1] <= add_sub_r9g:auto_generated.result[1]
result[2] <= add_sub_r9g:auto_generated.result[2]
result[3] <= add_sub_r9g:auto_generated.result[3]
result[4] <= add_sub_r9g:auto_generated.result[4]
result[5] <= add_sub_r9g:auto_generated.result[5]
result[6] <= add_sub_r9g:auto_generated.result[6]
result[7] <= add_sub_r9g:auto_generated.result[7]
result[8] <= add_sub_r9g:auto_generated.result[8]
result[9] <= add_sub_r9g:auto_generated.result[9]
result[10] <= add_sub_r9g:auto_generated.result[10]
result[11] <= add_sub_r9g:auto_generated.result[11]
result[12] <= add_sub_r9g:auto_generated.result[12]
result[13] <= add_sub_r9g:auto_generated.result[13]
result[14] <= add_sub_r9g:auto_generated.result[14]
result[15] <= add_sub_r9g:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|StackMachine_sim|StackMachine:inst|ALU:inst4|Adder8:inst|lpm_add_sub:lpm_add_sub_component|add_sub_r9g:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT
result[14] <= add_sub_cella[14].SUM_OUT
result[15] <= add_sub_cella[15].SUM_OUT


|StackMachine_sim|StackMachine:inst|ALU:inst4|Pass16:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|ALU:inst4|Pass16:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4|Shift16:inst10
data[0] => lpm_clshift:lpm_clshift_component.data[0]
data[1] => lpm_clshift:lpm_clshift_component.data[1]
data[2] => lpm_clshift:lpm_clshift_component.data[2]
data[3] => lpm_clshift:lpm_clshift_component.data[3]
data[4] => lpm_clshift:lpm_clshift_component.data[4]
data[5] => lpm_clshift:lpm_clshift_component.data[5]
data[6] => lpm_clshift:lpm_clshift_component.data[6]
data[7] => lpm_clshift:lpm_clshift_component.data[7]
data[8] => lpm_clshift:lpm_clshift_component.data[8]
data[9] => lpm_clshift:lpm_clshift_component.data[9]
data[10] => lpm_clshift:lpm_clshift_component.data[10]
data[11] => lpm_clshift:lpm_clshift_component.data[11]
data[12] => lpm_clshift:lpm_clshift_component.data[12]
data[13] => lpm_clshift:lpm_clshift_component.data[13]
data[14] => lpm_clshift:lpm_clshift_component.data[14]
data[15] => lpm_clshift:lpm_clshift_component.data[15]
direction => lpm_clshift:lpm_clshift_component.direction
distance => lpm_clshift:lpm_clshift_component.distance[0]
result[0] <= lpm_clshift:lpm_clshift_component.result[0]
result[1] <= lpm_clshift:lpm_clshift_component.result[1]
result[2] <= lpm_clshift:lpm_clshift_component.result[2]
result[3] <= lpm_clshift:lpm_clshift_component.result[3]
result[4] <= lpm_clshift:lpm_clshift_component.result[4]
result[5] <= lpm_clshift:lpm_clshift_component.result[5]
result[6] <= lpm_clshift:lpm_clshift_component.result[6]
result[7] <= lpm_clshift:lpm_clshift_component.result[7]
result[8] <= lpm_clshift:lpm_clshift_component.result[8]
result[9] <= lpm_clshift:lpm_clshift_component.result[9]
result[10] <= lpm_clshift:lpm_clshift_component.result[10]
result[11] <= lpm_clshift:lpm_clshift_component.result[11]
result[12] <= lpm_clshift:lpm_clshift_component.result[12]
result[13] <= lpm_clshift:lpm_clshift_component.result[13]
result[14] <= lpm_clshift:lpm_clshift_component.result[14]
result[15] <= lpm_clshift:lpm_clshift_component.result[15]


|StackMachine_sim|StackMachine:inst|ALU:inst4|Shift16:inst10|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_cuc:auto_generated.data[0]
data[1] => lpm_clshift_cuc:auto_generated.data[1]
data[2] => lpm_clshift_cuc:auto_generated.data[2]
data[3] => lpm_clshift_cuc:auto_generated.data[3]
data[4] => lpm_clshift_cuc:auto_generated.data[4]
data[5] => lpm_clshift_cuc:auto_generated.data[5]
data[6] => lpm_clshift_cuc:auto_generated.data[6]
data[7] => lpm_clshift_cuc:auto_generated.data[7]
data[8] => lpm_clshift_cuc:auto_generated.data[8]
data[9] => lpm_clshift_cuc:auto_generated.data[9]
data[10] => lpm_clshift_cuc:auto_generated.data[10]
data[11] => lpm_clshift_cuc:auto_generated.data[11]
data[12] => lpm_clshift_cuc:auto_generated.data[12]
data[13] => lpm_clshift_cuc:auto_generated.data[13]
data[14] => lpm_clshift_cuc:auto_generated.data[14]
data[15] => lpm_clshift_cuc:auto_generated.data[15]
direction => lpm_clshift_cuc:auto_generated.direction
distance[0] => lpm_clshift_cuc:auto_generated.distance[0]
overflow <= <GND>
result[0] <= lpm_clshift_cuc:auto_generated.result[0]
result[1] <= lpm_clshift_cuc:auto_generated.result[1]
result[2] <= lpm_clshift_cuc:auto_generated.result[2]
result[3] <= lpm_clshift_cuc:auto_generated.result[3]
result[4] <= lpm_clshift_cuc:auto_generated.result[4]
result[5] <= lpm_clshift_cuc:auto_generated.result[5]
result[6] <= lpm_clshift_cuc:auto_generated.result[6]
result[7] <= lpm_clshift_cuc:auto_generated.result[7]
result[8] <= lpm_clshift_cuc:auto_generated.result[8]
result[9] <= lpm_clshift_cuc:auto_generated.result[9]
result[10] <= lpm_clshift_cuc:auto_generated.result[10]
result[11] <= lpm_clshift_cuc:auto_generated.result[11]
result[12] <= lpm_clshift_cuc:auto_generated.result[12]
result[13] <= lpm_clshift_cuc:auto_generated.result[13]
result[14] <= lpm_clshift_cuc:auto_generated.result[14]
result[15] <= lpm_clshift_cuc:auto_generated.result[15]
underflow <= <GND>


|StackMachine_sim|StackMachine:inst|ALU:inst4|Shift16:inst10|lpm_clshift:lpm_clshift_component|lpm_clshift_cuc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
data[15] => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
result[0] <= sbit_w[16].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[17].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[18].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[19].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[20].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[21].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[22].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[23].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[24].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[25].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[26].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[27].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[28].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[29].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[30].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[31].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|ALU:inst4|StatusFlag:inst1
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|StackMachine_sim|StackMachine:inst|ALU:inst4|StatusFlag:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst
A[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A.DB_MAX_OUTPUT_PORT_TYPE
LD_XR => XPReg:inst1.LD
CLK => XPReg:inst1.CLK
CLK => PC16:PCReg.clock
CLK => Reg16:FP.clock
CLK => Reg16:MAR.clock
CLK => SPReg:inst18.CLK
RESET => XPReg:inst1.RESET
RESET => PC16:PCReg.aclr
RESET => Reg16:FP.aclr
RESET => Reg16:MAR.aclr
RESET => SPReg:inst18.RESET
OE_XR => XPReg:inst1.OE
INC_XR => XPReg:inst1.INC
DEC_XR => XPReg:inst1.DEC
IN[0] => XPReg:inst1.IN[0]
IN[0] => PC16:PCReg.data[0]
IN[0] => Reg16:FP.data[0]
IN[0] => Reg16:MAR.data[0]
IN[0] => SPReg:inst18.IN[0]
IN[1] => XPReg:inst1.IN[1]
IN[1] => PC16:PCReg.data[1]
IN[1] => Reg16:FP.data[1]
IN[1] => Reg16:MAR.data[1]
IN[1] => SPReg:inst18.IN[1]
IN[2] => XPReg:inst1.IN[2]
IN[2] => PC16:PCReg.data[2]
IN[2] => Reg16:FP.data[2]
IN[2] => Reg16:MAR.data[2]
IN[2] => SPReg:inst18.IN[2]
IN[3] => XPReg:inst1.IN[3]
IN[3] => PC16:PCReg.data[3]
IN[3] => Reg16:FP.data[3]
IN[3] => Reg16:MAR.data[3]
IN[3] => SPReg:inst18.IN[3]
IN[4] => XPReg:inst1.IN[4]
IN[4] => PC16:PCReg.data[4]
IN[4] => Reg16:FP.data[4]
IN[4] => Reg16:MAR.data[4]
IN[4] => SPReg:inst18.IN[4]
IN[5] => XPReg:inst1.IN[5]
IN[5] => PC16:PCReg.data[5]
IN[5] => Reg16:FP.data[5]
IN[5] => Reg16:MAR.data[5]
IN[5] => SPReg:inst18.IN[5]
IN[6] => XPReg:inst1.IN[6]
IN[6] => PC16:PCReg.data[6]
IN[6] => Reg16:FP.data[6]
IN[6] => Reg16:MAR.data[6]
IN[6] => SPReg:inst18.IN[6]
IN[7] => XPReg:inst1.IN[7]
IN[7] => PC16:PCReg.data[7]
IN[7] => Reg16:FP.data[7]
IN[7] => Reg16:MAR.data[7]
IN[7] => SPReg:inst18.IN[7]
IN[8] => XPReg:inst1.IN[8]
IN[8] => PC16:PCReg.data[8]
IN[8] => Reg16:FP.data[8]
IN[8] => Reg16:MAR.data[8]
IN[8] => SPReg:inst18.IN[8]
IN[9] => XPReg:inst1.IN[9]
IN[9] => PC16:PCReg.data[9]
IN[9] => Reg16:FP.data[9]
IN[9] => Reg16:MAR.data[9]
IN[9] => SPReg:inst18.IN[9]
IN[10] => XPReg:inst1.IN[10]
IN[10] => PC16:PCReg.data[10]
IN[10] => Reg16:FP.data[10]
IN[10] => Reg16:MAR.data[10]
IN[10] => SPReg:inst18.IN[10]
IN[11] => XPReg:inst1.IN[11]
IN[11] => PC16:PCReg.data[11]
IN[11] => Reg16:FP.data[11]
IN[11] => Reg16:MAR.data[11]
IN[11] => SPReg:inst18.IN[11]
IN[12] => XPReg:inst1.IN[12]
IN[12] => PC16:PCReg.data[12]
IN[12] => Reg16:FP.data[12]
IN[12] => Reg16:MAR.data[12]
IN[12] => SPReg:inst18.IN[12]
IN[13] => XPReg:inst1.IN[13]
IN[13] => PC16:PCReg.data[13]
IN[13] => Reg16:FP.data[13]
IN[13] => Reg16:MAR.data[13]
IN[13] => SPReg:inst18.IN[13]
IN[14] => XPReg:inst1.IN[14]
IN[14] => PC16:PCReg.data[14]
IN[14] => Reg16:FP.data[14]
IN[14] => Reg16:MAR.data[14]
IN[14] => SPReg:inst18.IN[14]
IN[15] => XPReg:inst1.IN[15]
IN[15] => PC16:PCReg.data[15]
IN[15] => Reg16:FP.data[15]
IN[15] => Reg16:MAR.data[15]
IN[15] => SPReg:inst18.IN[15]
OE_PC => Pass16:inst.enabledt
LD_PC => PC16:PCReg.sload
CNT_PC => PC16:PCReg.cnt_en
OE_FP => Pass16:inst7.enabledt
LD_FP => Reg16:FP.enable
OE_MAR => Pass16:inst8.enabledt
LD_MAR => Reg16:MAR.enable
LD_SP => SPReg:inst18.LD_SP
POSTDEC_SP => SPReg:inst18.POSTDEC_SP
PREINC_SP => SPReg:inst18.PREINC_SP
OE_SP => SPReg:inst18.OE_SP
PC[0] <= PC16:PCReg.q[0]
PC[1] <= PC16:PCReg.q[1]
PC[2] <= PC16:PCReg.q[2]
PC[3] <= PC16:PCReg.q[3]
PC[4] <= PC16:PCReg.q[4]
PC[5] <= PC16:PCReg.q[5]
PC[6] <= PC16:PCReg.q[6]
PC[7] <= PC16:PCReg.q[7]
PC[8] <= PC16:PCReg.q[8]
PC[9] <= PC16:PCReg.q[9]
PC[10] <= PC16:PCReg.q[10]
PC[11] <= PC16:PCReg.q[11]
PC[12] <= PC16:PCReg.q[12]
PC[13] <= PC16:PCReg.q[13]
PC[14] <= PC16:PCReg.q[14]
PC[15] <= PC16:PCReg.q[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1
OUT[0] <= Pass16:inst2.tridata[0]
OUT[1] <= Pass16:inst2.tridata[1]
OUT[2] <= Pass16:inst2.tridata[2]
OUT[3] <= Pass16:inst2.tridata[3]
OUT[4] <= Pass16:inst2.tridata[4]
OUT[5] <= Pass16:inst2.tridata[5]
OUT[6] <= Pass16:inst2.tridata[6]
OUT[7] <= Pass16:inst2.tridata[7]
OUT[8] <= Pass16:inst2.tridata[8]
OUT[9] <= Pass16:inst2.tridata[9]
OUT[10] <= Pass16:inst2.tridata[10]
OUT[11] <= Pass16:inst2.tridata[11]
OUT[12] <= Pass16:inst2.tridata[12]
OUT[13] <= Pass16:inst2.tridata[13]
OUT[14] <= Pass16:inst2.tridata[14]
OUT[15] <= Pass16:inst2.tridata[15]
OE => Pass16:inst2.enabledt
LD => XP16:inst.sload
INC => ACCMod:inst13.INC_A
DEC => ACCMod:inst13.DEC_A
CLK => XP16:inst.clock
RESET => XP16:inst.aclr
IN[0] => XP16:inst.data[0]
IN[1] => XP16:inst.data[1]
IN[2] => XP16:inst.data[2]
IN[3] => XP16:inst.data[3]
IN[4] => XP16:inst.data[4]
IN[5] => XP16:inst.data[5]
IN[6] => XP16:inst.data[6]
IN[7] => XP16:inst.data[7]
IN[8] => XP16:inst.data[8]
IN[9] => XP16:inst.data[9]
IN[10] => XP16:inst.data[10]
IN[11] => XP16:inst.data[11]
IN[12] => XP16:inst.data[12]
IN[13] => XP16:inst.data[13]
IN[14] => XP16:inst.data[14]
IN[15] => XP16:inst.data[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1|Pass16:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1|Pass16:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1|XP16:inst
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
sload => lpm_counter:lpm_counter_component.sload
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1|XP16:inst|lpm_counter:lpm_counter_component
clock => cntr_0di:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0di:auto_generated.cnt_en
updown => cntr_0di:auto_generated.updown
aclr => cntr_0di:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_0di:auto_generated.sload
data[0] => cntr_0di:auto_generated.data[0]
data[1] => cntr_0di:auto_generated.data[1]
data[2] => cntr_0di:auto_generated.data[2]
data[3] => cntr_0di:auto_generated.data[3]
data[4] => cntr_0di:auto_generated.data[4]
data[5] => cntr_0di:auto_generated.data[5]
data[6] => cntr_0di:auto_generated.data[6]
data[7] => cntr_0di:auto_generated.data[7]
data[8] => cntr_0di:auto_generated.data[8]
data[9] => cntr_0di:auto_generated.data[9]
data[10] => cntr_0di:auto_generated.data[10]
data[11] => cntr_0di:auto_generated.data[11]
data[12] => cntr_0di:auto_generated.data[12]
data[13] => cntr_0di:auto_generated.data[13]
data[14] => cntr_0di:auto_generated.data[14]
data[15] => cntr_0di:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_0di:auto_generated.q[0]
q[1] <= cntr_0di:auto_generated.q[1]
q[2] <= cntr_0di:auto_generated.q[2]
q[3] <= cntr_0di:auto_generated.q[3]
q[4] <= cntr_0di:auto_generated.q[4]
q[5] <= cntr_0di:auto_generated.q[5]
q[6] <= cntr_0di:auto_generated.q[6]
q[7] <= cntr_0di:auto_generated.q[7]
q[8] <= cntr_0di:auto_generated.q[8]
q[9] <= cntr_0di:auto_generated.q[9]
q[10] <= cntr_0di:auto_generated.q[10]
q[11] <= cntr_0di:auto_generated.q[11]
q[12] <= cntr_0di:auto_generated.q[12]
q[13] <= cntr_0di:auto_generated.q[13]
q[14] <= cntr_0di:auto_generated.q[14]
q[15] <= cntr_0di:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1|XP16:inst|lpm_counter:lpm_counter_component|cntr_0di:auto_generated
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[15].IN1
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|XPReg:inst1|ACCMod:inst13
INC_A => _.IN0
INC_A => UPDN~0.IN0
INC_A => _.IN0
INC_A => _.IN0
DEC_A => _.IN0
DEC_A => _.IN0
DEC_A => COUNT_EN~0.IN1
DEC_A => _.IN1
UPDN <= UPDN.DB_MAX_OUTPUT_PORT_TYPE
COUNT_EN <= COUNT_EN.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Pass16:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Pass16:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|PC16:PCReg
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|PC16:PCReg|lpm_counter:lpm_counter_component
clock => cntr_llj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_llj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_llj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_llj:auto_generated.sload
data[0] => cntr_llj:auto_generated.data[0]
data[1] => cntr_llj:auto_generated.data[1]
data[2] => cntr_llj:auto_generated.data[2]
data[3] => cntr_llj:auto_generated.data[3]
data[4] => cntr_llj:auto_generated.data[4]
data[5] => cntr_llj:auto_generated.data[5]
data[6] => cntr_llj:auto_generated.data[6]
data[7] => cntr_llj:auto_generated.data[7]
data[8] => cntr_llj:auto_generated.data[8]
data[9] => cntr_llj:auto_generated.data[9]
data[10] => cntr_llj:auto_generated.data[10]
data[11] => cntr_llj:auto_generated.data[11]
data[12] => cntr_llj:auto_generated.data[12]
data[13] => cntr_llj:auto_generated.data[13]
data[14] => cntr_llj:auto_generated.data[14]
data[15] => cntr_llj:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_llj:auto_generated.q[0]
q[1] <= cntr_llj:auto_generated.q[1]
q[2] <= cntr_llj:auto_generated.q[2]
q[3] <= cntr_llj:auto_generated.q[3]
q[4] <= cntr_llj:auto_generated.q[4]
q[5] <= cntr_llj:auto_generated.q[5]
q[6] <= cntr_llj:auto_generated.q[6]
q[7] <= cntr_llj:auto_generated.q[7]
q[8] <= cntr_llj:auto_generated.q[8]
q[9] <= cntr_llj:auto_generated.q[9]
q[10] <= cntr_llj:auto_generated.q[10]
q[11] <= cntr_llj:auto_generated.q[11]
q[12] <= cntr_llj:auto_generated.q[12]
q[13] <= cntr_llj:auto_generated.q[13]
q[14] <= cntr_llj:auto_generated.q[14]
q[15] <= cntr_llj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|PC16:PCReg|lpm_counter:lpm_counter_component|cntr_llj:auto_generated
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[15].IN1


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Pass16:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Pass16:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Reg16:FP
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Reg16:FP|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Pass16:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Pass16:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Reg16:MAR
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|Reg16:MAR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18
SP[0] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[1] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[2] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[3] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[4] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[5] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[6] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[7] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[8] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[9] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[10] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[11] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[12] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[13] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[14] <= SP.DB_MAX_OUTPUT_PORT_TYPE
SP[15] <= SP.DB_MAX_OUTPUT_PORT_TYPE
POSTDEC_SP => SPCtrl:inst4.POSTDEC_SP
PREINC_SP => SPCtrl:inst4.PREINC_SP
OE_SP => SPCtrl:inst4.OE_SP
LD_SP => SP16:inst.sload
CLK => SP16:inst.clock
RESET => SP16:inst.aset
IN[0] => SP16:inst.data[0]
IN[1] => SP16:inst.data[1]
IN[2] => SP16:inst.data[2]
IN[3] => SP16:inst.data[3]
IN[4] => SP16:inst.data[4]
IN[5] => SP16:inst.data[5]
IN[6] => SP16:inst.data[6]
IN[7] => SP16:inst.data[7]
IN[8] => SP16:inst.data[8]
IN[9] => SP16:inst.data[9]
IN[10] => SP16:inst.data[10]
IN[11] => SP16:inst.data[11]
IN[12] => SP16:inst.data[12]
IN[13] => SP16:inst.data[13]
IN[14] => SP16:inst.data[14]
IN[15] => ~NO_FANOUT~


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|Pass16:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|Pass16:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SPCtrl:inst4
POSTDEC_SP => _.IN0
POSTDEC_SP => _.IN0
POSTDEC_SP => COUNT_EN~0.IN0
POSTDEC_SP => _.IN0
POSTDEC_SP => _.IN0
PREINC_SP => _.IN0
PREINC_SP => _.IN0
PREINC_SP => _.IN0
PREINC_SP => UPDN~0.IN1
PREINC_SP => _.IN1
OE_SP => _.IN0
OE_SP => _.IN1
UPDN <= UPDN.DB_MAX_OUTPUT_PORT_TYPE
COUNT_EN <= COUNT_EN.DB_MAX_OUTPUT_PORT_TYPE
OE_RAW <= OE_RAW.DB_MAX_OUTPUT_PORT_TYPE
OE_INC <= OE_INC.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SP16:inst
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
sload => lpm_counter:lpm_counter_component.sload
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SP16:inst|lpm_counter:lpm_counter_component
clock => cntr_jpj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jpj:auto_generated.cnt_en
updown => cntr_jpj:auto_generated.updown
aclr => ~NO_FANOUT~
aset => cntr_jpj:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jpj:auto_generated.sload
data[0] => cntr_jpj:auto_generated.data[0]
data[1] => cntr_jpj:auto_generated.data[1]
data[2] => cntr_jpj:auto_generated.data[2]
data[3] => cntr_jpj:auto_generated.data[3]
data[4] => cntr_jpj:auto_generated.data[4]
data[5] => cntr_jpj:auto_generated.data[5]
data[6] => cntr_jpj:auto_generated.data[6]
data[7] => cntr_jpj:auto_generated.data[7]
data[8] => cntr_jpj:auto_generated.data[8]
data[9] => cntr_jpj:auto_generated.data[9]
data[10] => cntr_jpj:auto_generated.data[10]
data[11] => cntr_jpj:auto_generated.data[11]
data[12] => cntr_jpj:auto_generated.data[12]
data[13] => cntr_jpj:auto_generated.data[13]
data[14] => cntr_jpj:auto_generated.data[14]
cin => ~NO_FANOUT~
q[0] <= cntr_jpj:auto_generated.q[0]
q[1] <= cntr_jpj:auto_generated.q[1]
q[2] <= cntr_jpj:auto_generated.q[2]
q[3] <= cntr_jpj:auto_generated.q[3]
q[4] <= cntr_jpj:auto_generated.q[4]
q[5] <= cntr_jpj:auto_generated.q[5]
q[6] <= cntr_jpj:auto_generated.q[6]
q[7] <= cntr_jpj:auto_generated.q[7]
q[8] <= cntr_jpj:auto_generated.q[8]
q[9] <= cntr_jpj:auto_generated.q[9]
q[10] <= cntr_jpj:auto_generated.q[10]
q[11] <= cntr_jpj:auto_generated.q[11]
q[12] <= cntr_jpj:auto_generated.q[12]
q[13] <= cntr_jpj:auto_generated.q[13]
q[14] <= cntr_jpj:auto_generated.q[14]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SP16:inst|lpm_counter:lpm_counter_component|cntr_jpj:auto_generated
aset => counter_reg_bit12.IN0
aset => counter_reg_bit0.IN0
aset => counter_reg_bit14.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
clock => counter_reg_bit10.CLK
clock => counter_reg_bit11.CLK
clock => counter_reg_bit12.CLK
clock => counter_reg_bit13.CLK
clock => counter_reg_bit14.CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit14.DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit0.IN1
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|Pass16:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|Pass16:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SPInc16:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SPInc16:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_jmh:auto_generated.dataa[0]
dataa[1] => add_sub_jmh:auto_generated.dataa[1]
dataa[2] => add_sub_jmh:auto_generated.dataa[2]
dataa[3] => add_sub_jmh:auto_generated.dataa[3]
dataa[4] => add_sub_jmh:auto_generated.dataa[4]
dataa[5] => add_sub_jmh:auto_generated.dataa[5]
dataa[6] => add_sub_jmh:auto_generated.dataa[6]
dataa[7] => add_sub_jmh:auto_generated.dataa[7]
dataa[8] => add_sub_jmh:auto_generated.dataa[8]
dataa[9] => add_sub_jmh:auto_generated.dataa[9]
dataa[10] => add_sub_jmh:auto_generated.dataa[10]
dataa[11] => add_sub_jmh:auto_generated.dataa[11]
dataa[12] => add_sub_jmh:auto_generated.dataa[12]
dataa[13] => add_sub_jmh:auto_generated.dataa[13]
dataa[14] => add_sub_jmh:auto_generated.dataa[14]
dataa[15] => add_sub_jmh:auto_generated.dataa[15]
datab[0] => add_sub_jmh:auto_generated.datab[0]
datab[1] => add_sub_jmh:auto_generated.datab[1]
datab[2] => add_sub_jmh:auto_generated.datab[2]
datab[3] => add_sub_jmh:auto_generated.datab[3]
datab[4] => add_sub_jmh:auto_generated.datab[4]
datab[5] => add_sub_jmh:auto_generated.datab[5]
datab[6] => add_sub_jmh:auto_generated.datab[6]
datab[7] => add_sub_jmh:auto_generated.datab[7]
datab[8] => add_sub_jmh:auto_generated.datab[8]
datab[9] => add_sub_jmh:auto_generated.datab[9]
datab[10] => add_sub_jmh:auto_generated.datab[10]
datab[11] => add_sub_jmh:auto_generated.datab[11]
datab[12] => add_sub_jmh:auto_generated.datab[12]
datab[13] => add_sub_jmh:auto_generated.datab[13]
datab[14] => add_sub_jmh:auto_generated.datab[14]
datab[15] => add_sub_jmh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jmh:auto_generated.result[0]
result[1] <= add_sub_jmh:auto_generated.result[1]
result[2] <= add_sub_jmh:auto_generated.result[2]
result[3] <= add_sub_jmh:auto_generated.result[3]
result[4] <= add_sub_jmh:auto_generated.result[4]
result[5] <= add_sub_jmh:auto_generated.result[5]
result[6] <= add_sub_jmh:auto_generated.result[6]
result[7] <= add_sub_jmh:auto_generated.result[7]
result[8] <= add_sub_jmh:auto_generated.result[8]
result[9] <= add_sub_jmh:auto_generated.result[9]
result[10] <= add_sub_jmh:auto_generated.result[10]
result[11] <= add_sub_jmh:auto_generated.result[11]
result[12] <= add_sub_jmh:auto_generated.result[12]
result[13] <= add_sub_jmh:auto_generated.result[13]
result[14] <= add_sub_jmh:auto_generated.result[14]
result[15] <= add_sub_jmh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|StackMachine_sim|StackMachine:inst|AddressRegs:inst|SPReg:inst18|SPInc16:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_jmh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1
A[0] <= Pass16:inst5.tridata[0]
A[1] <= Pass16:inst5.tridata[1]
A[2] <= Pass16:inst5.tridata[2]
A[3] <= Pass16:inst5.tridata[3]
A[4] <= Pass16:inst5.tridata[4]
A[5] <= Pass16:inst5.tridata[5]
A[6] <= Pass16:inst5.tridata[6]
A[7] <= Pass16:inst5.tridata[7]
A[8] <= Pass16:inst5.tridata[8]
A[9] <= Pass16:inst5.tridata[9]
A[10] <= Pass16:inst5.tridata[10]
A[11] <= Pass16:inst5.tridata[11]
A[12] <= Pass16:inst5.tridata[12]
A[13] <= Pass16:inst5.tridata[13]
A[14] <= Pass16:inst5.tridata[14]
A[15] <= Pass16:inst5.tridata[15]
OE_AA => Pass16:inst5.enabledt
CLR_A => ACC16:ACC.sclr
LD_A => ACC16:ACC.sload
INC_A => ACCMod:inst13.INC_A
DEC_A => ACCMod:inst13.DEC_A
CLK => ACC16:ACC.clock
CLK => Reg16:MDR.clock
CLK => IRReg:inst8.CLK
RESET => ACC16:ACC.aclr
RESET => Reg16:MDR.aclr
RESET => IRReg:inst8.RESET
IN[0] => ACC16:ACC.data[0]
IN[0] => Reg16:MDR.data[0]
IN[0] => IRReg:inst8.IN[0]
IN[1] => ACC16:ACC.data[1]
IN[1] => Reg16:MDR.data[1]
IN[1] => IRReg:inst8.IN[1]
IN[2] => ACC16:ACC.data[2]
IN[2] => Reg16:MDR.data[2]
IN[2] => IRReg:inst8.IN[2]
IN[3] => ACC16:ACC.data[3]
IN[3] => Reg16:MDR.data[3]
IN[3] => IRReg:inst8.IN[3]
IN[4] => ACC16:ACC.data[4]
IN[4] => Reg16:MDR.data[4]
IN[4] => IRReg:inst8.IN[4]
IN[5] => ACC16:ACC.data[5]
IN[5] => Reg16:MDR.data[5]
IN[5] => IRReg:inst8.IN[5]
IN[6] => ACC16:ACC.data[6]
IN[6] => Reg16:MDR.data[6]
IN[6] => IRReg:inst8.IN[6]
IN[7] => ACC16:ACC.data[7]
IN[7] => Reg16:MDR.data[7]
IN[7] => IRReg:inst8.IN[7]
IN[8] => ACC16:ACC.data[8]
IN[8] => Reg16:MDR.data[8]
IN[8] => IRReg:inst8.IN[8]
IN[9] => ACC16:ACC.data[9]
IN[9] => Reg16:MDR.data[9]
IN[9] => IRReg:inst8.IN[9]
IN[10] => ACC16:ACC.data[10]
IN[10] => Reg16:MDR.data[10]
IN[10] => IRReg:inst8.IN[10]
IN[11] => ACC16:ACC.data[11]
IN[11] => Reg16:MDR.data[11]
IN[11] => IRReg:inst8.IN[11]
IN[12] => ACC16:ACC.data[12]
IN[12] => Reg16:MDR.data[12]
IN[12] => IRReg:inst8.IN[12]
IN[13] => ACC16:ACC.data[13]
IN[13] => Reg16:MDR.data[13]
IN[13] => IRReg:inst8.IN[13]
IN[14] => ACC16:ACC.data[14]
IN[14] => Reg16:MDR.data[14]
IN[14] => IRReg:inst8.IN[14]
IN[15] => ACC16:ACC.data[15]
IN[15] => Reg16:MDR.data[15]
IN[15] => IRReg:inst8.IN[15]
AC[0] <= ACC16:ACC.q[0]
AC[1] <= ACC16:ACC.q[1]
AC[2] <= ACC16:ACC.q[2]
AC[3] <= ACC16:ACC.q[3]
AC[4] <= ACC16:ACC.q[4]
AC[5] <= ACC16:ACC.q[5]
AC[6] <= ACC16:ACC.q[6]
AC[7] <= ACC16:ACC.q[7]
AC[8] <= ACC16:ACC.q[8]
AC[9] <= ACC16:ACC.q[9]
AC[10] <= ACC16:ACC.q[10]
AC[11] <= ACC16:ACC.q[11]
AC[12] <= ACC16:ACC.q[12]
AC[13] <= ACC16:ACC.q[13]
AC[14] <= ACC16:ACC.q[14]
AC[15] <= ACC16:ACC.q[15]
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[4] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[5] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[6] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[7] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[8] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[9] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[10] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[11] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[12] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[13] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[14] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[15] <= D.DB_MAX_OUTPUT_PORT_TYPE
OE_MDR => Pass16:inst.enabledt
LD_MDR => Reg16:MDR.enable
OE_AD => Pass16:inst6.enabledt
LD_IR => IRReg:inst8.LD
OE_IRL => IRReg:inst8.OE
IR[0] <= IRReg:inst8.IR[0]
IR[1] <= IRReg:inst8.IR[1]
IR[2] <= IRReg:inst8.IR[2]
IR[3] <= IRReg:inst8.IR[3]
IR[4] <= IRReg:inst8.IR[4]
IR[5] <= IRReg:inst8.IR[5]
IR[6] <= IRReg:inst8.IR[6]
IR[7] <= IRReg:inst8.IR[7]
IR[8] <= IRReg:inst8.IR[8]
IR[9] <= IRReg:inst8.IR[9]
IR[10] <= IRReg:inst8.IR[10]
IR[11] <= IRReg:inst8.IR[11]
IR[12] <= IRReg:inst8.IR[12]
IR[13] <= IRReg:inst8.IR[13]
IR[14] <= IRReg:inst8.IR[14]
IR[15] <= IRReg:inst8.IR[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Pass16:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Pass16:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|ACC16:ACC
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
sclr => lpm_counter:lpm_counter_component.sclr
sload => lpm_counter:lpm_counter_component.sload
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|ACC16:ACC|lpm_counter:lpm_counter_component
clock => cntr_kri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_kri:auto_generated.cnt_en
updown => cntr_kri:auto_generated.updown
aclr => cntr_kri:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_kri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_kri:auto_generated.sload
data[0] => cntr_kri:auto_generated.data[0]
data[1] => cntr_kri:auto_generated.data[1]
data[2] => cntr_kri:auto_generated.data[2]
data[3] => cntr_kri:auto_generated.data[3]
data[4] => cntr_kri:auto_generated.data[4]
data[5] => cntr_kri:auto_generated.data[5]
data[6] => cntr_kri:auto_generated.data[6]
data[7] => cntr_kri:auto_generated.data[7]
data[8] => cntr_kri:auto_generated.data[8]
data[9] => cntr_kri:auto_generated.data[9]
data[10] => cntr_kri:auto_generated.data[10]
data[11] => cntr_kri:auto_generated.data[11]
data[12] => cntr_kri:auto_generated.data[12]
data[13] => cntr_kri:auto_generated.data[13]
data[14] => cntr_kri:auto_generated.data[14]
data[15] => cntr_kri:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_kri:auto_generated.q[0]
q[1] <= cntr_kri:auto_generated.q[1]
q[2] <= cntr_kri:auto_generated.q[2]
q[3] <= cntr_kri:auto_generated.q[3]
q[4] <= cntr_kri:auto_generated.q[4]
q[5] <= cntr_kri:auto_generated.q[5]
q[6] <= cntr_kri:auto_generated.q[6]
q[7] <= cntr_kri:auto_generated.q[7]
q[8] <= cntr_kri:auto_generated.q[8]
q[9] <= cntr_kri:auto_generated.q[9]
q[10] <= cntr_kri:auto_generated.q[10]
q[11] <= cntr_kri:auto_generated.q[11]
q[12] <= cntr_kri:auto_generated.q[12]
q[13] <= cntr_kri:auto_generated.q[13]
q[14] <= cntr_kri:auto_generated.q[14]
q[15] <= cntr_kri:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|ACC16:ACC|lpm_counter:lpm_counter_component|cntr_kri:auto_generated
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
sload => _.IN1
sload => counter_reg_bit[15].IN1
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|ACCMod:inst13
INC_A => _.IN0
INC_A => UPDN~0.IN0
INC_A => _.IN0
INC_A => _.IN0
DEC_A => _.IN0
DEC_A => _.IN0
DEC_A => COUNT_EN~0.IN1
DEC_A => _.IN1
UPDN <= UPDN.DB_MAX_OUTPUT_PORT_TYPE
COUNT_EN <= COUNT_EN.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Pass16:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Pass16:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Reg16:MDR
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Reg16:MDR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Pass16:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|Pass16:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8
D[0] <= Pass16:inst2.tridata[0]
D[1] <= Pass16:inst2.tridata[1]
D[2] <= Pass16:inst2.tridata[2]
D[3] <= Pass16:inst2.tridata[3]
D[4] <= Pass16:inst2.tridata[4]
D[5] <= Pass16:inst2.tridata[5]
D[6] <= Pass16:inst2.tridata[6]
D[7] <= Pass16:inst2.tridata[7]
D[8] <= Pass16:inst2.tridata[8]
D[9] <= Pass16:inst2.tridata[9]
D[10] <= Pass16:inst2.tridata[10]
D[11] <= Pass16:inst2.tridata[11]
D[12] <= Pass16:inst2.tridata[12]
D[13] <= Pass16:inst2.tridata[13]
D[14] <= Pass16:inst2.tridata[14]
D[15] <= Pass16:inst2.tridata[15]
OE => Pass16:inst2.enabledt
IR[0] <= Reg16:IR16.q[0]
IR[1] <= Reg16:IR16.q[1]
IR[2] <= Reg16:IR16.q[2]
IR[3] <= Reg16:IR16.q[3]
IR[4] <= Reg16:IR16.q[4]
IR[5] <= Reg16:IR16.q[5]
IR[6] <= Reg16:IR16.q[6]
IR[7] <= Reg16:IR16.q[7]
IR[8] <= Reg16:IR16.q[8]
IR[9] <= Reg16:IR16.q[9]
IR[10] <= Reg16:IR16.q[10]
IR[11] <= Reg16:IR16.q[11]
IR[12] <= Reg16:IR16.q[12]
IR[13] <= Reg16:IR16.q[13]
IR[14] <= Reg16:IR16.q[14]
IR[15] <= Reg16:IR16.q[15]
CLK => Reg16:IR16.clock
LD => Reg16:IR16.enable
RESET => Reg16:IR16.aclr
IN[0] => Reg16:IR16.data[0]
IN[1] => Reg16:IR16.data[1]
IN[2] => Reg16:IR16.data[2]
IN[3] => Reg16:IR16.data[3]
IN[4] => Reg16:IR16.data[4]
IN[5] => Reg16:IR16.data[5]
IN[6] => Reg16:IR16.data[6]
IN[7] => Reg16:IR16.data[7]
IN[8] => Reg16:IR16.data[8]
IN[9] => Reg16:IR16.data[9]
IN[10] => Reg16:IR16.data[10]
IN[11] => Reg16:IR16.data[11]
IN[12] => Reg16:IR16.data[12]
IN[13] => Reg16:IR16.data[13]
IN[14] => Reg16:IR16.data[14]
IN[15] => Reg16:IR16.data[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Pass16:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Pass16:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Wire8:inst3
data0x[0] => lpm_and:lpm_and_component.data[0][0]
data0x[1] => lpm_and:lpm_and_component.data[0][1]
data0x[2] => lpm_and:lpm_and_component.data[0][2]
data0x[3] => lpm_and:lpm_and_component.data[0][3]
data0x[4] => lpm_and:lpm_and_component.data[0][4]
data0x[5] => lpm_and:lpm_and_component.data[0][5]
data0x[6] => lpm_and:lpm_and_component.data[0][6]
data0x[7] => lpm_and:lpm_and_component.data[0][7]
result[0] <= lpm_and:lpm_and_component.result[0]
result[1] <= lpm_and:lpm_and_component.result[1]
result[2] <= lpm_and:lpm_and_component.result[2]
result[3] <= lpm_and:lpm_and_component.result[3]
result[4] <= lpm_and:lpm_and_component.result[4]
result[5] <= lpm_and:lpm_and_component.result[5]
result[6] <= lpm_and:lpm_and_component.result[6]
result[7] <= lpm_and:lpm_and_component.result[7]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Wire8:inst3|lpm_and:lpm_and_component
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Reg16:IR16
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Reg16:IR16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Mux8:inst1
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Mux8:inst1|lpm_mux:lpm_mux_component
data[0][0] => mux_0kc:auto_generated.data[0]
data[0][1] => mux_0kc:auto_generated.data[1]
data[0][2] => mux_0kc:auto_generated.data[2]
data[0][3] => mux_0kc:auto_generated.data[3]
data[0][4] => mux_0kc:auto_generated.data[4]
data[0][5] => mux_0kc:auto_generated.data[5]
data[0][6] => mux_0kc:auto_generated.data[6]
data[0][7] => mux_0kc:auto_generated.data[7]
data[1][0] => mux_0kc:auto_generated.data[8]
data[1][1] => mux_0kc:auto_generated.data[9]
data[1][2] => mux_0kc:auto_generated.data[10]
data[1][3] => mux_0kc:auto_generated.data[11]
data[1][4] => mux_0kc:auto_generated.data[12]
data[1][5] => mux_0kc:auto_generated.data[13]
data[1][6] => mux_0kc:auto_generated.data[14]
data[1][7] => mux_0kc:auto_generated.data[15]
sel[0] => mux_0kc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0kc:auto_generated.result[0]
result[1] <= mux_0kc:auto_generated.result[1]
result[2] <= mux_0kc:auto_generated.result[2]
result[3] <= mux_0kc:auto_generated.result[3]
result[4] <= mux_0kc:auto_generated.result[4]
result[5] <= mux_0kc:auto_generated.result[5]
result[6] <= mux_0kc:auto_generated.result[6]
result[7] <= mux_0kc:auto_generated.result[7]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Mux8:inst1|lpm_mux:lpm_mux_component|mux_0kc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Zero8:inst4
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|Zero8:inst4|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|FF:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|StackMachine_sim|StackMachine:inst|DataRegs:inst1|IRReg:inst8|FF:inst7|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|StackMachine_sim|Pass16:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|Pass16:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|MemDec:inst25
OE_ROM <= Decode2:inst.eq0
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => Decode2:inst.data[0]
A[14] => Decode2:inst.data[1]
A[15] => ~NO_FANOUT~
OE_RAM <= Decode2:inst.eq2
WE_RAM <= inst8.DB_MAX_OUTPUT_PORT_TYPE
WR => inst8.IN0
WR => inst9.IN0
OE_MR <= Decode2:inst.eq3
WE_MR <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|MemDec:inst25|Decode2:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|StackMachine_sim|MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component
data[0] => decode_r3f:auto_generated.data[0]
data[1] => decode_r3f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_r3f:auto_generated.eq[0]
eq[1] <= decode_r3f:auto_generated.eq[1]
eq[2] <= decode_r3f:auto_generated.eq[2]
eq[3] <= decode_r3f:auto_generated.eq[3]


|StackMachine_sim|MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component|decode_r3f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|CodeROM:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|StackMachine_sim|CodeROM:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_m9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_m9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_m9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_m9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_m9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_m9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_m9h1:auto_generated.address_a[7]
address_a[8] => altsyncram_m9h1:auto_generated.address_a[8]
address_a[9] => altsyncram_m9h1:auto_generated.address_a[9]
address_a[10] => altsyncram_m9h1:auto_generated.address_a[10]
address_a[11] => altsyncram_m9h1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_m9h1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m9h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m9h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m9h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m9h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m9h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m9h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m9h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m9h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m9h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m9h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m9h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m9h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m9h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m9h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m9h1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StackMachine_sim|CodeROM:inst2|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|StackMachine_sim|Pass16:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|Pass16:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|StackMachine_sim|DataRAM:inst8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|StackMachine_sim|DataRAM:inst8|altsyncram:altsyncram_component
wren_a => altsyncram_34m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_34m1:auto_generated.data_a[0]
data_a[1] => altsyncram_34m1:auto_generated.data_a[1]
data_a[2] => altsyncram_34m1:auto_generated.data_a[2]
data_a[3] => altsyncram_34m1:auto_generated.data_a[3]
data_a[4] => altsyncram_34m1:auto_generated.data_a[4]
data_a[5] => altsyncram_34m1:auto_generated.data_a[5]
data_a[6] => altsyncram_34m1:auto_generated.data_a[6]
data_a[7] => altsyncram_34m1:auto_generated.data_a[7]
data_a[8] => altsyncram_34m1:auto_generated.data_a[8]
data_a[9] => altsyncram_34m1:auto_generated.data_a[9]
data_a[10] => altsyncram_34m1:auto_generated.data_a[10]
data_a[11] => altsyncram_34m1:auto_generated.data_a[11]
data_a[12] => altsyncram_34m1:auto_generated.data_a[12]
data_a[13] => altsyncram_34m1:auto_generated.data_a[13]
data_a[14] => altsyncram_34m1:auto_generated.data_a[14]
data_a[15] => altsyncram_34m1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_34m1:auto_generated.address_a[0]
address_a[1] => altsyncram_34m1:auto_generated.address_a[1]
address_a[2] => altsyncram_34m1:auto_generated.address_a[2]
address_a[3] => altsyncram_34m1:auto_generated.address_a[3]
address_a[4] => altsyncram_34m1:auto_generated.address_a[4]
address_a[5] => altsyncram_34m1:auto_generated.address_a[5]
address_a[6] => altsyncram_34m1:auto_generated.address_a[6]
address_a[7] => altsyncram_34m1:auto_generated.address_a[7]
address_a[8] => altsyncram_34m1:auto_generated.address_a[8]
address_a[9] => altsyncram_34m1:auto_generated.address_a[9]
address_a[10] => altsyncram_34m1:auto_generated.address_a[10]
address_a[11] => altsyncram_34m1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_34m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_34m1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_34m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_34m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_34m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_34m1:auto_generated.q_a[3]
q_a[4] <= altsyncram_34m1:auto_generated.q_a[4]
q_a[5] <= altsyncram_34m1:auto_generated.q_a[5]
q_a[6] <= altsyncram_34m1:auto_generated.q_a[6]
q_a[7] <= altsyncram_34m1:auto_generated.q_a[7]
q_a[8] <= altsyncram_34m1:auto_generated.q_a[8]
q_a[9] <= altsyncram_34m1:auto_generated.q_a[9]
q_a[10] <= altsyncram_34m1:auto_generated.q_a[10]
q_a[11] <= altsyncram_34m1:auto_generated.q_a[11]
q_a[12] <= altsyncram_34m1:auto_generated.q_a[12]
q_a[13] <= altsyncram_34m1:auto_generated.q_a[13]
q_a[14] <= altsyncram_34m1:auto_generated.q_a[14]
q_a[15] <= altsyncram_34m1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StackMachine_sim|DataRAM:inst8|altsyncram:altsyncram_component|altsyncram_34m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|StackMachine_sim|Pass16:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|StackMachine_sim|Pass16:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


