Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  2 15:44:37 2021
| Host         : LAPTOP-3TA24BIJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             137 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           19 |
| Yes          | No                    | No                     |              54 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                            Enable Signal                           |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1    | mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[31]     |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/out[0] |                                                                    | rst_IBUF                                                           |                2 |              2 |         1.00 |
|  clk_wiz_0_inst/out[1] |                                                                    |                                                                    |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1    |                                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/shift_frame                  | mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_3    | mouse_ctrl_inst/MC1/x_overflow_i_1_n_0                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/write_data_1                                   |                                                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_2    | mouse_ctrl_inst/MC1/x_inc[7]_i_1_n_0                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_rx_data                 |                                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                    |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/out[0] |                                                                    | vga_inst/pixel_cnt[9]_i_1_n_0                                      |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/out[0] | vga_inst/line_cnt                                                  | vga_inst/line_cnt[9]_i_1_n_0                                       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/x_new_reg_n_0                                  |                                                                    |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/y_new_reg_n_0                                  |                                                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/clear                        |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG         |                                                                    | mouse_ctrl_inst/MC1/reset_timeout_cnt                              |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG         |                                                                    | mouse_ctrl_inst/MC1/reset_periodic_check_cnt                       |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG         |                                                                    |                                                                    |               44 |            134 |         3.05 |
+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


