
---------- Begin Simulation Statistics ----------
final_tick                                 2914754000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864252                       # Number of bytes of host memory used
host_op_rate                                   100514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   109.29                       # Real time elapsed on the host
host_tick_rate                               26670684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618534                       # Number of instructions simulated
sim_ops                                      10984849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002915                       # Number of seconds simulated
sim_ticks                                  2914754000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.423990                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1132655                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1139217                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 24                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32390                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1734229                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              77762                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79705                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1943                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2639644                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      1143282                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       446536                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       983572                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       606246                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect        40076                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong         2389                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2036                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          452                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       118761                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        11402                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         3290                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         2368                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        11272                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         4351                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         3939                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         4182                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         6738                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         5080                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13        16769                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         4407                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15        10639                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         8562                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        17688                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18        11887                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        13129                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         9029                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        19674                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        19054                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         9749                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1622                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         8491                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         3451                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         4338                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      1255943                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         4195                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        32643                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         2227                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        13146                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         6835                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        10107                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        58321                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         9964                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         6868                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         7174                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         5417                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         6477                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         6039                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         5246                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        17126                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18        16567                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        10685                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        19437                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        17854                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        18480                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        23963                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        14269                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         4747                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       288789                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         2445                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11974                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  346268                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          633                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4463362                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3675477                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29540                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418235                       # Number of branches committed
system.cpu.commit.bw_lim_events                519829                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          838719                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622664                       # Number of instructions committed
system.cpu.commit.committedOps               10988979                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5520934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.990420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.586896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2446955     44.32%     44.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       855139     15.49%     59.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       573003     10.38%     70.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       406578      7.36%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       262423      4.75%     82.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       230986      4.18%     86.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       177301      3.21%     89.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48720      0.88%     90.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       519829      9.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5520934                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322761                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549574                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247636                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387264     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247636     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094423      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10988979                       # Class of committed instruction
system.cpu.commit.refs                        2342059                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618534                       # Number of Instructions Simulated
system.cpu.committedOps                      10984849                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.606070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.606070                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1316905                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2929                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1112539                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12062097                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1866952                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2232752                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29922                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9907                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                194151                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2639644                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1970383                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3486042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9477                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10921891                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   65544                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.452807                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2121777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1556685                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.873552                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5640682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.206227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.841224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2966396     52.59%     52.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   189400      3.36%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   486852      8.63%     64.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   434272      7.70%     72.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   163816      2.90%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   383887      6.81%     81.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   283053      5.02%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   158360      2.81%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   574646     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5640682                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          188827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31852                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2487241                       # Number of branches executed
system.cpu.iew.exec_nop                          5891                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.991151                       # Inst execution rate
system.cpu.iew.exec_refs                      2540585                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1139913                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  328983                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1342332                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                415                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             10865                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1193675                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11828720                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1400672                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46467                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11607430                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8050                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11616                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29922                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22285                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36681                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        67942                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        94696                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        99252                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            322                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20348                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11504                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11504874                       # num instructions consuming a value
system.cpu.iew.wb_count                      11486735                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520085                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5983508                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.970446                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11495306                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13018086                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8368157                       # number of integer regfile writes
system.cpu.ipc                               1.649973                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.649973                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               600      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8797704     75.49%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                84105      0.72%     76.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     76.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7488      0.06%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               12436      0.11%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               53860      0.46%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              46074      0.40%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20587      0.18%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               22517      0.19%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              36753      0.32%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3492      0.03%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1332      0.01%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3141      0.03%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2409      0.02%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1968      0.02%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1409077     12.09%     90.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1150336      9.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11653897                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       16713                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001434                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.09%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 9718     58.15%     58.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               730      4.37%     62.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  1639      9.81%     72.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                 4611     27.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11366514                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28408475                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11209378                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12252204                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11822414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11653897                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 415                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          837979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             35020                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       656179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5640682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.066044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.564000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1373255     24.35%     24.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              965357     17.11%     41.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              857405     15.20%     56.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              804930     14.27%     70.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1639735     29.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5640682                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.999122                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 303496                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             591734                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       277357                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            408912                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            111859                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60460                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1342332                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1193675                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8315896                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          5829509                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  421714                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11888923                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 306112                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1954724                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1419                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   210                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19362450                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11947599                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12925087                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2334658                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 134652                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29922                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                491274                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1036164                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13344818                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         408390                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19378                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    908551                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            447                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           413112                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16827412                       # The number of ROB reads
system.cpu.rob.rob_writes                    23775509                       # The number of ROB writes
system.cpu.timesIdled                            3761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   316693                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  209902                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        37464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        75951                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5343                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3780                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3780                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5343                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            66                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       583872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  583872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9189                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11477500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48101000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26284                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           80                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           80                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                114438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       862720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2939392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3802112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008828                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  38485     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38488                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58976500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47157498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10499988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4660                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24625                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29285                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4660                       # number of overall hits
system.l2.overall_hits::.cpu.data               24625                       # number of overall hits
system.l2.overall_hits::total                   29285                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6786                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9123                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2337                       # number of overall misses
system.l2.overall_misses::.cpu.data              6786                       # number of overall misses
system.l2.overall_misses::total                  9123                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    182629500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    513931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        696560500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    182629500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    513931000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       696560500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38408                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38408                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.334000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.216039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237529                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.334000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.216039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237529                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78146.983312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75734.011200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76352.131974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78146.983312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75734.011200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76352.131974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    159259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    446071000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    605330500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    159259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    446071000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    605330500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.334000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.216039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.334000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.216039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237529                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68146.983312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65734.011200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66352.131974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68146.983312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65734.011200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66352.131974                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        14517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14517                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        14517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6484                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6484                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6484                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1347                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3780                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    287202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     287202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.737273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75979.497354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75979.497354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.737273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65979.497354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65979.497354                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    182629500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182629500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.334000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.334000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78146.983312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78146.983312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    159259500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    159259500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.334000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.334000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68146.983312                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68146.983312                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    226728500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    226728500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        26284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.114366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75425.316035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75425.316035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    196668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    196668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.114366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65425.316035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65425.316035                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           80                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            80                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.825000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.825000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1264000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1264000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.825000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.825000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19151.515152                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19151.515152                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6320.677395                       # Cycle average of tags in use
system.l2.tags.total_refs                       75883                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.245463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.884282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1694.620064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4584.173049                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.051716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.139898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.192892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280426                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    616795                       # Number of tag accesses
system.l2.tags.data_accesses                   616795                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         149568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         434304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             583872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       149568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9123                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          51314107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         149001940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200316047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     51314107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51314107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51314107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        149001940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200316047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18904                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     59454000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               230510250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6516.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25266.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    466.732959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.663182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.973622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          301     24.14%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          247     19.81%     43.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          135     10.83%     54.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      5.05%     59.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      4.25%     64.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      3.21%     67.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.81%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      3.37%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          331     26.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1247                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 583872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  583872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    200.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2914693000                       # Total gap between requests
system.mem_ctrls.avgGap                     319488.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       149568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       434304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51314107.468417577446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 149001939.786342173815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63131250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167379000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27013.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24665.34                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4583880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2417415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31694460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        396013770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        785780640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1450365525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        497.594488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2038589750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    778924250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4376820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2314950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33443760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        419722350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        765815520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1455548760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.372764                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1986041000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    831473000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1962474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1962474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1962474                       # number of overall hits
system.cpu.icache.overall_hits::total         1962474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7908                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7908                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7908                       # number of overall misses
system.cpu.icache.overall_misses::total          7908                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    289033499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    289033499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    289033499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    289033499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1970382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1970382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1970382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1970382                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36549.506702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36549.506702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36549.506702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36549.506702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.352941                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6484                       # number of writebacks
system.cpu.icache.writebacks::total              6484                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          911                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          911                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    242472999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242472999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    242472999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242472999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003551                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003551                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003551                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003551                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34653.851508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34653.851508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34653.851508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34653.851508                       # average overall mshr miss latency
system.cpu.icache.replacements                   6484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1962474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1962474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7908                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7908                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    289033499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    289033499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1970382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1970382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36549.506702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36549.506702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          911                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          911                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    242472999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242472999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34653.851508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34653.851508                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.204222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1969470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            281.513722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.204222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3947760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3947760                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2276687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2276687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2278280                       # number of overall hits
system.cpu.dcache.overall_hits::total         2278280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84086                       # number of overall misses
system.cpu.dcache.overall_misses::total         84086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2888783337                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2888783337                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2888783337                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2888783337                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2360699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2360699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2362366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2362366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035588                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035588                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34385.365626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34385.365626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34355.104738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34355.104738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        62213                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32153                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2521                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             269                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.677906                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   119.527881                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14517                       # number of writebacks
system.cpu.dcache.writebacks::total             14517                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52599                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31485                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31485                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    822255843                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    822255843                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    823339343                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823339343                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013328                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26175.654761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26175.654761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26150.209401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26150.209401                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30979                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1211212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1211212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1316062500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1316062500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23940.597031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23940.597031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    510204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    510204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19467.509921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19467.509921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1065315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1065315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1570392890                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1570392890                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54224.401436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54224.401436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    309802396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    309802396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60437.455326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60437.455326                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           74                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           74                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1667                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1667                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.044391                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044391                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           72                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           72                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1083500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1083500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.043191                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043191                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15048.611111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15048.611111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          160                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          160                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           79                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           79                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2327947                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2327947                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.330544                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.330544                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29467.683544                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29467.683544                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           79                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           79                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2248947                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2248947                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.330544                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.330544                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28467.683544                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28467.683544                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           19                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       775500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       775500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061889                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061889                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 40815.789474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40815.789474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 83666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.606546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2310326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.364644                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.606546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4757371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4757371                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2914754000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2914754000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
