DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "Data_Bank"
duLibraryName "Visibal_Watermarking_lib"
duName "APB"
elements [
(GiElement
name "Amba_Word"
value "Amba_Word"
)
(GiElement
name "Amba_Addr_Depth"
value "Amba_Addr_Depth"
po "// Size of the data bank"
apo 0
e "// Size of the data bank"
)
]
mwi 0
uid 229,0
)
(Instance
name "Block_Divider"
duLibraryName "Visibal_Watermarking_lib"
duName "Block_Divider"
elements [
(GiElement
name "Data_Depth"
value "Data_Depth"
)
(GiElement
name "Max_Block_Size"
value "Max_Block_Size"
po "// 72*72"
apo 0
e "// 72*72"
)
]
mwi 0
uid 340,0
)
]
embeddedInstances [
(EmbeddedInstance
name "Main"
number "1"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "Visibal_Watermarking.v"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1606346900"
)
]
)
version "31.1"
appVersion "2018.2 (Build 19)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@visibal_@watermarking\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@visibal_@watermarking\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@visibal_@watermarking"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\Visibal_Watermarking"
)
(vvPair
variable "date"
value "11/29/2020"
)
(vvPair
variable "day"
value "Sun"
)
(vvPair
variable "day_long"
value "Sunday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "Visibal_Watermarking"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Ruben"
)
(vvPair
variable "graphical_source_date"
value "11/29/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "RUBEN-LAPTOP"
)
(vvPair
variable "graphical_source_time"
value "20:35:25"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "RUBEN-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Visibal_Watermarking_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/Visibal_Watermarking_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/Visibal_Watermarking_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "Visibal_Watermarking"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@visibal_@watermarking\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\Visibal_Watermarking\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Visibal_Watermarking"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_lite\\20.1\\modelsim_ase\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "20:35:25"
)
(vvPair
variable "unit"
value "Visibal_Watermarking"
)
(vvPair
variable "user"
value "Ruben"
)
(vvPair
variable "version"
value "2018.2 (Build 19)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Verilog2001LangMgr"
optionalChildren [
*1 (Net
uid 11,0
lang 5
decl (Decl
n "APB_CTRL"
t "reg"
prec "// APB REGISTERS"
eolc "// 0 - ReadData, 1 - WriteData"
preAdd 0
o 1
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,56800,41500,58400"
st "// APB REGISTERS
reg      APB_CTRL; // 0 - ReadData, 1 - WriteData
"
)
)
*2 (Net
uid 13,0
lang 5
decl (Decl
n "APB_addr"
t "reg"
b "[Amba_Addr_Depth:0]"
o 2
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,58400,34000,59200"
st "reg [Amba_Addr_Depth:0]   APB_addr;
"
)
)
*3 (Net
uid 15,0
lang 5
decl (Decl
n "APB_WriteData"
t "reg"
b "[Amba_Word-1:0]"
o 3
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,59200,37000,60000"
st "reg [Amba_Word-1:0]       APB_WriteData;
"
)
)
*4 (Net
uid 17,0
lang 5
decl (Decl
n "APB_ReadData"
t "wire"
b "[Amba_Word-1:0]"
o 4
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,60000,36000,60800"
st "wire [Amba_Word-1:0]      APB_ReadData;
"
)
)
*5 (Net
uid 19,0
lang 5
decl (Decl
n "start"
t "wire"
o 5
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,60800,32500,61600"
st "wire                      start;
"
)
)
*6 (Net
uid 45,0
lang 5
decl (Decl
n "block_done"
t "wire"
o 6
suid 19,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,61600,35000,62400"
st "wire                      block_done;
"
)
)
*7 (PortIoIn
uid 47,0
shape (CompositeShape
uid 48,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 49,0
sl 0
ro 270
xt "-4000,-1375,-2500,-625"
)
(Line
uid 50,0
sl 0
ro 270
xt "-2500,-1000,-2000,-1000"
pts [
"-2500,-1000"
"-2000,-1000"
]
)
]
)
stc 0
tg (WTG
uid 51,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52,0
va (VaSet
font "arial,8,0"
)
xt "-8200,-1500,-5000,-500"
st "PADDR"
ju 2
blo "-5000,-700"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 53,0
lang 5
decl (Decl
n "PADDR"
t "wire"
b "[Amba_Addr_Depth:0]"
prec "// Port Declarations"
eolc "// ABP Address Bus"
preAdd 0
o 7
suid 20,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,18000,42000,19600"
st "// Port Declarations
wire [Amba_Addr_Depth:0] PADDR; // ABP Address Bus
"
)
)
*9 (PortIoIn
uid 61,0
shape (CompositeShape
uid 62,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63,0
sl 0
ro 270
xt "-4000,-375,-2500,375"
)
(Line
uid 64,0
sl 0
ro 270
xt "-2500,0,-2000,0"
pts [
"-2500,0"
"-2000,0"
]
)
]
)
stc 0
tg (WTG
uid 65,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
font "arial,8,0"
)
xt "-8900,-500,-5000,500"
st "PENABLE"
ju 2
blo "-5000,300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 67,0
lang 5
decl (Decl
n "PENABLE"
t "wire"
eolc "// APB Bus Enable/clk"
o 8
suid 21,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,19600,45000,20400"
st "wire                      PENABLE; // APB Bus Enable/clk
"
)
)
*11 (PortIoIn
uid 75,0
shape (CompositeShape
uid 76,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 77,0
sl 0
ro 270
xt "-4000,2625,-2500,3375"
)
(Line
uid 78,0
sl 0
ro 270
xt "-2500,3000,-2000,3000"
pts [
"-2500,3000"
"-2000,3000"
]
)
]
)
stc 0
tg (WTG
uid 79,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
font "arial,8,0"
)
xt "-7300,2500,-5000,3500"
st "PSEL"
ju 2
blo "-5000,3300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 81,0
lang 5
decl (Decl
n "PSEL"
t "wire"
eolc "// APB Bus Select"
o 9
suid 22,0
)
declText (MLText
uid 82,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,20400,41500,21200"
st "wire                      PSEL; // APB Bus Select
"
)
)
*13 (PortIoIn
uid 89,0
shape (CompositeShape
uid 90,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91,0
sl 0
ro 270
xt "-4000,1625,-2500,2375"
)
(Line
uid 92,0
sl 0
ro 270
xt "-2500,2000,-2000,2000"
pts [
"-2500,2000"
"-2000,2000"
]
)
]
)
stc 0
tg (WTG
uid 93,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
font "arial,8,0"
)
xt "-8500,1500,-5000,2500"
st "PWRITE"
ju 2
blo "-5000,2300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 95,0
lang 5
decl (Decl
n "PWRITE"
t "wire"
eolc "// APB Bus Write"
o 10
suid 23,0
)
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,21200,42000,22000"
st "wire                      PWRITE; // APB Bus Write
"
)
)
*15 (PortIoIn
uid 103,0
shape (CompositeShape
uid 104,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105,0
sl 0
ro 270
xt "-4000,625,-2500,1375"
)
(Line
uid 106,0
sl 0
ro 270
xt "-2500,1000,-2000,1000"
pts [
"-2500,1000"
"-2000,1000"
]
)
]
)
stc 0
tg (WTG
uid 107,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
font "arial,8,0"
)
xt "-8800,500,-5000,1500"
st "PWDATA"
ju 2
blo "-5000,1300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 109,0
lang 5
decl (Decl
n "PWDATA"
t "wire"
b "[Amba_Word-1:0]"
eolc "// APB Write Data Bus"
o 11
suid 24,0
)
declText (MLText
uid 110,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,22000,44500,22800"
st "wire [Amba_Word-1:0]      PWDATA; // APB Write Data Bus
"
)
)
*17 (PortIoIn
uid 117,0
shape (CompositeShape
uid 118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 119,0
sl 0
ro 270
xt "-5000,7625,-3500,8375"
)
(Line
uid 120,0
sl 0
ro 270
xt "-3500,8000,-3000,8000"
pts [
"-3500,8000"
"-3000,8000"
]
)
]
)
stc 0
tg (WTG
uid 121,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
font "arial,8,0"
)
xt "-7400,7500,-6000,8500"
st "clk"
ju 2
blo "-6000,8300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 123,0
lang 5
decl (Decl
n "clk"
t "wire"
eolc "// System clock"
o 12
suid 25,0
)
declText (MLText
uid 124,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,22800,40000,23600"
st "wire                      clk; // System clock
"
)
)
*19 (PortIoIn
uid 131,0
shape (CompositeShape
uid 132,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 133,0
sl 0
ro 270
xt "-5000,9625,-3500,10375"
)
(Line
uid 134,0
sl 0
ro 270
xt "-3500,10000,-3000,10000"
pts [
"-3500,10000"
"-3000,10000"
]
)
]
)
stc 0
tg (WTG
uid 135,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "-7300,9500,-6000,10500"
st "rst"
ju 2
blo "-6000,10300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 137,0
lang 5
decl (Decl
n "rst"
t "wire"
eolc "// Reset active low"
o 13
suid 26,0
)
declText (MLText
uid 138,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,23600,42000,24400"
st "wire                      rst; // Reset active low
"
)
)
*21 (PortIoOut
uid 145,0
shape (CompositeShape
uid 146,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 147,0
sl 0
ro 270
xt "42500,1625,44000,2375"
)
(Line
uid 148,0
sl 0
ro 270
xt "42000,2000,42500,2000"
pts [
"42000,2000"
"42500,2000"
]
)
]
)
stc 0
tg (WTG
uid 149,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "45000,1500,48600,2500"
st "PRDATA"
blo "45000,2300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 151,0
lang 5
decl (Decl
n "PRDATA"
t "reg"
b "[Amba_Word-1:0]"
eolc "// APB Read Data Bus"
o 14
suid 27,0
)
declText (MLText
uid 152,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,24400,44000,25200"
st "reg [Amba_Word-1:0]       PRDATA; // APB Read Data Bus
"
)
)
*23 (PortIoOut
uid 159,0
shape (CompositeShape
uid 160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 161,0
sl 0
ro 270
xt "42500,625,44000,1375"
)
(Line
uid 162,0
sl 0
ro 270
xt "42000,1000,42500,1000"
pts [
"42000,1000"
"42500,1000"
]
)
]
)
stc 0
tg (WTG
uid 163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
font "arial,8,0"
)
xt "45000,500,50100,1500"
st "Image_Done"
blo "45000,1300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 165,0
lang 5
decl (Decl
n "Image_Done"
t "reg"
eolc "// State indicator"
o 15
suid 28,0
)
declText (MLText
uid 166,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,25200,45000,26000"
st "reg                       Image_Done; // State indicator
"
)
)
*25 (PortIoOut
uid 173,0
shape (CompositeShape
uid 174,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 175,0
sl 0
ro 270
xt "37500,-375,39000,375"
)
(Line
uid 176,0
sl 0
ro 270
xt "37000,0,37500,0"
pts [
"37000,0"
"37500,0"
]
)
]
)
stc 0
tg (WTG
uid 177,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 178,0
va (VaSet
font "arial,8,0"
)
xt "40000,-500,44500,500"
st "Pixel_Data"
blo "40000,300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 179,0
lang 5
decl (Decl
n "Pixel_Data"
t "wire"
b "[Data_Depth-1:0]"
eolc "// Modified pixel"
o 16
suid 29,0
)
declText (MLText
uid 180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,26000,44500,26800"
st "wire [Data_Depth-1:0]     Pixel_Data; // Modified pixel
"
)
)
*27 (PortIoOut
uid 187,0
shape (CompositeShape
uid 188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 189,0
sl 0
ro 270
xt "37500,625,39000,1375"
)
(Line
uid 190,0
sl 0
ro 270
xt "37000,1000,37500,1000"
pts [
"37000,1000"
"37500,1000"
]
)
]
)
stc 0
tg (WTG
uid 191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
font "arial,8,0"
)
xt "40000,500,43800,1500"
st "new_pixel"
blo "40000,1300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 193,0
lang 5
decl (Decl
n "new_pixel"
t "wire"
eolc "// New Pixel Indicator"
o 17
suid 30,0
)
declText (MLText
uid 194,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,26800,46500,27600"
st "wire                      new_pixel; // New Pixel Indicator
"
)
)
*29 (SaComponent
uid 229,0
optionalChildren [
*30 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4250,1625,5000,2375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
font "arial,8,0"
)
xt "6000,1500,7400,2500"
st "clk"
blo "6000,2300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "clk"
t "wire"
preAdd 0
posAdd 0
o 1
)
)
)
*31 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4250,-1375,5000,-625"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
font "arial,8,0"
)
xt "6000,-1500,7300,-500"
st "rst"
blo "6000,-700"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 2
)
)
)
*32 (CptPort
uid 247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 248,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4250,-375,5000,375"
)
tg (CPTG
uid 249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 250,0
va (VaSet
font "arial,8,0"
)
xt "6000,-500,9300,500"
st "write_en"
blo "6000,300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "write_en"
t "wire"
preAdd 0
posAdd 0
o 3
)
)
)
*33 (CptPort
uid 251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4250,625,5000,1375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
font "arial,8,0"
)
xt "6000,500,7900,1500"
st "addr"
blo "6000,1300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "addr"
t "wire"
b "[Amba_Addr_Depth:0]"
preAdd 0
posAdd 0
o 4
)
)
)
*34 (CptPort
uid 255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 256,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4250,2625,5000,3375"
)
tg (CPTG
uid 257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 258,0
va (VaSet
font "arial,8,0"
)
xt "6000,2500,8800,3500"
st "data_in"
blo "6000,3300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "data_in"
t "wire"
b "[Amba_Word-1:0]"
preAdd 0
posAdd 0
o 5
)
)
)
*35 (CptPort
uid 259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 260,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "14000,-1375,14750,-625"
)
tg (CPTG
uid 261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 262,0
va (VaSet
font "arial,8,0"
)
xt "9800,-1500,13000,-500"
st "data_out"
ju 2
blo "13000,-700"
)
)
thePort (LogicalPort
lang 3
m 1
decl (Decl
n "data_out"
t "reg"
b "[Amba_Word-1:0]"
preAdd 0
posAdd 0
o 6
)
)
)
*36 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "14000,-375,14750,375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "11100,-500,13000,500"
st "start"
ju 2
blo "13000,300"
)
)
thePort (LogicalPort
lang 3
m 1
decl (Decl
n "start"
t "wire"
preAdd 0
posAdd 0
o 7
)
)
)
*37 (CommentText
uid 309,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 310,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "5000,-2000,20000,2000"
)
text (MLText
uid 311,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "arial,8,0"
)
xt "5200,-1800,11400,1200"
st "
 MODULES

 APB Data Bank

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 230,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,-2000,14000,4000"
)
showPorts 0
ttg (MlTextGroup
uid 231,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 232,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "7300,3000,17900,4000"
st "Visibal_Watermarking_lib"
blo "7300,3800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 233,0
va (VaSet
font "arial,8,1"
)
xt "7300,4000,9300,5000"
st "APB"
blo "7300,4800"
tm "CptNameMgr"
)
*40 (Text
uid 234,0
va (VaSet
font "arial,8,1"
)
xt "7300,5000,11700,6000"
st "Data_Bank"
blo "7300,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 235,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 236,0
text (MLText
uid 237,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6400,-6900,37900,-4500"
st "Amba_Word       = Amba_Word                                
Amba_Addr_Depth = Amba_Addr_Depth // Size of the data bank 
// Size of the data bank
"
)
header ""
)
elements [
(GiElement
name "Amba_Word"
value "Amba_Word"
)
(GiElement
name "Amba_Addr_Depth"
value "Amba_Addr_Depth"
po "// Size of the data bank"
apo 0
e "// Size of the data bank"
)
]
)
viewicon (ZoomableIcon
uid 238,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,2250,6750,3750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (SaComponent
uid 340,0
optionalChildren [
*42 (CptPort
uid 350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 351,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25250,625,26000,1375"
)
tg (CPTG
uid 352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 353,0
va (VaSet
font "arial,8,0"
)
xt "27000,500,28400,1500"
st "clk"
blo "27000,1300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "clk"
t "wire"
prec "// Port Declarations"
preAdd 0
posAdd 0
o 1
)
)
)
*43 (CptPort
uid 354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 355,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25250,1625,26000,2375"
)
tg (CPTG
uid 356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 357,0
va (VaSet
font "arial,8,0"
)
xt "27000,1500,28300,2500"
st "rst"
blo "27000,2300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 2
)
)
)
*44 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,2625,26000,3375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
font "arial,8,0"
)
xt "27000,2500,28200,3500"
st "en"
blo "27000,3300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "en"
t "wire"
preAdd 0
posAdd 0
o 3
)
)
)
*45 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25250,-375,26000,375"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
font "arial,8,0"
)
xt "27000,-500,30100,500"
st "Pixel_in"
blo "27000,300"
)
)
thePort (LogicalPort
lang 3
decl (Decl
n "Pixel_in"
t "wire"
b "[Data_Depth-1:0]"
preAdd 0
posAdd 0
o 4
)
)
)
*46 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,-375,36750,375"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
font "arial,8,0"
)
xt "30500,-500,35000,500"
st "Pixel_Data"
ju 2
blo "35000,300"
)
)
thePort (LogicalPort
lang 3
m 1
decl (Decl
n "Pixel_Data"
t "reg"
b "[Data_Depth-1:0]"
preAdd 0
posAdd 0
o 5
)
)
)
*47 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,625,36750,1375"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
font "arial,8,0"
)
xt "31200,500,35000,1500"
st "new_pixel"
ju 2
blo "35000,1300"
)
)
thePort (LogicalPort
lang 3
m 1
decl (Decl
n "new_pixel"
t "reg"
preAdd 0
posAdd 0
o 6
)
)
)
*48 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,1625,36750,2375"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
font "arial,8,0"
)
xt "33000,1500,35000,2500"
st "done"
ju 2
blo "35000,2300"
)
)
thePort (LogicalPort
lang 3
m 1
decl (Decl
n "done"
t "reg"
preAdd 0
posAdd 0
o 7
)
)
)
*49 (PortMapFrame
uid 378,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 379,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "24000,-3000,38000,6000"
)
portMapText (BiTextGroup
uid 380,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 381,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,6000,54300,12000"
st ".Pixel_in(APB_ReadData[Data_Depth-1:0]),
.clk(clk),
.rst(rst),
.Pixel_Data(Pixel_Data),
.done(block_done),
.new_pixel(new_pixel),"
)
second (MLText
uid 382,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,12000,48200,13000"
st ".en(start && !Image_Done)"
tm "PortMapTextMgr"
)
)
)
*50 (CommentText
uid 419,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 420,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "26000,-1000,41000,3000"
)
text (MLText
uid 421,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "arial,8,0"
)
xt "26200,-800,34700,200"
st "
 DATA PROCESSING

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 341,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,-1000,36000,4000"
)
showPorts 0
ttg (MlTextGroup
uid 342,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 343,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "28000,3000,38600,4000"
st "Visibal_Watermarking_lib"
blo "28000,3800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 344,0
va (VaSet
font "arial,8,1"
)
xt "28000,4000,34000,5000"
st "Block_Divider"
blo "28000,4800"
tm "CptNameMgr"
)
*53 (Text
uid 345,0
va (VaSet
font "arial,8,1"
)
xt "28000,5000,34000,6000"
st "Block_Divider"
blo "28000,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 346,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 347,0
text (MLText
uid 348,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "27100,-6400,49600,-4000"
st "Data_Depth     = Data_Depth              
Max_Block_Size = Max_Block_Size // 72*72 
// 72*72
"
)
header ""
)
elements [
(GiElement
name "Data_Depth"
value "Data_Depth"
)
(GiElement
name "Max_Block_Size"
value "Max_Block_Size"
po "// 72*72"
apo 0
e "// 72*72"
)
]
)
viewicon (ZoomableIcon
uid 349,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,2250,27750,3750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*54 (HdlText
uid 422,0
optionalChildren [
*55 (EmbeddedText
uid 428,0
commentText (CommentText
uid 429,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 430,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "8000,1000,26000,6000"
)
text (MLText
uid 431,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8200,1200,25400,5200"
st "
// BODY
always @(posedge clk or posedge rst) begin : Main
   
   if(rst) 
   begin
      curr_state <= State0;
      APB_CTRL <= 1'b0;
      APB_addr <= {Amba_Addr_Depth+1{1'b0}};
      APB_WriteData <= {Amba_Word{1'b0}};
      CPU_wait_data <= 1'b0;
      CPU_data_rdy <= 1'b0;
      CPU_wait_data <= 1'b0;
      CPU_data_rdy <= 1'b0;
      Image_Done <= 1'b0;
      curr_addr <= {{Amba_Addr_Depth{1'b0}}, 1'b1};      // Reset addr to 0x01 (White pixel)
      offset <= {{Amba_Addr_Depth-8{1'b0}}, 8'h0A};      // Addr first pixel
      row <= 'd0;
      col <= 'd0;   
   end
   
   //AMBA PROTOCOL
   // IDLE      --> PSEL = 0 & PENABLE = 0    (Do nothing)   (CPU SIDE)
   // SETUP    --> PSEL = 1 & PENABLE = 0   (transfer)       (CPU SIDE)
   // ACCESS    --> PSEL = 1 & PENABLE = 1    (while PREADY = 0 stay in this state)    (Our SIDE)
   else if(PSEL == 1'b1) 
   begin
   
      // CPU INIT/READ
      if (PENABLE == 1'b1 && PWRITE == APB_WRITE)    // ACCESS WRITE
      begin
         APB_WriteData <= PWDATA;
         APB_addr <= PADDR;
         APB_CTRL <= APB_WRITE;
      end
      
      else if (PENABLE == 1'b1 && PWRITE == APB_READ)     // ACCESS READ
      begin
         APB_addr <= PADDR;
         APB_CTRL <= APB_READ;
         CPU_wait_data <= 1'b1;
      end
      
      else if (CPU_wait_data)     // Data ready
      begin
         CPU_wait_data <= ~CPU_wait_data;
         PRDATA <= APB_ReadData;
         CPU_data_rdy <= 1'b1;
      end
      
      else if (CPU_data_rdy)  // CPU Reads Data
         CPU_data_rdy <= ~CPU_data_rdy;
   
   end // if PSEL   
   
      
   // CPU not in action
   // PROCESSING THE DATA
   else if (start && !Image_Done) 
   begin
   
      ////////////////////////// Start the process ////////////////////////////////
      if (curr_state == State0) 
      begin   
         curr_addr <= 'd1;            // First addr to 0x01 (White pixel)
         APB_addr <= curr_addr;
         APB_CTRL <= APB_READ;
         curr_addr <= curr_addr + 1;
         curr_state <= State1;
      end
   
      /////////////////// Loading parameters (0x01 - 0x09) /////////////////////////
      else if (curr_state == State1) 
      begin
   
         APB_addr <= curr_addr;
         APB_CTRL <= APB_READ;
         
         case(curr_addr - 1)
            2:   Np   <= APB_ReadData[10-1:0];
            3:   Nw   <= APB_ReadData[10-1:0];
            4:   M   <= APB_ReadData[Data_Depth-1:0];
         endcase
            
         if (curr_addr == 'd10)       // On the next clk the register at addr 0x0A (First Pixel) will be on the bus
         begin
            offset <= curr_addr;
            row <= 'd0;
            col <= 'd0;
            count <= 'd0;
            curr_state <= State2;
         end
         else
            curr_addr <= curr_addr + 1;

      end
   
      ////////////////////// Loading Primary_block ////////////////////////////
      else if (curr_state == State2) 
      begin
         if (col + 1 == M)          // Next col isn't in the block
         begin
            col <= 0;
            if (row + 1 == M)          // Next row isn't in the block
            begin
               row <= 0;
               APB_addr <= offset + Np*Np;   // First pixel of next Watermark_block
               APB_CTRL <= APB_READ;
               curr_state <= State3;
            end
            else 
            begin
               row <= row + 1;
               APB_addr <= offset + ((row+1) * Np);   // Next pixel in the block
               APB_CTRL <= APB_READ;
            end
         end
         else 
         begin
            col <= col + 1;
            APB_addr <= offset + ((col+1) + row * Np);   // Next pixel in the block
            APB_CTRL <= APB_READ;
         end
      end
            
      ////////////////////// Loading Watermark_block ////////////////////////////
      else if (curr_state == State3) 
      begin
         if (col + 1 == M)          // Next col isn't in the block
         begin
            col <= 0;
            if (row + 1 == M)          // Next row isn't in the block
            begin
               row <= 0;
               count <= count + 1;
               offset <= offset + (((count + 1) % (Np/M) == 0) ? Np*(M-1)+M : M);   // First pixel of next primary block
               APB_addr <= offset + (((count + 1) % (Np/M) == 0) ? Np*(M-1)+M : M);   // First pixel of next Watermark
               APB_CTRL <= APB_READ;
               curr_state <= State4;
            end
            else 
            begin
               row <= row + 1;
               APB_addr <= offset + Np*Np + ((row+1) * Np);   // Next pixel in the block
               APB_CTRL <= APB_READ;
            end
         end
         else 
         begin
            col <= col + 1;
            APB_addr <= offset + Np*Np + ((col+1) + row * Np);   // Next pixel in the block
            APB_CTRL <= APB_READ;
         end
      end
      
      ///////////////////////// Processing Block ////////////////////////////////
      ///////// Block the run until the whole block has been processed //////////
      ///////////////////////////////////////////////////////////////////////////
      else if (curr_state == State4) 
      begin
         if (block_done) 
         begin
            if (count < (Np/M)*(Np/M)) 
            begin
               row <= 'd0;
               col <= 'd0;
               curr_state = State2;
            end
            else 
            begin
               Image_Done <= 1'b1;
               curr_state <= State0;
            end
         end
      end
      
   end   // start & !Image_Done
end   // Main

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 423,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,-9000,3000,-6000"
)
ttg (MlTextGroup
uid 424,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 425,0
va (VaSet
font "arial,8,1"
)
xt "400,-8500,2600,-7500"
st "Main"
blo "400,-7700"
tm "HdlTextNameMgr"
)
*57 (Text
uid 426,0
va (VaSet
font "arial,8,1"
)
xt "400,-7500,1200,-6500"
st "1"
blo "400,-6700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 427,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,-7750,1750,-6250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*58 (GlobalConnector
uid 432,0
shape (Circle
uid 433,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-2000,7000,0,9000"
radius 1000
)
name (Text
uid 434,0
va (VaSet
font "arial,8,1"
)
xt "-1500,7500,-500,8500"
st "G"
blo "-1500,8300"
)
)
*59 (GlobalConnector
uid 441,0
shape (Circle
uid 442,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-2000,9000,0,11000"
radius 1000
)
name (Text
uid 443,0
va (VaSet
font "arial,8,1"
)
xt "-1500,9500,-500,10500"
st "G"
blo "-1500,10300"
)
)
*60 (Panel
uid 454,0
shape (RectFrame
uid 455,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-5000,-11000,8000,-4000"
)
title (TextAssociate
uid 456,0
ps "TopLeftStrategy"
text (Text
uid 457,0
va (VaSet
font "arial,8,1"
)
xt "-4000,-10000,-1200,-9000"
st "Panel0"
blo "-4000,-9200"
tm "PanelText"
)
)
allowRouting 0
)
*61 (Property
uid 458,0
pclass "HDS"
pname "DocView"
pvalue "Visibal_Watermarking.v"
ptn "String"
)
*62 (Property
uid 459,0
pclass "HDS"
pname "DocViewState"
pvalue "1606346900"
ptn "String"
)
*63 (Wire
uid 55,0
shape (OrthoPolyLine
uid 56,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,-1000,0,-1000"
pts [
"-2000,-1000"
"0,-1000"
]
)
start &7
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 59,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,-2000,4200,-1000"
st "PADDR"
blo "1000,-1200"
tm "WireNameMgr"
)
)
on &8
)
*64 (Wire
uid 69,0
shape (OrthoPolyLine
uid 70,0
va (VaSet
vasetType 3
)
xt "-2000,0,0,0"
pts [
"-2000,0"
"0,0"
]
)
start &9
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 73,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,-1000,4900,0"
st "PENABLE"
blo "1000,-200"
tm "WireNameMgr"
)
)
on &10
)
*65 (Wire
uid 83,0
shape (OrthoPolyLine
uid 84,0
va (VaSet
vasetType 3
)
xt "-2000,3000,0,3000"
pts [
"-2000,3000"
"0,3000"
]
)
start &11
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 87,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 88,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,2000,3300,3000"
st "PSEL"
blo "1000,2800"
tm "WireNameMgr"
)
)
on &12
)
*66 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
)
xt "-2000,2000,0,2000"
pts [
"-2000,2000"
"0,2000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,1000,4500,2000"
st "PWRITE"
blo "1000,1800"
tm "WireNameMgr"
)
)
on &14
)
*67 (Wire
uid 111,0
shape (OrthoPolyLine
uid 112,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,1000,0,1000"
pts [
"-2000,1000"
"0,1000"
]
)
start &15
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 116,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,0,4800,1000"
st "PWDATA"
blo "1000,800"
tm "WireNameMgr"
)
)
on &16
)
*68 (Wire
uid 125,0
shape (OrthoPolyLine
uid 126,0
va (VaSet
vasetType 3
)
xt "-3000,8000,-2000,8000"
pts [
"-3000,8000"
"-2000,8000"
]
)
start &17
end &58
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 130,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-3000,7000,-1600,8000"
st "clk"
blo "-3000,7800"
tm "WireNameMgr"
)
)
on &18
)
*69 (Wire
uid 139,0
shape (OrthoPolyLine
uid 140,0
va (VaSet
vasetType 3
)
xt "-3000,10000,-2000,10000"
pts [
"-3000,10000"
"-2000,10000"
]
)
start &19
end &59
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-3000,9000,-1700,10000"
st "rst"
blo "-3000,9800"
tm "WireNameMgr"
)
)
on &20
)
*70 (Wire
uid 153,0
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,2000,42000,2000"
pts [
"40000,2000"
"42000,2000"
]
)
end &21
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,1000,32600,2000"
st "PRDATA"
blo "29000,1800"
tm "WireNameMgr"
)
)
on &22
)
*71 (Wire
uid 167,0
shape (OrthoPolyLine
uid 168,0
va (VaSet
vasetType 3
)
xt "40000,1000,42000,1000"
pts [
"40000,1000"
"42000,1000"
]
)
end &23
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 172,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,0,39100,1000"
st "Image_Done"
blo "34000,800"
tm "WireNameMgr"
)
)
on &24
)
*72 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "3000,2000,5000,2000"
pts [
"3000,2000"
"5000,2000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,1000,2400,2000"
st "clk"
blo "1000,1800"
tm "WireNameMgr"
)
)
on &18
)
*73 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
)
xt "3000,-1000,5000,-1000"
pts [
"3000,-1000"
"5000,-1000"
]
)
end &31
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,-2000,2300,-1000"
st "rst"
blo "1000,-1200"
tm "WireNameMgr"
)
)
on &20
)
*74 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "3000,0,5000,0"
pts [
"3000,0"
"5000,0"
]
)
end &32
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,-1000,2400,0"
st "APB_CTRL"
blo "-2000,-200"
tm "WireNameMgr"
)
)
on &1
)
*75 (Wire
uid 285,0
shape (OrthoPolyLine
uid 286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,1000,5000,1000"
pts [
"3000,1000"
"5000,1000"
]
)
end &33
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 290,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-10000,0,-6200,1000"
st "APB_addr"
blo "-10000,800"
tm "WireNameMgr"
)
)
on &2
)
*76 (Wire
uid 291,0
shape (OrthoPolyLine
uid 292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,3000,5000,3000"
pts [
"3000,3000"
"5000,3000"
]
)
end &34
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-10000,2000,-3800,3000"
st "APB_WriteData"
blo "-10000,2800"
tm "WireNameMgr"
)
)
on &3
)
*77 (Wire
uid 297,0
optionalChildren [
*78 (Ripper
uid 452,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"20000,-1000"
"21000,0"
]
uid 453,0
va (VaSet
vasetType 3
)
xt "20000,-1000,21000,0"
)
)
]
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,-1000,20000,0"
pts [
"14000,-1000"
"20000,-1000"
"20000,0"
]
)
start &35
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19000,6900,20000,13000"
st "APB_ReadData"
blo "19800,13000"
tm "WireNameMgr"
)
)
on &4
)
*79 (Wire
uid 303,0
shape (OrthoPolyLine
uid 304,0
va (VaSet
vasetType 3
)
xt "14000,0,16000,0"
pts [
"14000,0"
"16000,0"
]
)
start &36
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,-1000,18900,0"
st "start"
blo "17000,-200"
tm "WireNameMgr"
)
)
on &5
)
*80 (Wire
uid 383,0
shape (OrthoPolyLine
uid 384,0
va (VaSet
vasetType 3
)
xt "24000,1000,26000,1000"
pts [
"24000,1000"
"26000,1000"
]
)
end &42
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,0,23400,1000"
st "clk"
blo "22000,800"
tm "WireNameMgr"
)
)
on &18
)
*81 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "24000,2000,26000,2000"
pts [
"24000,2000"
"26000,2000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,1000,23300,2000"
st "rst"
blo "22000,1800"
tm "WireNameMgr"
)
)
on &20
)
*82 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "21000,0,26000,0"
pts [
"21000,0"
"26000,0"
]
)
start &78
end &45
sat 32
eat 32
sl "[Data_Depth-1:0]"
stc 0
st 0
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "14000,-1000,26200,0"
st "APB_ReadData[Data_Depth-1:0]"
blo "14000,-200"
tm "WireNameMgr"
)
)
on &4
)
*83 (Wire
uid 401,0
shape (OrthoPolyLine
uid 402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,0,37000,0"
pts [
"36000,0"
"37000,0"
]
)
start &46
end &25
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 406,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,-1000,35500,0"
st "Pixel_Data"
blo "31000,-200"
tm "WireNameMgr"
)
)
on &26
)
*84 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "36000,1000,37000,1000"
pts [
"36000,1000"
"37000,1000"
]
)
start &47
end &27
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35000,0,38800,1000"
st "new_pixel"
blo "35000,800"
tm "WireNameMgr"
)
)
on &28
)
*85 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
)
xt "36000,2000,38000,2000"
pts [
"36000,2000"
"38000,2000"
]
)
start &48
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,1000,43600,2000"
st "block_done"
blo "39000,1800"
tm "WireNameMgr"
)
)
on &6
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *86 (PackageList
uid 494,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 495,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,16000,25400,17000"
st "Package List"
blo "20000,16800"
)
*88 (MLText
uid 496,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,17000,30800,20000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 497,0
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 498,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,16000,8100,17000"
st "Compiler Directives"
blo "0,16800"
)
*90 (Text
uid 499,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,17000,9600,18000"
st "Pre-module directives:"
blo "0,17800"
)
*91 (MLText
uid 500,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,17000,7600,19000"
st "`resetall
`timescale 1ns/10ps
"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 501,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,17000,10100,18000"
st "Post-module directives:"
blo "0,17800"
)
*93 (MLText
uid 502,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,17000,8700,18000"
st "// CTRL READ WRITE
"
tm "BdCompilerDirectivesTextMgr"
)
*94 (Text
uid 503,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,17000,9900,18000"
st "End-module directives:"
blo "0,17800"
)
*95 (MLText
uid 504,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,17000,9400,18000"
st "// Visibal_Watermarking
"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-8900,-11000,50100,11000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 504,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*101 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*103 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*104 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*106 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*107 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*109 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*110 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*112 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,3000,-100"
st "g0: [7:0]"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*114 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*116 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,16000,18400,17000"
st "Declarations"
blo "13000,16800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,17000,15700,18000"
st "Ports:"
blo "13000,17800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,27600,16800,28600"
st "Pre User:"
blo "13000,28400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,28600,62500,55800"
st "localparam APB_READ  = 1'b0;
localparam APB_WRITE = 1'b1;
//States
localparam State0 = 5'b00001;   // Reset
localparam State1 = 5'b00010;   // Parameters init
localparam State2 = 5'b00100;   // Primary block loading
localparam State3 = 5'b01000;   // Watermark block loading
localparam State4 = 5'b10000;   // Parameters Calculation

reg [5-1:0] curr_state; 
// Parameters
reg [Data_Depth-1:0] M; // Number of pixels per line/colomn per block max 720/10=72 (7bits)

reg [10-1:0] Np; 

reg [10-1:0] Nw; 

reg [19-1:0] count; // How many blocks have been processed (max 720*720 - 19 bits)
// CPU DATA
reg CPU_wait_data; // Data ready in next clk

reg CPU_data_rdy; // Data is available in DATA

reg wait_data; // Data ready in next clk
// PROCESSING
reg [Amba_Addr_Depth:0] curr_addr; // Current data address we want to reach

reg [Block_Depth-1:0] row; 

reg [Block_Depth-1:0] col; 

reg [Amba_Addr_Depth:0] offset; // Start of the curr block

reg [9:0] curr_block; 
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,55800,20100,56800"
st "Diagram Signals:"
blo "13000,56600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,62400,17700,63400"
st "Post User:"
blo "13000,63200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "13000,16000,13000,16000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 30,0
usingSuid 1
emptyRow *117 (LEmptyRow
)
optionalChildren [
*118 (RefLabelRowHdr
)
*119 (TitleRowHdr
)
*120 (FilterRowHdr
)
*121 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*122 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*123 (GroupColHdr
tm "GroupColHdrMgr"
)
*124 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*125 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*126 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*127 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*128 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*129 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*130 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*131 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*132 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "APB_CTRL"
t "reg"
prec "// APB REGISTERS"
eolc "// 0 - ReadData, 1 - WriteData"
preAdd 0
o 1
suid 2,0
)
)
uid 460,0
)
*133 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "APB_addr"
t "reg"
b "[Amba_Addr_Depth:0]"
o 2
suid 3,0
)
)
uid 462,0
)
*134 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "APB_WriteData"
t "reg"
b "[Amba_Word-1:0]"
o 3
suid 4,0
)
)
uid 464,0
)
*135 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "APB_ReadData"
t "wire"
b "[Amba_Word-1:0]"
o 4
suid 5,0
)
)
uid 466,0
)
*136 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "start"
t "wire"
o 5
suid 6,0
)
)
uid 468,0
)
*137 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "block_done"
t "wire"
o 6
suid 19,0
)
)
uid 470,0
)
*138 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PADDR"
t "wire"
b "[Amba_Addr_Depth:0]"
o 7
suid 20,0
)
)
uid 472,0
)
*139 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PENABLE"
t "wire"
o 8
suid 21,0
)
)
uid 474,0
)
*140 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PSEL"
t "wire"
o 9
suid 22,0
)
)
uid 476,0
)
*141 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PWRITE"
t "wire"
o 10
suid 23,0
)
)
uid 478,0
)
*142 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PWDATA"
t "wire"
b "[Amba_Word-1:0]"
o 11
suid 24,0
)
)
uid 480,0
)
*143 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 12
suid 25,0
)
)
uid 482,0
)
*144 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 13
suid 26,0
)
)
uid 484,0
)
*145 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "PRDATA"
t "reg"
b "[Amba_Word-1:0]"
o 14
suid 27,0
)
)
uid 486,0
)
*146 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "Image_Done"
t "reg"
o 15
suid 28,0
)
)
uid 488,0
)
*147 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "Pixel_Data"
t "wire"
b "[Data_Depth-1:0]"
o 16
suid 29,0
)
)
uid 490,0
)
*148 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "new_pixel"
t "wire"
o 17
suid 30,0
)
)
uid 492,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*149 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *150 (MRCItem
litem &117
pos 3
dimension 20
)
optionalChildren [
*151 (MRCItem
litem &118
pos 0
dimension 20
)
*152 (MRCItem
litem &119
pos 1
dimension 23
)
*153 (MRCItem
litem &120
pos 2
hidden 1
dimension 20
)
*154 (MRCItem
litem &132
pos 0
dimension 20
uid 461,0
)
*155 (MRCItem
litem &133
pos 1
dimension 20
uid 463,0
)
*156 (MRCItem
litem &134
pos 2
dimension 20
uid 465,0
)
*157 (MRCItem
litem &135
pos 3
dimension 20
uid 467,0
)
*158 (MRCItem
litem &136
pos 4
dimension 20
uid 469,0
)
*159 (MRCItem
litem &137
pos 5
dimension 20
uid 471,0
)
*160 (MRCItem
litem &138
pos 6
dimension 20
uid 473,0
)
*161 (MRCItem
litem &139
pos 7
dimension 20
uid 475,0
)
*162 (MRCItem
litem &140
pos 8
dimension 20
uid 477,0
)
*163 (MRCItem
litem &141
pos 9
dimension 20
uid 479,0
)
*164 (MRCItem
litem &142
pos 10
dimension 20
uid 481,0
)
*165 (MRCItem
litem &143
pos 11
dimension 20
uid 483,0
)
*166 (MRCItem
litem &144
pos 12
dimension 20
uid 485,0
)
*167 (MRCItem
litem &145
pos 13
dimension 20
uid 487,0
)
*168 (MRCItem
litem &146
pos 14
dimension 20
uid 489,0
)
*169 (MRCItem
litem &147
pos 15
dimension 20
uid 491,0
)
*170 (MRCItem
litem &148
pos 16
dimension 20
uid 493,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*171 (MRCItem
litem &121
pos 0
dimension 20
)
*172 (MRCItem
litem &123
pos 1
dimension 50
)
*173 (MRCItem
litem &124
pos 2
dimension 100
)
*174 (MRCItem
litem &125
pos 3
dimension 50
)
*175 (MRCItem
litem &126
pos 4
dimension 100
)
*176 (MRCItem
litem &127
pos 5
dimension 60
)
*177 (MRCItem
litem &128
pos 6
dimension 100
)
*178 (MRCItem
litem &129
pos 7
dimension 50
)
*179 (MRCItem
litem &130
pos 8
dimension 50
)
*180 (MRCItem
litem &131
pos 9
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *181 (LEmptyRow
)
optionalChildren [
*182 (RefLabelRowHdr
)
*183 (TitleRowHdr
)
*184 (FilterRowHdr
)
*185 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*186 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*187 (GroupColHdr
tm "GroupColHdrMgr"
)
*188 (NameColHdr
tm "GenericNameColHdrMgr"
)
*189 (InitColHdr
tm "GenericValueColHdrMgr"
)
*190 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*191 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *192 (MRCItem
litem &181
pos 3
dimension 20
)
optionalChildren [
*193 (MRCItem
litem &182
pos 0
dimension 20
)
*194 (MRCItem
litem &183
pos 1
dimension 23
)
*195 (MRCItem
litem &184
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*196 (MRCItem
litem &185
pos 0
dimension 20
)
*197 (MRCItem
litem &187
pos 1
dimension 50
)
*198 (MRCItem
litem &188
pos 2
dimension 100
)
*199 (MRCItem
litem &189
pos 3
dimension 50
)
*200 (MRCItem
litem &190
pos 4
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
