Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 18 09:23:59 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.508        0.000                      0                   33        0.147        0.000                      0                   33       41.160        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.508        0.000                      0                   33        0.147        0.000                      0                   33       41.160        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.508ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.846%)  route 2.505ns (75.154%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.422    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 79.508    

Slack (MET) :             79.508ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.846%)  route 2.505ns (75.154%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.422    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 79.508    

Slack (MET) :             79.508ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.846%)  route 2.505ns (75.154%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.422    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 79.508    

Slack (MET) :             79.508ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.846%)  route 2.505ns (75.154%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.422    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[9]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 79.508    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.828ns (25.785%)  route 2.383ns (74.215%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.518     8.300    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.828ns (25.785%)  route 2.383ns (74.215%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.518     8.300    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.828ns (25.785%)  route 2.383ns (74.215%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.518     8.300    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.828ns (25.785%)  route 2.383ns (74.215%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.518     8.300    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[3]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             79.644ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.828ns (25.897%)  route 2.369ns (74.103%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.504     8.286    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[12]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.429    87.931    clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 79.644    

Slack (MET) :             79.644ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.828ns (25.897%)  route 2.369ns (74.103%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.825     6.370    clk_div_cnt_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.128    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.659    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.783 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.504     8.286    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.429    87.931    clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 79.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.065     1.656    clk_div_cnt_reg[10]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.701 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.701    p_2_out
    SLICE_X17Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.502     1.463    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.554    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.133     1.725    clk_div_cnt_reg[14]
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  clk_div_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    clk_div_cnt_reg[12]_i_1_n_5
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.144     1.735    clk_div_cnt_reg[10]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  clk_div_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_div_cnt_reg[8]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.681%)  route 0.157ns (38.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.157     1.747    clk_div_cnt_reg[6]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clk_div_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    clk_div_cnt_reg[4]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.133     1.725    clk_div_cnt_reg[14]
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.869 r  clk_div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    clk_div_cnt_reg[12]_i_1_n_4
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.427%)  route 0.144ns (33.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.144     1.735    clk_div_cnt_reg[10]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.879 r  clk_div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clk_div_cnt_reg[8]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[0]/Q
                         net (fo=2, routed)           0.184     1.775    clk_div_cnt_reg[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  clk_div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.820    clk_div_cnt[0]_i_5_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  clk_div_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.890    clk_div_cnt_reg[0]_i_2_n_7
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.285ns (64.545%)  route 0.157ns (35.455%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.157     1.747    clk_div_cnt_reg[6]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  clk_div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    clk_div_cnt_reg[4]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[13]/Q
                         net (fo=3, routed)           0.191     1.783    clk_div_cnt_reg[13]
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.893 r  clk_div_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.893    clk_div_cnt_reg[12]_i_1_n_6
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.191     1.782    clk_div_cnt_reg[1]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.892 r  clk_div_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.892    clk_div_cnt_reg[0]_i_2_n_6
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { src_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  src_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y44   clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y44   clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y44   clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y44   clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y44   clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y44   clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y44   clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        153.448ns  (logic 40.907ns (26.659%)  route 112.541ns (73.342%))
  Logic Levels:           202  (FDRE=1 LUT1=200 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.366     1.884    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.008 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452     2.460    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.584 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     3.254    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.153     3.407 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289     3.696    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.324     4.020 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.411     4.431    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.348     4.779 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     5.212    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.336 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     6.007    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.131 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.394    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.518 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845     7.362    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.152     7.514 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669     8.183    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.360     8.543 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436     8.979    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.351     9.330 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    10.179    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.362    10.541 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.815    11.356    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.327    11.683 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    12.116    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.124    12.240 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    12.910    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.034 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.297    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.421 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    14.127    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.251 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    14.695    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.819 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    15.490    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    15.614 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.893    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    16.017 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.804    16.821    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    16.945 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    17.378    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    17.502 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    18.172    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    18.296 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.559    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    18.683 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    19.411    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    19.535 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    19.986    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    20.110 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    20.800    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    20.924 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.206    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    21.330 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.607    21.937    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124    22.061 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    22.343    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124    22.467 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.850    23.317    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.146    23.463 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.762    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.328    24.090 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    24.755    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124    24.879 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.031    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124    25.155 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.653    25.807    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    25.931 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    26.383    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    26.507 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    27.197    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    27.321 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    27.603    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    27.727 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.788    28.515    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    28.639 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    29.072    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    29.196 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    29.866    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    29.990 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    30.253    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.377 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    31.083    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.207 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    31.651    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.775 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    32.445    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    32.569 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    32.849    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    32.973 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.817    33.790    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    33.914 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    34.358    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    34.482 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    35.153    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.277 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    35.556    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.680 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848    36.529    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.152    36.681 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    37.363    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.360    37.723 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    38.159    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.351    38.510 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    39.369    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.362    39.731 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    40.232    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.327    40.559 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    40.992    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    41.116 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    41.786    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    41.910 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    42.173    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    42.297 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.473    42.770    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.119    42.889 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    43.558    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.360    43.918 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.821    44.739    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.326    45.065 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    45.509    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    45.633 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    46.303    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    46.427 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    46.706    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    46.830 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848    47.679    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.152    47.831 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    48.513    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.360    48.873 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    49.309    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.351    49.660 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    50.519    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.362    50.881 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    51.382    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.327    51.709 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    52.142    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    52.266 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    52.936    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    53.060 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    53.323    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    53.447 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    54.292    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.152    54.444 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    55.112    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.360    55.472 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    55.909    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.351    56.260 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    57.108    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.362    57.470 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.643    58.113    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.327    58.440 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    58.873    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124    58.997 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.497    59.494    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    59.618 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    60.062    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    60.186 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    60.856    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    60.980 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    61.260    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    61.384 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.789    62.173    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    62.297 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    62.730    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    62.854 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    63.524    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    63.648 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    63.911    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    64.035 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    64.763    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    64.887 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    65.338    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    65.462 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    66.152    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    66.276 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    66.558    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    66.682 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.659    67.341    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    67.465 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    67.917    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    68.041 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    68.730    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    68.854 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    69.136    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    69.260 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842    70.102    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.152    70.254 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    70.938    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.374    71.312 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    71.781    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.353    72.134 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    72.982    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.384    73.366 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    73.867    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.331    74.198 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    74.631    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    74.755 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    75.426    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    75.550 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    75.813    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    75.937 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    76.781    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.152    76.933 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    77.602    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.360    77.962 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    78.398    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.351    78.749 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    79.597    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.362    79.959 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.644    80.603    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.327    80.930 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    81.363    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    81.487 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    82.157    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    82.281 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    82.544    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    82.668 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    83.395    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    83.519 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    83.971    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    84.095 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    84.785    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    84.909 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    85.191    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    85.315 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.661    85.976    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.148    86.124 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.661    86.785    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.328    87.113 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.829    87.942    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.066 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    88.499    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.623 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    89.293    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    89.417 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    89.680    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    89.804 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.638    90.443    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    90.567 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    91.011    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    91.135 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    91.805    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    91.929 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    92.208    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    92.332 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848    93.181    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.152    93.333 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    94.015    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.360    94.375 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    94.811    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.351    95.162 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    96.021    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.362    96.383 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    96.884    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.327    97.211 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    97.644    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    97.768 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    98.438    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    98.562 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    98.825    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    98.949 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.300    99.249    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    99.373 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    99.817    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    99.941 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   100.611    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.735 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   101.015    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   101.139 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.292   101.431    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   101.555 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.988    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   102.112 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.497   102.609    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   102.733 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   103.177    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   103.301 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   103.972    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   104.096 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   104.375    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   104.499 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.488   104.987    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.119   105.106 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   105.789    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.360   106.149 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.661   106.810    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.326   107.136 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   107.399    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   107.523 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.300   107.823    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124   107.947 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   108.379    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124   108.503 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.520   109.024    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   109.148 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.865   110.013    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124   110.137 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.655   110.792    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   110.916 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   111.078    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   111.202 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.171   111.373    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   111.497 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.808   112.306    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124   112.430 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665   113.095    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124   113.219 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   113.370    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124   113.494 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.653   114.147    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   114.271 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   114.723    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   114.847 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   115.536    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   115.660 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   115.942    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   116.066 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.805   116.872    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.152   117.024 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   117.692    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.360   118.052 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.791   118.843    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.326   119.169 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   119.621    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   119.745 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   120.434    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   120.558 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   120.840    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   120.964 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.475   121.439    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.117   121.556 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   122.240    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.374   122.614 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469   123.083    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.353   123.436 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   124.284    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.384   124.668 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501   125.169    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.331   125.500 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   125.933    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   126.057 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   126.728    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   126.852 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   127.115    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   127.239 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.473   127.712    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.119   127.831 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   128.499    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.360   128.859 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.663   129.522    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.326   129.848 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   130.300    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124   130.424 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   131.113    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124   131.237 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   131.519    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124   131.643 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842   132.486    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.152   132.638 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   133.321    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.374   133.695 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469   134.165    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.353   134.518 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   135.365    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.384   135.749 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501   136.251    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.331   136.582 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   137.014    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124   137.138 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   137.809    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124   137.933 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   138.196    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124   138.320 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845   139.164    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.152   139.316 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   139.985    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.360   140.345 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436   140.781    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.351   141.132 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   141.981    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.362   142.343 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.644   142.986    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.327   143.313 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   143.746    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124   143.870 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   144.540    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124   144.664 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   144.927    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124   145.051 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   145.779    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   145.903 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   146.355    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   146.479 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   147.168    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   147.292 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   147.574    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   147.698 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           2.244   149.942    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.506   153.448 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   153.448    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        148.142ns  (logic 37.525ns (25.330%)  route 110.617ns (74.670%))
  Logic Levels:           202  (FDRE=1 LUT1=200 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.366     1.884    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.008 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452     2.460    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.584 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     3.254    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.153     3.407 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289     3.696    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.324     4.020 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.411     4.431    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.348     4.779 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     5.212    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.336 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     6.007    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.131 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.394    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.518 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845     7.362    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.152     7.514 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669     8.183    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.360     8.543 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436     8.979    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.351     9.330 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    10.179    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.362    10.541 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.815    11.356    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.327    11.683 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    12.116    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.124    12.240 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    12.910    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.034 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.297    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.421 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    14.127    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.251 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    14.695    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.819 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    15.490    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    15.614 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.893    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X38Y18         LUT1 (Prop_lut1_I0_O)        0.124    16.017 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.804    16.821    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    16.945 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    17.378    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    17.502 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    18.172    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    18.296 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.559    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124    18.683 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    19.411    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    19.535 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    19.986    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    20.110 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    20.800    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    20.924 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.206    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.124    21.330 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.607    21.937    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124    22.061 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    22.343    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124    22.467 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.850    23.317    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.146    23.463 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.762    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.328    24.090 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    24.755    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124    24.879 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.031    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124    25.155 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.653    25.807    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    25.931 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    26.383    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    26.507 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    27.197    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    27.321 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    27.603    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    27.727 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.788    28.515    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    28.639 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    29.072    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    29.196 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    29.866    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    29.990 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    30.253    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.377 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    31.083    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.207 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    31.651    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.775 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    32.445    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    32.569 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    32.849    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124    32.973 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.817    33.790    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    33.914 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    34.358    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    34.482 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    35.153    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.277 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    35.556    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.680 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848    36.529    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.152    36.681 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    37.363    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.360    37.723 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    38.159    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.351    38.510 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    39.369    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.362    39.731 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    40.232    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.327    40.559 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    40.992    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    41.116 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    41.786    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    41.910 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    42.173    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    42.297 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.473    42.770    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.119    42.889 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    43.558    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.360    43.918 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.821    44.739    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.326    45.065 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    45.509    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    45.633 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    46.303    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    46.427 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    46.706    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    46.830 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848    47.679    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.152    47.831 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    48.513    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.360    48.873 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    49.309    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.351    49.660 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    50.519    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.362    50.881 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    51.382    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.327    51.709 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    52.142    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    52.266 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    52.936    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    53.060 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    53.323    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    53.447 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    54.292    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.152    54.444 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    55.112    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.360    55.472 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    55.909    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.351    56.260 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    57.108    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.362    57.470 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.643    58.113    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.327    58.440 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    58.873    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124    58.997 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.497    59.494    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    59.618 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    60.062    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    60.186 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    60.856    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    60.980 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    61.260    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124    61.384 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.789    62.173    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    62.297 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    62.730    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    62.854 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    63.524    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    63.648 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    63.911    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    64.035 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    64.763    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    64.887 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    65.338    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    65.462 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    66.152    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    66.276 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    66.558    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.124    66.682 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.659    67.341    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    67.465 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    67.917    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    68.041 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    68.730    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    68.854 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    69.136    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    69.260 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842    70.102    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.152    70.254 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    70.938    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.374    71.312 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    71.781    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.353    72.134 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    72.982    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.384    73.366 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    73.867    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.331    74.198 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    74.631    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    74.755 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    75.426    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    75.550 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    75.813    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    75.937 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    76.781    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.152    76.933 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    77.602    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.360    77.962 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    78.398    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.351    78.749 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    79.597    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.362    79.959 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.644    80.603    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.327    80.930 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    81.363    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    81.487 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    82.157    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    82.281 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    82.544    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    82.668 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    83.395    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    83.519 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    83.971    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    84.095 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    84.785    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    84.909 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    85.191    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    85.315 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.661    85.976    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.148    86.124 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.661    86.785    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.328    87.113 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.829    87.942    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.066 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    88.499    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.623 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    89.293    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    89.417 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    89.680    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    89.804 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.638    90.443    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    90.567 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    91.011    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    91.135 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    91.805    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    91.929 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    92.208    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    92.332 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848    93.181    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.152    93.333 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    94.015    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.360    94.375 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    94.811    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.351    95.162 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    96.021    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.362    96.383 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    96.884    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.327    97.211 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    97.644    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    97.768 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    98.438    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    98.562 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    98.825    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    98.949 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.300    99.249    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    99.373 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    99.817    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    99.941 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   100.611    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.735 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   101.015    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   101.139 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.292   101.431    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   101.555 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.988    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   102.112 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.497   102.609    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   102.733 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   103.177    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   103.301 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   103.972    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   104.096 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   104.375    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   104.499 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.488   104.987    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.119   105.106 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   105.789    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.360   106.149 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.661   106.810    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.326   107.136 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   107.399    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   107.523 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.300   107.823    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124   107.947 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   108.379    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124   108.503 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.520   109.024    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   109.148 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.865   110.013    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124   110.137 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.655   110.792    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   110.916 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   111.078    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   111.202 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.171   111.373    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124   111.497 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.808   112.306    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124   112.430 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665   113.095    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124   113.219 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   113.370    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124   113.494 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.653   114.147    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   114.271 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   114.723    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   114.847 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   115.536    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   115.660 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   115.942    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   116.066 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.805   116.872    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.152   117.024 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   117.692    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.360   118.052 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.791   118.843    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.326   119.169 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   119.621    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   119.745 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   120.434    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   120.558 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   120.840    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   120.964 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.475   121.439    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.117   121.556 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   122.240    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.374   122.614 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469   123.083    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.353   123.436 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   124.284    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.384   124.668 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501   125.169    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.331   125.500 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   125.933    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   126.057 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   126.728    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   126.852 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   127.115    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   127.239 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.473   127.712    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.119   127.831 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   128.499    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.360   128.859 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.663   129.522    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.326   129.848 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   130.300    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124   130.424 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   131.113    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124   131.237 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   131.519    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124   131.643 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842   132.486    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.152   132.638 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   133.321    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.374   133.695 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469   134.165    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.353   134.518 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   135.365    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.384   135.749 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501   136.251    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.331   136.582 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   137.014    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124   137.138 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   137.809    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124   137.933 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   138.196    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124   138.320 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845   139.164    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.152   139.316 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   139.985    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.360   140.345 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436   140.781    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.351   141.132 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   141.981    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.362   142.343 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.644   142.986    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.327   143.313 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   143.746    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124   143.870 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   144.540    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124   144.664 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   144.927    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124   145.051 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   145.779    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   145.903 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   146.355    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   146.479 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   147.168    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   147.292 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   147.574    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124   147.698 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320   148.018    lauch_dff/b
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.124   148.142 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000   148.142    capture_dff/xor_result
    SLICE_X40Y21         FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.049ns (53.497%)  route 3.519ns (46.503%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  capture_dff/q_reg/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.519     4.037    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     7.568 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     7.568    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 4.047ns (55.691%)  route 3.220ns (44.309%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg/Q
                         net (fo=2, routed)           3.220     3.738    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     7.268 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.268    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 4.028ns (63.611%)  route 2.304ns (36.389%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           2.304     2.822    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510     6.332 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     6.332    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.051ns (66.045%)  route 2.082ns (33.955%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  delay_input_reg/Q
                         net (fo=3, routed)           2.082     2.600    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.133 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     6.133    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.034ns (68.877%)  route 1.823ns (31.123%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  uart_writer/dout_reg/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.823     2.341    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.857 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.857    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.348ns  (logic 1.700ns (39.109%)  route 2.648ns (60.891%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.594     3.047    uart_reader/uart_rx_IBUF
    SLICE_X10Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.171 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           1.053     4.224    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     4.348 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.348    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 1.700ns (39.199%)  route 2.638ns (60.801%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.594     3.047    uart_reader/uart_rx_IBUF
    SLICE_X10Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.171 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           1.043     4.214    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.338 r  uart_reader/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.338    uart_reader/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/dout_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.289ns  (logic 1.056ns (24.619%)  route 3.233ns (75.381%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[8]/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_writer/etu_cnt_reg[8]/Q
                         net (fo=2, routed)           1.011     1.467    uart_writer/etu_cnt_reg_n_0_[8]
    SLICE_X6Y36          LUT4 (Prop_lut4_I1_O)        0.124     1.591 f  uart_writer/dout_i_2/O
                         net (fo=3, routed)           0.860     2.451    uart_writer/dout_i_2_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I2_O)        0.148     2.599 f  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.622     3.220    uart_writer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.328     3.548 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.741     4.289    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X6Y35          FDRE                                         r  uart_writer/dout_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_reader/data_out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE                         0.000     0.000 r  uart_reader/data_out_reg[3]/C
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_reader/data_out_reg[3]/Q
                         net (fo=2, routed)           0.151     0.292    uart_reader/rx_data_out[3]
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.045     0.337 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     0.337    uart_reader_n_0
    SLICE_X8Y37          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE                         0.000     0.000 r  uart_reader/FSM_onehot_state_reg[1]/C
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_reader/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.141     0.305    uart_reader/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  uart_reader/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.350    uart_reader/bit_cnt[0]_i_3_n_0
    SLICE_X9Y38          FDSE                                         r  uart_reader/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[8]/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/etu_cnt_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    uart_writer/etu_cnt_reg_n_0_[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  uart_writer/etu_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.366    uart_writer/etu_cnt_reg[8]_i_1__0_n_4
    SLICE_X7Y36          FDRE                                         r  uart_writer/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  uart_writer/FSM_sequential_state_reg[1]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.180     0.321    uart_writer/state__0[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[12]/C
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    uart_reader/etu_cnt[12]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  uart_reader/etu_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    uart_reader/etu_cnt_reg[12]_i_1_n_4
    SLICE_X11Y39         FDRE                                         r  uart_reader/etu_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[12]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    uart_writer/etu_cnt_reg_n_0_[12]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  uart_writer/etu_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    uart_writer/etu_cnt_reg[12]_i_1__0_n_4
    SLICE_X7Y37          FDRE                                         r  uart_writer/etu_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     0.261    uart_reader/etu_cnt[4]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  uart_reader/etu_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    uart_reader/etu_cnt_reg[4]_i_1_n_4
    SLICE_X11Y37         FDRE                                         r  uart_reader/etu_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[8]/C
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           0.120     0.261    uart_reader/etu_cnt[8]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  uart_reader/etu_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    uart_reader/etu_cnt_reg[8]_i_1_n_4
    SLICE_X11Y38         FDRE                                         r  uart_reader/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[9]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/etu_cnt_reg[9]/Q
                         net (fo=2, routed)           0.116     0.257    uart_writer/etu_cnt_reg_n_0_[9]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  uart_writer/etu_cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.372    uart_writer/etu_cnt_reg[12]_i_1__0_n_7
    SLICE_X7Y37          FDRE                                         r  uart_writer/etu_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[9]/C
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           0.116     0.257    uart_reader/etu_cnt[9]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  uart_reader/etu_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    uart_reader/etu_cnt_reg[12]_i_1_n_7
    SLICE_X11Y39         FDRE                                         r  uart_reader/etu_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.767ns  (logic 4.110ns (52.915%)  route 3.657ns (47.085%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_reg/Q
                         net (fo=1, routed)           0.721     6.266    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.362 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          2.936     9.298    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    12.856 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    12.856    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.426ns (58.451%)  route 1.013ns (41.549%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_reg/Q
                         net (fo=1, routed)           0.267     1.858    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          0.746     2.630    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.889 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.889    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





