{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542798737064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542798737064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 20:12:16 2018 " "Processing started: Wed Nov 21 20:12:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542798737064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542798737064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_test -c uart_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542798737064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_8_1200mv_85c_slow.vho D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_8_1200mv_85c_slow.vho in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_8_1200mv_0c_slow.vho D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_8_1200mv_0c_slow.vho in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_min_1200mv_0c_fast.vho D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_min_1200mv_0c_fast.vho in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test.vho D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test.vho in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_8_1200mv_85c_vhd_slow.sdo D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_8_1200mv_85c_vhd_slow.sdo in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_8_1200mv_0c_vhd_slow.sdo D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_8_1200mv_0c_vhd_slow.sdo in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_min_1200mv_0c_vhd_fast.sdo D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_min_1200mv_0c_vhd_fast.sdo in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_test_vhd.sdo D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/ simulation " "Generated file uart_test_vhd.sdo in folder \"D:/FinalProject/FinalProject/VHDL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542798737904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542798737967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 20:12:17 2018 " "Processing ended: Wed Nov 21 20:12:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542798737967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542798737967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542798737967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542798737967 ""}
