#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb  3 16:54:45 2021
# Process ID: 6544
# Current directory: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4028 C:\Users\James Kibii\OneDrive\Dokumente\Vivado\Stepper_Motor\Stepper_Motor.xpr
# Log file: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/vivado.log
# Journal file: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 894.219 ; gain = 131.738
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 938.879 ; gain = 14.332
INFO: [Device 21-403] Loading part xc7z010clg400-1
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets Vaux8_0_1] [get_bd_cells xadc_wiz_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/M_AXI_GP0_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
delete_bd_objs [get_bd_intf_ports Vaux8_0]
set_property location {1232 -27} [get_bd_ports FCLK_CLK0]
set_property location {1.5 909 -41} [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.688 ; gain = 61.512
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
[Wed Feb  3 17:46:30 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "xadc"
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.DCLK_FREQUENCY {50} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP8_VAUXN8} CONFIG.ADC_CONVERSION_RATE {962} CONFIG.ENABLE_RESET {true}] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins xadc_wiz_0/dclk_in]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
startgroup
make_bd_pins_external  [get_bd_cells xadc_wiz_0]
make_bd_intf_pins_external  [get_bd_cells xadc_wiz_0]
endgroup
set_property location {-37 -89} [get_bd_intf_ports s_drp_0]
set_property name alarm_out [get_bd_ports alarm_out_0]
set_property name s_drp [get_bd_intf_ports s_drp_0]
set_property name Vp_Vn [get_bd_intf_ports Vp_Vn_0]
set_property name Vaux8 [get_bd_intf_ports Vaux8_0]
set_property name dclk_in [get_bd_ports dclk_in_0]
set_property name reset_in [get_bd_ports reset_in_0]
set_property name channel_out [get_bd_ports channel_out_0]
set_property name eoc_out [get_bd_ports eoc_out_0]
set_property name eos_out [get_bd_ports eos_out_0]
set_property name busy_out [get_bd_ports busy_out_0]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/sim/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.hwdef
catch { config_ip_cache -export [get_ips -all xadc_xadc_wiz_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
launch_runs -jobs 4 xadc_xadc_wiz_0_0_synth_1
[Wed Feb  3 17:55:53 2021] Launched xadc_xadc_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/xadc_xadc_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -top
add_files -norecurse {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}}
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}
startgroup
set_property -dict [list CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP8_VAUXN8}] [get_bd_cells xadc_wiz_0]
endgroup
set_property location {1 115 -97} [get_bd_cells xadc_wiz_0]
set_property location {1 151 -121} [get_bd_cells xadc_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/do_out]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/do_out is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/daddr_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/daddr_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/den_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/den_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/di_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/di_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/drdy_out]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/drdy_out is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/dwe_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/dwe_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
set_property name di_in [get_bd_ports di_in_0]
set_property name den_in [get_bd_ports den_in_0]
set_property name daddr_in [get_bd_ports daddr_in_0]
set_property name dwe_in [get_bd_ports dwe_in_0]
set_property name do_out [get_bd_ports do_out_0]
set_property name drdy_out [get_bd_ports drdy_out_0]
set_property location {374 -299} [get_bd_ports do_out]
set_property location {379 -284} [get_bd_ports drdy_out]
set_property location {373 -164} [get_bd_ports channel_out]
set_property location {378 -141} [get_bd_ports eoc_out]
set_property location {391 -124} [get_bd_ports alarm_out]
set_property location {372 -104} [get_bd_ports eos_out]
set_property location {390 -84} [get_bd_ports busy_out]
set_property location {-54 -84} [get_bd_intf_ports Vp_Vn]
set_property location {-48 -65} [get_bd_intf_ports Vaux8]
set_property location {-55 -47} [get_bd_ports dclk_in]
set_property location {-54 -64} [get_bd_intf_ports Vaux8]
set_property location {-56 -21} [get_bd_ports reset_in]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/sim/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1612.766 ; gain = 90.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:169]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
WARNING: [Synth 8-3848] Net new_clock in module/entity speed_ctrl does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:26]
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'time_divider' does not match port width (1) of module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:182]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net RESET in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:78]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:84]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port new_clock
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port clock
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port time_divider
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1657.301 ; gain = 134.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xadc_wrapper_i:reset_in to constant 0 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:115]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1657.301 ; gain = 134.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1657.301 ; gain = 134.871
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 28 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance xadc_wrapper_i/xadc_i/xadc_wiz_0/inst. Failed to add instance vinn_i[0]_IBUF_inst to a new Sysmon shape. The instance already belongs to a shape and its new location conflicts with the one in the existing shape.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.723 ; gain = 288.293
36 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.723 ; gain = 288.320
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb  3 18:58:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance xadc_wrapper_i/xadc_i/xadc_wiz_0/inst. Failed to add instance vinn_i_IBUF[0]_inst to a new Sysmon shape. The instance already belongs to a shape and its new location conflicts with the one in the existing shape.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc:137]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc:138]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1960.887 ; gain = 139.906
close_design
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter DISABLE bound to: 1'b0 
	Parameter ENABLE bound to: 1'b1 
	Parameter daddr bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
ERROR: [Synth 8-685] variable 'ENABLE' should not be used in output port connection [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:134]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'daddr_in' does not match port width (7) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'di_in' does not match port width (16) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:130]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:173]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 4 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'daddr_in' does not match port width (7) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'di_in' does not match port width (16) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:130]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:173]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 4 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'daddr_in' does not match port width (7) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'di_in' does not match port width (16) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:130]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:173]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 4 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'daddr_in' does not match port width (7) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'di_in' does not match port width (16) of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:130]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:173]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
WARNING: [Synth 8-3848] Net new_clock in module/entity speed_ctrl does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:26]
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'time_divider' does not match port width (1) of module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:186]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net RESET in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:78]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:88]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port new_clock
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port clock
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port time_divider
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xadc_wrapper_i:reset_in to constant 0 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:119]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2395.352 ; gain = 0.000
36 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2395.352 ; gain = 0.000
close_design
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}
file delete -force {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc}
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
set_property location {0.5 476 365} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {0.5 187 490} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 190 196} [get_bd_cells proc_sys_reset_0]
set_property location {1228 546} [get_bd_ports FCLK_CLK0]
set_property location {1211 520} [get_bd_ports FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 696 47} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
set_property location {2 691 99} [get_bd_cells axi_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property location {3 997 96} [get_bd_cells xadc_wiz_0]
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP8_VAUXN8}] [get_bd_cells xadc_wiz_0]
set_property location {3 1007 172} [get_bd_cells xadc_wiz_0]
set_property location {2 708 172} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_cells xadc_wiz_0]
reset_run system_processing_system7_0_0_synth_1
launch_runs system_processing_system7_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 579028f29bc01c7a; cache size = 4.963 MB.
[Wed Feb  3 21:21:10 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_processing_system7_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.352 ; gain = 0.000
wait_on_run system_processing_system7_0_0_synth_1
[Wed Feb  3 21:21:11 2021] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb  3 21:21:16 2021] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb  3 21:21:21 2021] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb  3 21:21:26 2021] Waiting for system_processing_system7_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_processing_system7_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_processing_system7_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 579028f29bc01c7a.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  3 21:21:25 2021...
[Wed Feb  3 21:21:31 2021] system_processing_system7_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2395.352 ; gain = 0.000
generate_target all [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.


open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2395.352 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 63c97fc2ac8497c2; cache size = 4.963 MB.
catch { [ delete_ip_run [get_ips -all system_processing_system7_0_0] ] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:44]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:44]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:44]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:44]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty bound to: 0.500000 - type: float 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.969 ; gain = 32.617
27 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.969 ; gain = 32.617
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2427.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
ERROR: [Synth 8-502] non-constant real-valued expression is not supported [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:44]
ERROR: [Synth 8-6156] failed synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2427.969 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2427.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2427.969 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2427.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2427.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2435.660 ; gain = 7.691
27 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2435.660 ; gain = 7.691
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2435.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'time_divider' does not match port width (1) of module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:152]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net FREQ_DIV in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:65]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port time_divider
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2435.660 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2435.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2435.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.566 ; gain = 6.906
27 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.566 ; gain = 6.906
close_design
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
set_property location {1133 487} [get_bd_intf_ports FIXED_IO]
set_property location {1152 449} [get_bd_intf_ports DDR]
create_bd_design "xadc"
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.ENABLE_RESET {true}] [get_bd_cells xadc_wiz_0]
startgroup
make_bd_pins_external  [get_bd_cells xadc_wiz_0]
make_bd_intf_pins_external  [get_bd_cells xadc_wiz_0]
endgroup
set_property name s_drp [get_bd_intf_ports s_drp_0]
set_property name Vp_Vn [get_bd_intf_ports Vp_Vn_0]
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/daddr_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/daddr_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/den_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/den_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/di_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/di_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/do_out]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/do_out is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/drdy_out]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/drdy_out is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/dwe_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/dwe_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
set_property location {367 283} [get_bd_ports drdy_out_0]
set_property location {328 -12} [get_bd_ports do_out_0]
set_property location {333 308} [get_bd_ports do_out_0]
set_property location {327 281} [get_bd_ports drdy_out_0]
set_property location {331 317} [get_bd_ports do_out_0]
set_property location {345 281} [get_bd_ports drdy_out_0]
set_property location {325 286} [get_bd_ports drdy_out_0]
set_property name daddr_in [get_bd_ports daddr_in_0]
set_property name den_in [get_bd_ports den_in_0]
set_property name di_in [get_bd_ports di_in_0]
set_property name dwe_in [get_bd_ports dwe_in_0]
set_property name dclk_in [get_bd_ports dclk_in_0]
set_property name reset_in [get_bd_ports reset_in_0]
set_property location {360 124} [get_bd_ports eoc_out_0]
set_property location {331 149} [get_bd_ports alarm_out_0]
set_property location {331 191} [get_bd_ports busy_out_0]
set_property location {334 175} [get_bd_ports eos_out_0]
set_property location {322 133} [get_bd_ports alarm_out_0]
set_property location {345 137} [get_bd_ports alarm_out_0]
set_property location {324 111} [get_bd_ports eoc_out_0]
set_property name channel_out [get_bd_ports channel_out_0]
set_property name eoc_out [get_bd_ports eoc_out_0]
set_property name alarm_out [get_bd_ports alarm_out_0]
set_property name eos_out [get_bd_ports eos_out_0]
set_property name busy_out [get_bd_ports busy_out_0]
set_property name drdy_out [get_bd_ports drdy_out_0]
set_property name do_out [get_bd_ports do_out_0]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/sim/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.hwdef
catch { config_ip_cache -export [get_ips -all xadc_xadc_wiz_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
launch_runs -jobs 4 xadc_xadc_wiz_0_0_synth_1
[Wed Feb  3 23:45:39 2021] Launched xadc_xadc_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/xadc_xadc_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -top
add_files -norecurse {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}}
current_bd_design [get_bd_designs system]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2443.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_n' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:122]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_p' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:123]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.090 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
current_bd_design [get_bd_designs xadc]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2443.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_n' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:125]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_p' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:126]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2443.090 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}
startgroup
set_property -dict [list CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP8_VAUXN8}] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/sim/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.hwdef
catch { config_ip_cache -export [get_ips -all xadc_xadc_wiz_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
launch_runs -jobs 4 xadc_xadc_wiz_0_0_synth_1
[Thu Feb  4 00:08:44 2021] Launched xadc_xadc_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/xadc_xadc_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2479.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_n' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:125]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_p' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:126]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2479.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2479.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_n' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:125]
ERROR: [Synth 8-448] named port connection 'Vaux8_v_p' does not exist for instance 'xadc_wrapper_i' of module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:126]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2479.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}
set_property name Vaux8 [get_bd_intf_ports Vaux8_0]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/sim/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2691.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:178]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'time_divider' does not match port width (1) of module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:191]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net RESET in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:81]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:89]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port time_divider
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port Vaux8_v_n
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port Vaux8_v_p
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.340 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xadc_wrapper_i:reset_in to constant 0 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:123]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.855 ; gain = 50.516
36 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.855 ; gain = 50.547
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spwm_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim/sine_wave.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim/cos_wave.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj spwm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_xadc_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper_motor_top_pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spwm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_changer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/bd/xadc/sim/xadc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b3f4ce2f4dd4047bb764c1300d3d70f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spwm_tb_behav xil_defaultlib.spwm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spwm
Compiling module xil_defaultlib.spwm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spwm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/James -notrace
couldn't read file "C:/Users/James": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  4 00:17:07 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spwm_tb_behav -key {Behavioral:sim_1:Functional:spwm_tb} -tclbatch {spwm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spwm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spwm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.855 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  4 00:17:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc:137]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc:138]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.855 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
ERROR: [Synth 8-524] part-select [12:0] out of range of prefix 'FREQ_DIV' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:92]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2768.492 ; gain = 26.637
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2772.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 22 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6157] synthesizing module 'xadc_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_xadc_wiz_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/xadc_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:178]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net RESET in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:81]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:89]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port Vaux8_v_n
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port Vaux8_v_p
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.559 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xadc_wrapper_i:reset_in to constant 0 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:123]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2877.328 ; gain = 104.770
36 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2877.328 ; gain = 108.738
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 00:22:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1/runme.log
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.dcp' for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ip/xadc_xadc_wiz_0_0/xadc_xadc_wiz_0_0.xdc] for cell 'xadc_wrapper_i/xadc_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc:137]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc:138]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2893.840 ; gain = 12.367
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2893.840 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Thu Feb  4 00:27:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  4 00:29:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 00:49:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  4 00:50:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  4 00:51:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}
delete_bd_objs [get_bd_intf_nets s_drp_0_1] [get_bd_intf_ports s_drp]
delete_bd_objs [get_bd_nets daddr_in_0_1] [get_bd_ports daddr_in]
delete_bd_objs [get_bd_nets den_in_0_1] [get_bd_ports den_in]
delete_bd_objs [get_bd_nets xadc_wiz_0_eos_out] [get_bd_ports eos_out]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xadc_wiz_0_eos_out] [get_bd_ports eos_out]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets den_in_0_1] [get_bd_ports den_in]'
delete_bd_objs [get_bd_nets den_in_0_1] [get_bd_ports den_in]
delete_bd_objs [get_bd_nets xadc_wiz_0_eoc_out] [get_bd_ports eoc_out]
connect_bd_net [get_bd_pins xadc_wiz_0/eoc_out] [get_bd_pins xadc_wiz_0/den_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/den_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
set_property location {-140 201} [get_bd_intf_ports Vaux8]
delete_bd_objs [get_bd_nets xadc_wiz_0_channel_out] [get_bd_ports channel_out]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2.5 684 -49} [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 637 73} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xadc_wiz_0/channel_out] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins xadc_wiz_0/daddr_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/daddr_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {2}] [get_bd_cells xlconstant_0]
endgroup
startgroup
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {2} CONFIG.IN0_WIDTH {2} CONFIG.IN1_WIDTH {5}] [get_bd_cells xlconcat_0]
endgroup
delete_bd_objs [get_bd_intf_nets Vp_Vn_0_1] [get_bd_nets di_in_0_1] [get_bd_nets dclk_in_0_1] [get_bd_nets reset_in_0_1] [get_bd_nets xadc_wiz_0_channel_out] [get_bd_nets dwe_in_0_1] [get_bd_nets xadc_wiz_0_drdy_out] [get_bd_nets xadc_wiz_0_do_out] [get_bd_nets xadc_wiz_0_alarm_out] [get_bd_nets xadc_wiz_0_eos_out] [get_bd_nets xadc_wiz_0_busy_out] [get_bd_nets xadc_wiz_0_eoc_out] [get_bd_intf_nets Vaux8_0_1] [get_bd_nets xlconcat_0_dout] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells xlconcat_0]
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/ui/bd_7ef62a28.ui> 
export_ip_user_files -of_objects  [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}}
file delete -force {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v}
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property location {2 517 181} [get_bd_cells xadc_wiz_0]
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.TIMING_MODE {Continuous} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP8_VAUXN8} CONFIG.ENABLE_RESET {true}] [get_bd_cells xadc_wiz_0]
set_property location {2 560 271} [get_bd_cells xadc_wiz_0]
set_property location {1134 464} [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3.5 820 173} [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 769 326} [get_bd_cells xlconcat_0]
set_property location {2 567 176} [get_bd_cells xadc_wiz_0]
set_property -dict [list CONFIG.CONST_WIDTH {2}] [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH {2} CONFIG.IN1_WIDTH {5}] [get_bd_cells xlconcat_0]
set_property location {2 553 235} [get_bd_cells xadc_wiz_0]
set_property location {3 807 220} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xadc_wiz_0/den_in] [get_bd_pins xadc_wiz_0/eoc_out]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/den_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
connect_bd_net [get_bd_pins xadc_wiz_0/channel_out] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins xadc_wiz_0/daddr_in]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/daddr_in is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
delete_bd_objs [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins xadc_wiz_0/dclk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property  ip_repo_paths  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Vector_Length_Mod/Vector_Length_Mod.srcs}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Vector_Length_Mod/Vector_Length_Mod.srcs'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_Vector_Length_Mod:1.0 my_Vector_Length_Mod_0
endgroup
set_property location {4 1226 244} [get_bd_cells my_Vector_Length_Mod_0]
set_property -dict [list CONFIG.OUTPUT_LENGTH {16}] [get_bd_cells my_Vector_Length_Mod_0]
delete_bd_objs [get_bd_cells my_Vector_Length_Mod_0]
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/do_out]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/do_out is being overridden by the user. This pin will not be connected as a part of interface connection s_drp
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2916.316 ; gain = 22.477
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 579028f29bc01c7a; cache size = 5.094 MB.
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconcat_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
launch_runs -jobs 4 {system_xadc_wiz_0_0_synth_1 system_xlconstant_0_0_synth_1 system_xlconcat_0_0_synth_1}
[Thu Feb  4 01:35:00 2021] Launched system_xadc_wiz_0_0_synth_1, system_xlconstant_0_0_synth_1, system_xlconcat_0_0_synth_1...
Run output will be captured here:
system_xadc_wiz_0_0_synth_1: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_xadc_wiz_0_0_synth_1/runme.log
system_xlconstant_0_0_synth_1: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_xlconstant_0_0_synth_1/runme.log
system_xlconcat_0_0_synth_1: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_xlconcat_0_0_synth_1/runme.log
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
set_property name Vaux8 [get_bd_intf_ports Vaux8_0]
set_property name do_out [get_bd_ports do_out_0]
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconcat_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
launch_runs -jobs 4 {system_xadc_wiz_0_0_synth_1 system_xlconstant_0_0_synth_1 system_xlconcat_0_0_synth_1}
[Thu Feb  4 01:35:50 2021] Launched system_xadc_wiz_0_0_synth_1, system_xlconstant_0_0_synth_1, system_xlconcat_0_0_synth_1...
Run output will be captured here:
system_xadc_wiz_0_0_synth_1: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_xadc_wiz_0_0_synth_1/runme.log
system_xlconstant_0_0_synth_1: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_xlconstant_0_0_synth_1/runme.log
system_xlconcat_0_0_synth_1: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/system_xlconcat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
export_simulation -of_objects [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}] -directory {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files} -ipstatic_source_dir {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/modelsim} {questa=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/questa} {riviera=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/riviera} {activehdl=C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
generate_target all [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
Wrote  : <C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd> 
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/sim/xadc.v
VHDL Output written to : C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hdl/xadc_wrapper.v
Exporting to file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc.hwh
Generated Block Design Tcl file C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/hw_handoff/xadc_bd.tcl
Generated Hardware Definition File C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/synth/xadc.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_top_pwm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2989.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 62 connections, but only 34 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:99]
INFO: [Synth 8-6157] synthesizing module 'system_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_xadc_wiz_0_0' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'system_xadc_wiz_0_0' requires 17 connections, but only 13 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:134]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:68]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port Vaux8_v_n
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port Vaux8_v_p
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2989.422 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2989.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2989.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp' for cell 'system_wrapper_i/system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_wrapper_i/system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_wrapper_i/system_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_wrapper_i/system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_wrapper_i/system_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3039.934 ; gain = 50.512
38 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3039.934 ; gain = 54.508
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 62 connections, but only 34 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:99]
INFO: [Synth 8-6157] synthesizing module 'system_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_xadc_wiz_0_0' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'system_xadc_wiz_0_0' requires 17 connections, but only 13 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:134]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:68]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp' for cell 'system_wrapper_i/system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_wrapper_i/system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_wrapper_i/system_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_wrapper_i/system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_wrapper_i/system_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3041.223 ; gain = 1.289
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 01:46:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  4 01:47:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  4 01:48:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {do_out[15]} {do_out[14]} {do_out[13]} {do_out[12]} {do_out[11]} {do_out[10]} {do_out[9]} {do_out[8]} {do_out[7]} {do_out[6]} {do_out[5]} {do_out[4]} {do_out[3]} {do_out[2]} {do_out[1]} {do_out[0]}]]
export_ip_user_files -of_objects  [get_files {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc/xadc.bd}}
file delete -force {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/xadc}
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3041.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_top_pwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 62 connections, but only 34 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:99]
INFO: [Synth 8-6157] synthesizing module 'system_xadc_wiz_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_xadc_wiz_0_0' (3#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'system_xadc_wiz_0_0' requires 17 connections, but only 13 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:134]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (4#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (5#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/.Xil/Vivado-6544-DESKTOP-6VD7SQA/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (6#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (7#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (8#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:139]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (9#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (10#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_top_pwm does not have driver. [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:68]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_top_pwm' (11#1) [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v:23]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinp_i[1]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[4]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[3]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[2]
WARNING: [Synth 8-3331] design stepper_motor_top_pwm has unconnected port vinn_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3041.223 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3041.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3041.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp' for cell 'system_wrapper_i/system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_wrapper_i/system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_wrapper_i/system_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_top_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_top_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_wrapper_i/system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_wrapper_i/system_i/xadc_wiz_0/inst'
Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3041.223 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 02:08:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  4 02:09:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  4 02:10:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.runs/impl_1/runme.log
close_design
open_bd_design {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/Stepper_Motor/Stepper_Motor.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  4 02:56:28 2021...
