Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/tb_MIPS_isim_beh.exe -prj E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/tb_MIPS_beh.prj work.tb_MIPS 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Stack.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/signextender.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/registerfile.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/pc_con.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/PC_adder.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/PC.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Out_Reg.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/MUX_4_1.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux8.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux7.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux6.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux5.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux4.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux3.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux2.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/Mux1.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/instructionMemory.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/dataMemory.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/control_unit.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/ALU_Control.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/ALU.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/adder.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/MIPS.vhd" into library work
Parsing VHDL file "E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/tb_MIPS.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavioral of entity Mux1 [mux1_default]
Compiling architecture behavioral of entity Mux2 [mux2_default]
Compiling architecture behavioral of entity registerfile [registerfile_default]
Compiling architecture behavioral of entity signextender [signextender_default]
Compiling architecture behavioral of entity Mux3 [mux3_default]
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity dataMemory [datamemory_default]
Compiling architecture behavioral of entity Mux4 [mux4_default]
Compiling architecture behavioral of entity Mux5 [mux5_default]
Compiling architecture behavioral of entity PC_adder [pc_adder_default]
Compiling architecture behavioral of entity Mux6 [mux6_default]
Compiling architecture behavioral of entity Stack [stack_default]
Compiling architecture behavioral of entity Mux7 [mux7_default]
Compiling architecture behavioral of entity Out_Reg [out_reg_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity Mux8 [mux8_default]
Compiling architecture behavioral of entity pc_con [pc_con_default]
Compiling architecture behavioral of entity MUX_4_1 [mux_4_1_default]
Compiling architecture behavioral of entity MIPS [mips_default]
Compiling architecture behavior of entity tb_mips
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 52 VHDL Units
Built simulation executable E:/KHALED/Communication - Second Year/Second Term/Measurements/Project/VHDL Code/MIPs/tb_MIPS_isim_beh.exe
Fuse Memory Usage: 37728 KB
Fuse CPU Usage: 718 ms
