module arthimetic(S,Cin,A,B,aout,V,C);
	input [1:0] S;
	input Cin;
	input [7:0] A,B;
	output [7:0] aout;
	output V,C;
	
	wire carryin;
	wire [7:0] adderA,adderB;
	
	always@(*) begin
		case({S,Cin})
		3'b000:
		begin
			assign adderA=A;
			assign adderB=8'b00000000;
			assign carryin=1'b0;
		end
		3'b001:
		begin
			assign adderA=A;
			assign adderB=8'b00000000;
			assign carryin=1'b1;
		end
		3'b010:
		begin
			assign adderA=A;
			assign adderB=B;
			assign carryin=1'b0;
		end
		3'b011:
		begin
			assign adderA=A;
			assign adderB=B;
			assign carryin=1'b1;
		end
		3'b100:
		begin
			assign adderA=A;
			assign adderB=8'b11111111-B;
			assign carryin=1'b0;
		end
		3'b101:
		begin
			assign adderA=A;
			assign adderB=8'b11111111-B;
			assign carryin=1'b1;
		end
		3'b110:
		begin
			assign adderA=A;
			assign adderB=8'b11111111;
			assign carryin=1'b0;
		end
		3'b111:
		begin
			assign adderA=A;
			assign adderB=8'b00000000;
			assign carryin=1'b0;
		end
	end
	
	adder A(
		.carry_in(carryin),
		.a(adderA),
		.b(adderB),
		.sum(aout),
		.carry_out(C)
	);
	
	assign V = (adderA[7]&adderB[7]&~aout[7])|(~adderA[7]&~adderB[7]&aout[7]);
endmodule