# Dividor__Verilog
Implement a dividor without '/' built in verilog
