{
  "module_name": "aldebaran_ppt.c",
  "hash_id": "a64b01695350771b4dc289b80a8dd181c650a03739ea374e826e20b113a96baa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c",
  "human_readable_source": " \n\n#define SWSMU_CODE_LAYER_L2\n\n#include <linux/firmware.h>\n#include \"amdgpu.h\"\n#include \"amdgpu_dpm.h\"\n#include \"amdgpu_smu.h\"\n#include \"atomfirmware.h\"\n#include \"amdgpu_atomfirmware.h\"\n#include \"amdgpu_atombios.h\"\n#include \"smu_v13_0.h\"\n#include \"smu13_driver_if_aldebaran.h\"\n#include \"soc15_common.h\"\n#include \"atom.h\"\n#include \"aldebaran_ppt.h\"\n#include \"smu_v13_0_pptable.h\"\n#include \"aldebaran_ppsmc.h\"\n#include \"nbio/nbio_7_4_offset.h\"\n#include \"nbio/nbio_7_4_sh_mask.h\"\n#include \"thm/thm_11_0_2_offset.h\"\n#include \"thm/thm_11_0_2_sh_mask.h\"\n#include \"amdgpu_xgmi.h\"\n#include <linux/pci.h>\n#include \"amdgpu_ras.h\"\n#include \"smu_cmn.h\"\n#include \"mp/mp_13_0_2_offset.h\"\n\n \n#undef pr_err\n#undef pr_warn\n#undef pr_info\n#undef pr_debug\n\n#define ALDEBARAN_FEA_MAP(smu_feature, aldebaran_feature) \\\n\t[smu_feature] = {1, (aldebaran_feature)}\n\n#define FEATURE_MASK(feature) (1ULL << feature)\n#define SMC_DPM_FEATURE ( \\\n\t\t\t  FEATURE_MASK(FEATURE_DATA_CALCULATIONS) | \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_GFXCLK_BIT)\t| \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_UCLK_BIT)\t| \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_SOCCLK_BIT)\t| \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_FCLK_BIT)\t| \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_LCLK_BIT)\t| \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_XGMI_BIT)\t| \\\n\t\t\t  FEATURE_MASK(FEATURE_DPM_VCN_BIT))\n\n \n#define EPSILON\t\t\t\t1\n\n#define smnPCIE_ESM_CTRL\t\t\t0x111003D0\n\n \n#define SUPPORT_ECCTABLE_SMU_VERSION 0x00442a00\n\n \n#define SUPPORT_ECCTABLE_V2_SMU_VERSION 0x00443700\n\n \n#define SUPPORT_BAD_CHANNEL_INFO_MSG_VERSION 0x00443300\n\nstatic const struct smu_temperature_range smu13_thermal_policy[] = {\n\t{-273150,  99000, 99000, -273150, 99000, 99000, -273150, 99000, 99000},\n\t{ 120000, 120000, 120000, 120000, 120000, 120000, 120000, 120000, 120000},\n};\n\nstatic const struct cmn2asic_msg_mapping aldebaran_message_map[SMU_MSG_MAX_COUNT] = {\n\tMSG_MAP(TestMessage,\t\t\t     PPSMC_MSG_TestMessage,\t\t\t0),\n\tMSG_MAP(GetSmuVersion,\t\t\t     PPSMC_MSG_GetSmuVersion,\t\t\t1),\n\tMSG_MAP(GetDriverIfVersion,\t\t     PPSMC_MSG_GetDriverIfVersion,\t\t1),\n\tMSG_MAP(EnableAllSmuFeatures,\t\t     PPSMC_MSG_EnableAllSmuFeatures,\t\t0),\n\tMSG_MAP(DisableAllSmuFeatures,\t\t     PPSMC_MSG_DisableAllSmuFeatures,\t\t0),\n\tMSG_MAP(GetEnabledSmuFeaturesLow,\t     PPSMC_MSG_GetEnabledSmuFeaturesLow,\t1),\n\tMSG_MAP(GetEnabledSmuFeaturesHigh,\t     PPSMC_MSG_GetEnabledSmuFeaturesHigh,\t1),\n\tMSG_MAP(SetDriverDramAddrHigh,\t\t     PPSMC_MSG_SetDriverDramAddrHigh,\t\t1),\n\tMSG_MAP(SetDriverDramAddrLow,\t\t     PPSMC_MSG_SetDriverDramAddrLow,\t\t1),\n\tMSG_MAP(SetToolsDramAddrHigh,\t\t     PPSMC_MSG_SetToolsDramAddrHigh,\t\t0),\n\tMSG_MAP(SetToolsDramAddrLow,\t\t     PPSMC_MSG_SetToolsDramAddrLow,\t\t0),\n\tMSG_MAP(TransferTableSmu2Dram,\t\t     PPSMC_MSG_TransferTableSmu2Dram,\t\t1),\n\tMSG_MAP(TransferTableDram2Smu,\t\t     PPSMC_MSG_TransferTableDram2Smu,\t\t0),\n\tMSG_MAP(UseDefaultPPTable,\t\t     PPSMC_MSG_UseDefaultPPTable,\t\t0),\n\tMSG_MAP(SetSystemVirtualDramAddrHigh,\t     PPSMC_MSG_SetSystemVirtualDramAddrHigh,\t0),\n\tMSG_MAP(SetSystemVirtualDramAddrLow,\t     PPSMC_MSG_SetSystemVirtualDramAddrLow,\t0),\n\tMSG_MAP(SetSoftMinByFreq,\t\t     PPSMC_MSG_SetSoftMinByFreq,\t\t0),\n\tMSG_MAP(SetSoftMaxByFreq,\t\t     PPSMC_MSG_SetSoftMaxByFreq,\t\t0),\n\tMSG_MAP(SetHardMinByFreq,\t\t     PPSMC_MSG_SetHardMinByFreq,\t\t0),\n\tMSG_MAP(SetHardMaxByFreq,\t\t     PPSMC_MSG_SetHardMaxByFreq,\t\t0),\n\tMSG_MAP(GetMinDpmFreq,\t\t\t     PPSMC_MSG_GetMinDpmFreq,\t\t\t0),\n\tMSG_MAP(GetMaxDpmFreq,\t\t\t     PPSMC_MSG_GetMaxDpmFreq,\t\t\t0),\n\tMSG_MAP(GetDpmFreqByIndex,\t\t     PPSMC_MSG_GetDpmFreqByIndex,\t\t1),\n\tMSG_MAP(SetWorkloadMask,\t\t     PPSMC_MSG_SetWorkloadMask,\t\t\t1),\n\tMSG_MAP(GetVoltageByDpm,\t\t     PPSMC_MSG_GetVoltageByDpm,\t\t\t0),\n\tMSG_MAP(GetVoltageByDpmOverdrive,\t     PPSMC_MSG_GetVoltageByDpmOverdrive,\t0),\n\tMSG_MAP(SetPptLimit,\t\t\t     PPSMC_MSG_SetPptLimit,\t\t\t0),\n\tMSG_MAP(GetPptLimit,\t\t\t     PPSMC_MSG_GetPptLimit,\t\t\t1),\n\tMSG_MAP(PrepareMp1ForUnload,\t\t     PPSMC_MSG_PrepareMp1ForUnload,\t\t0),\n\tMSG_MAP(GfxDeviceDriverReset,\t\t     PPSMC_MSG_GfxDriverReset,\t\t\t0),\n\tMSG_MAP(RunDcBtc,\t\t\t     PPSMC_MSG_RunDcBtc,\t\t\t0),\n\tMSG_MAP(DramLogSetDramAddrHigh,\t\t     PPSMC_MSG_DramLogSetDramAddrHigh,\t\t0),\n\tMSG_MAP(DramLogSetDramAddrLow,\t\t     PPSMC_MSG_DramLogSetDramAddrLow,\t\t0),\n\tMSG_MAP(DramLogSetDramSize,\t\t     PPSMC_MSG_DramLogSetDramSize,\t\t0),\n\tMSG_MAP(GetDebugData,\t\t\t     PPSMC_MSG_GetDebugData,\t\t\t0),\n\tMSG_MAP(WaflTest,\t\t\t     PPSMC_MSG_WaflTest,\t\t\t0),\n\tMSG_MAP(SetMemoryChannelEnable,\t\t     PPSMC_MSG_SetMemoryChannelEnable,\t\t0),\n\tMSG_MAP(SetNumBadHbmPagesRetired,\t     PPSMC_MSG_SetNumBadHbmPagesRetired,\t0),\n\tMSG_MAP(DFCstateControl,\t\t     PPSMC_MSG_DFCstateControl,\t\t\t0),\n\tMSG_MAP(GetGmiPwrDnHyst,\t\t     PPSMC_MSG_GetGmiPwrDnHyst,\t\t\t0),\n\tMSG_MAP(SetGmiPwrDnHyst,\t\t     PPSMC_MSG_SetGmiPwrDnHyst,\t\t\t0),\n\tMSG_MAP(GmiPwrDnControl,\t\t     PPSMC_MSG_GmiPwrDnControl,\t\t\t0),\n\tMSG_MAP(EnterGfxoff,\t\t\t     PPSMC_MSG_EnterGfxoff,\t\t\t0),\n\tMSG_MAP(ExitGfxoff,\t\t\t     PPSMC_MSG_ExitGfxoff,\t\t\t0),\n\tMSG_MAP(SetExecuteDMATest,\t\t     PPSMC_MSG_SetExecuteDMATest,\t\t0),\n\tMSG_MAP(EnableDeterminism,\t\t     PPSMC_MSG_EnableDeterminism,\t\t0),\n\tMSG_MAP(DisableDeterminism,\t\t     PPSMC_MSG_DisableDeterminism,\t\t0),\n\tMSG_MAP(SetUclkDpmMode,\t\t\t     PPSMC_MSG_SetUclkDpmMode,\t\t\t0),\n\tMSG_MAP(GfxDriverResetRecovery,\t\t     PPSMC_MSG_GfxDriverResetRecovery,\t\t0),\n\tMSG_MAP(BoardPowerCalibration,\t\t     PPSMC_MSG_BoardPowerCalibration,\t\t0),\n\tMSG_MAP(HeavySBR,                            PPSMC_MSG_HeavySBR,                        0),\n\tMSG_MAP(SetBadHBMPagesRetiredFlagsPerChannel,\tPPSMC_MSG_SetBadHBMPagesRetiredFlagsPerChannel,\t0),\n};\n\nstatic const struct cmn2asic_mapping aldebaran_clk_map[SMU_CLK_COUNT] = {\n\tCLK_MAP(GFXCLK, PPCLK_GFXCLK),\n\tCLK_MAP(SCLK,\tPPCLK_GFXCLK),\n\tCLK_MAP(SOCCLK, PPCLK_SOCCLK),\n\tCLK_MAP(FCLK, PPCLK_FCLK),\n\tCLK_MAP(UCLK, PPCLK_UCLK),\n\tCLK_MAP(MCLK, PPCLK_UCLK),\n\tCLK_MAP(DCLK, PPCLK_DCLK),\n\tCLK_MAP(VCLK, PPCLK_VCLK),\n\tCLK_MAP(LCLK, \tPPCLK_LCLK),\n};\n\nstatic const struct cmn2asic_mapping aldebaran_feature_mask_map[SMU_FEATURE_COUNT] = {\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DATA_CALCULATIONS_BIT, \t\tFEATURE_DATA_CALCULATIONS),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DPM_GFXCLK_BIT, \t\t\tFEATURE_DPM_GFXCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DPM_UCLK_BIT, \t\t\tFEATURE_DPM_UCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DPM_SOCCLK_BIT, \t\t\tFEATURE_DPM_SOCCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DPM_FCLK_BIT, \t\t\tFEATURE_DPM_FCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DPM_LCLK_BIT, \t\t\tFEATURE_DPM_LCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DPM_XGMI_BIT, \t\t\t\tFEATURE_DPM_XGMI_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DS_GFXCLK_BIT, \t\t\tFEATURE_DS_GFXCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DS_SOCCLK_BIT, \t\t\tFEATURE_DS_SOCCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DS_LCLK_BIT, \t\t\t\tFEATURE_DS_LCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DS_FCLK_BIT, \t\t\t\tFEATURE_DS_FCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DS_UCLK_BIT,\t\t\t\tFEATURE_DS_UCLK_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_GFX_SS_BIT, \t\t\t\tFEATURE_GFX_SS_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_VCN_DPM_BIT, \t\t\t\tFEATURE_DPM_VCN_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_RSMU_SMN_CG_BIT, \t\t\tFEATURE_RSMU_SMN_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_WAFL_CG_BIT, \t\t\t\tFEATURE_WAFL_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_PPT_BIT, \t\t\t\t\tFEATURE_PPT_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_TDC_BIT, \t\t\t\t\tFEATURE_TDC_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_APCC_PLUS_BIT, \t\t\tFEATURE_APCC_PLUS_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_APCC_DFLL_BIT, \t\t\tFEATURE_APCC_DFLL_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_FUSE_CG_BIT, \t\t\t\tFEATURE_FUSE_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_MP1_CG_BIT, \t\t\t\tFEATURE_MP1_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_SMUIO_CG_BIT, \t\t\tFEATURE_SMUIO_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_THM_CG_BIT, \t\t\t\tFEATURE_THM_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_CLK_CG_BIT, \t\t\t\tFEATURE_CLK_CG_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_FW_CTF_BIT, \t\t\t\tFEATURE_FW_CTF_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_THERMAL_BIT, \t\t\t\tFEATURE_THERMAL_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_OUT_OF_BAND_MONITOR_BIT, \tFEATURE_OUT_OF_BAND_MONITOR_BIT),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_XGMI_PER_LINK_PWR_DWN_BIT, FEATURE_XGMI_PER_LINK_PWR_DWN),\n\tALDEBARAN_FEA_MAP(SMU_FEATURE_DF_CSTATE_BIT, \t\t\tFEATURE_DF_CSTATE),\n};\n\nstatic const struct cmn2asic_mapping aldebaran_table_map[SMU_TABLE_COUNT] = {\n\tTAB_MAP(PPTABLE),\n\tTAB_MAP(AVFS_PSM_DEBUG),\n\tTAB_MAP(AVFS_FUSE_OVERRIDE),\n\tTAB_MAP(PMSTATUSLOG),\n\tTAB_MAP(SMU_METRICS),\n\tTAB_MAP(DRIVER_SMU_CONFIG),\n\tTAB_MAP(I2C_COMMANDS),\n\tTAB_MAP(ECCINFO),\n};\n\nstatic const uint8_t aldebaran_throttler_map[] = {\n\t[THROTTLER_PPT0_BIT]\t\t= (SMU_THROTTLER_PPT0_BIT),\n\t[THROTTLER_PPT1_BIT]\t\t= (SMU_THROTTLER_PPT1_BIT),\n\t[THROTTLER_TDC_GFX_BIT]\t\t= (SMU_THROTTLER_TDC_GFX_BIT),\n\t[THROTTLER_TDC_SOC_BIT]\t\t= (SMU_THROTTLER_TDC_SOC_BIT),\n\t[THROTTLER_TDC_HBM_BIT]\t\t= (SMU_THROTTLER_TDC_MEM_BIT),\n\t[THROTTLER_TEMP_GPU_BIT]\t= (SMU_THROTTLER_TEMP_GPU_BIT),\n\t[THROTTLER_TEMP_MEM_BIT]\t= (SMU_THROTTLER_TEMP_MEM_BIT),\n\t[THROTTLER_TEMP_VR_GFX_BIT]\t= (SMU_THROTTLER_TEMP_VR_GFX_BIT),\n\t[THROTTLER_TEMP_VR_SOC_BIT]\t= (SMU_THROTTLER_TEMP_VR_SOC_BIT),\n\t[THROTTLER_TEMP_VR_MEM_BIT]\t= (SMU_THROTTLER_TEMP_VR_MEM0_BIT),\n\t[THROTTLER_APCC_BIT]\t\t= (SMU_THROTTLER_APCC_BIT),\n};\n\nstatic int aldebaran_tables_init(struct smu_context *smu)\n{\n\tstruct smu_table_context *smu_table = &smu->smu_table;\n\tstruct smu_table *tables = smu_table->tables;\n\n\tSMU_TABLE_INIT(tables, SMU_TABLE_PPTABLE, sizeof(PPTable_t),\n\t\t       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);\n\n\tSMU_TABLE_INIT(tables, SMU_TABLE_PMSTATUSLOG, SMU13_TOOL_SIZE,\n\t\t       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);\n\n\tSMU_TABLE_INIT(tables, SMU_TABLE_SMU_METRICS, sizeof(SmuMetrics_t),\n\t\t       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);\n\n\tSMU_TABLE_INIT(tables, SMU_TABLE_I2C_COMMANDS, sizeof(SwI2cRequest_t),\n\t\t       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);\n\n\tSMU_TABLE_INIT(tables, SMU_TABLE_ECCINFO, sizeof(EccInfoTable_t),\n\t\t       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);\n\n\tsmu_table->metrics_table = kzalloc(sizeof(SmuMetrics_t), GFP_KERNEL);\n\tif (!smu_table->metrics_table)\n\t\treturn -ENOMEM;\n\tsmu_table->metrics_time = 0;\n\n\tsmu_table->gpu_metrics_table_size = sizeof(struct gpu_metrics_v1_3);\n\tsmu_table->gpu_metrics_table = kzalloc(smu_table->gpu_metrics_table_size, GFP_KERNEL);\n\tif (!smu_table->gpu_metrics_table) {\n\t\tkfree(smu_table->metrics_table);\n\t\treturn -ENOMEM;\n\t}\n\n\tsmu_table->ecc_table = kzalloc(tables[SMU_TABLE_ECCINFO].size, GFP_KERNEL);\n\tif (!smu_table->ecc_table) {\n\t\tkfree(smu_table->metrics_table);\n\t\tkfree(smu_table->gpu_metrics_table);\n\t\treturn -ENOMEM;\n\t}\n\n\treturn 0;\n}\n\nstatic int aldebaran_allocate_dpm_context(struct smu_context *smu)\n{\n\tstruct smu_dpm_context *smu_dpm = &smu->smu_dpm;\n\n\tsmu_dpm->dpm_context = kzalloc(sizeof(struct smu_13_0_dpm_context),\n\t\t\t\t       GFP_KERNEL);\n\tif (!smu_dpm->dpm_context)\n\t\treturn -ENOMEM;\n\tsmu_dpm->dpm_context_size = sizeof(struct smu_13_0_dpm_context);\n\n\treturn 0;\n}\n\nstatic int aldebaran_init_smc_tables(struct smu_context *smu)\n{\n\tint ret = 0;\n\n\tret = aldebaran_tables_init(smu);\n\tif (ret)\n\t\treturn ret;\n\n\tret = aldebaran_allocate_dpm_context(smu);\n\tif (ret)\n\t\treturn ret;\n\n\treturn smu_v13_0_init_smc_tables(smu);\n}\n\nstatic int aldebaran_get_allowed_feature_mask(struct smu_context *smu,\n\t\t\t\t\t      uint32_t *feature_mask, uint32_t num)\n{\n\tif (num > 2)\n\t\treturn -EINVAL;\n\n\t \n\tmemset(feature_mask, 0xFF, sizeof(uint32_t) * num);\n\n\treturn 0;\n}\n\nstatic int aldebaran_set_default_dpm_table(struct smu_context *smu)\n{\n\tstruct smu_13_0_dpm_context *dpm_context = smu->smu_dpm.dpm_context;\n\tstruct smu_13_0_dpm_table *dpm_table = NULL;\n\tPPTable_t *pptable = smu->smu_table.driver_pptable;\n\tint ret = 0;\n\n\t \n\tdpm_table = &dpm_context->dpm_tables.soc_table;\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) {\n\t\tret = smu_v13_0_set_single_dpm_table(smu,\n\t\t\t\t\t\t     SMU_SOCCLK,\n\t\t\t\t\t\t     dpm_table);\n\t\tif (ret)\n\t\t\treturn ret;\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100;\n\t\tdpm_table->dpm_levels[0].enabled = true;\n\t\tdpm_table->min = dpm_table->dpm_levels[0].value;\n\t\tdpm_table->max = dpm_table->dpm_levels[0].value;\n\t}\n\n\t \n\tdpm_table = &dpm_context->dpm_tables.gfx_table;\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) {\n\t\t \n\t\tdpm_table->count = 2;\n\t\tdpm_table->dpm_levels[0].value = pptable->GfxclkFmin;\n\t\tdpm_table->dpm_levels[0].enabled = true;\n\t\tdpm_table->dpm_levels[1].value = pptable->GfxclkFmax;\n\t\tdpm_table->dpm_levels[1].enabled = true;\n\t\tdpm_table->min = dpm_table->dpm_levels[0].value;\n\t\tdpm_table->max = dpm_table->dpm_levels[1].value;\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100;\n\t\tdpm_table->dpm_levels[0].enabled = true;\n\t\tdpm_table->min = dpm_table->dpm_levels[0].value;\n\t\tdpm_table->max = dpm_table->dpm_levels[0].value;\n\t}\n\n\t \n\tdpm_table = &dpm_context->dpm_tables.uclk_table;\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {\n\t\tret = smu_v13_0_set_single_dpm_table(smu,\n\t\t\t\t\t\t     SMU_UCLK,\n\t\t\t\t\t\t     dpm_table);\n\t\tif (ret)\n\t\t\treturn ret;\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100;\n\t\tdpm_table->dpm_levels[0].enabled = true;\n\t\tdpm_table->min = dpm_table->dpm_levels[0].value;\n\t\tdpm_table->max = dpm_table->dpm_levels[0].value;\n\t}\n\n\t \n\tdpm_table = &dpm_context->dpm_tables.fclk_table;\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) {\n\t\tret = smu_v13_0_set_single_dpm_table(smu,\n\t\t\t\t\t\t     SMU_FCLK,\n\t\t\t\t\t\t     dpm_table);\n\t\tif (ret)\n\t\t\treturn ret;\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = smu->smu_table.boot_values.fclk / 100;\n\t\tdpm_table->dpm_levels[0].enabled = true;\n\t\tdpm_table->min = dpm_table->dpm_levels[0].value;\n\t\tdpm_table->max = dpm_table->dpm_levels[0].value;\n\t}\n\n\treturn 0;\n}\n\nstatic int aldebaran_check_powerplay_table(struct smu_context *smu)\n{\n\tstruct smu_table_context *table_context = &smu->smu_table;\n\tstruct smu_13_0_powerplay_table *powerplay_table =\n\t\ttable_context->power_play_table;\n\n\ttable_context->thermal_controller_type =\n\t\tpowerplay_table->thermal_controller_type;\n\n\treturn 0;\n}\n\nstatic int aldebaran_store_powerplay_table(struct smu_context *smu)\n{\n\tstruct smu_table_context *table_context = &smu->smu_table;\n\tstruct smu_13_0_powerplay_table *powerplay_table =\n\t\ttable_context->power_play_table;\n\tmemcpy(table_context->driver_pptable, &powerplay_table->smc_pptable,\n\t       sizeof(PPTable_t));\n\n\treturn 0;\n}\n\nstatic int aldebaran_append_powerplay_table(struct smu_context *smu)\n{\n\tstruct smu_table_context *table_context = &smu->smu_table;\n\tPPTable_t *smc_pptable = table_context->driver_pptable;\n\tstruct atom_smc_dpm_info_v4_10 *smc_dpm_table;\n\tint index, ret;\n\n\tindex = get_index_into_master_table(atom_master_list_of_data_tables_v2_1,\n\t\t\t\t\t   smc_dpm_info);\n\n\tret = amdgpu_atombios_get_data_table(smu->adev, index, NULL, NULL, NULL,\n\t\t\t\t      (uint8_t **)&smc_dpm_table);\n\tif (ret)\n\t\treturn ret;\n\n\tdev_info(smu->adev->dev, \"smc_dpm_info table revision(format.content): %d.%d\\n\",\n\t\t\tsmc_dpm_table->table_header.format_revision,\n\t\t\tsmc_dpm_table->table_header.content_revision);\n\n\tif ((smc_dpm_table->table_header.format_revision == 4) &&\n\t    (smc_dpm_table->table_header.content_revision == 10))\n\t\tsmu_memcpy_trailing(smc_pptable, GfxMaxCurrent, reserved,\n\t\t\t\t    smc_dpm_table, GfxMaxCurrent);\n\treturn 0;\n}\n\nstatic int aldebaran_setup_pptable(struct smu_context *smu)\n{\n\tint ret = 0;\n\n\t \n\tsmu->smu_table.boot_values.pp_table_id = 0;\n\n\tret = smu_v13_0_setup_pptable(smu);\n\tif (ret)\n\t\treturn ret;\n\n\tret = aldebaran_store_powerplay_table(smu);\n\tif (ret)\n\t\treturn ret;\n\n\tret = aldebaran_append_powerplay_table(smu);\n\tif (ret)\n\t\treturn ret;\n\n\tret = aldebaran_check_powerplay_table(smu);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ret;\n}\n\nstatic bool aldebaran_is_primary(struct smu_context *smu)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\n\tif (adev->smuio.funcs && adev->smuio.funcs->get_die_id)\n\t\treturn adev->smuio.funcs->get_die_id(adev) == 0;\n\n\treturn true;\n}\n\nstatic int aldebaran_run_board_btc(struct smu_context *smu)\n{\n\tu32 smu_version;\n\tint ret;\n\n\tif (!aldebaran_is_primary(smu))\n\t\treturn 0;\n\n\tret = smu_cmn_get_smc_version(smu, NULL, &smu_version);\n\tif (ret) {\n\t\tdev_err(smu->adev->dev, \"Failed to get smu version!\\n\");\n\t\treturn ret;\n\t}\n\tif (smu_version <= 0x00441d00)\n\t\treturn 0;\n\n\tret = smu_cmn_send_smc_msg(smu, SMU_MSG_BoardPowerCalibration, NULL);\n\tif (ret)\n\t\tdev_err(smu->adev->dev, \"Board power calibration failed!\\n\");\n\n\treturn ret;\n}\n\nstatic int aldebaran_run_btc(struct smu_context *smu)\n{\n\tint ret;\n\n\tret = smu_cmn_send_smc_msg(smu, SMU_MSG_RunDcBtc, NULL);\n\tif (ret)\n\t\tdev_err(smu->adev->dev, \"RunDcBtc failed!\\n\");\n\telse\n\t\tret = aldebaran_run_board_btc(smu);\n\n\treturn ret;\n}\n\nstatic int aldebaran_populate_umd_state_clk(struct smu_context *smu)\n{\n\tstruct smu_13_0_dpm_context *dpm_context =\n\t\tsmu->smu_dpm.dpm_context;\n\tstruct smu_13_0_dpm_table *gfx_table =\n\t\t&dpm_context->dpm_tables.gfx_table;\n\tstruct smu_13_0_dpm_table *mem_table =\n\t\t&dpm_context->dpm_tables.uclk_table;\n\tstruct smu_13_0_dpm_table *soc_table =\n\t\t&dpm_context->dpm_tables.soc_table;\n\tstruct smu_umd_pstate_table *pstate_table =\n\t\t&smu->pstate_table;\n\n\tpstate_table->gfxclk_pstate.min = gfx_table->min;\n\tpstate_table->gfxclk_pstate.peak = gfx_table->max;\n\tpstate_table->gfxclk_pstate.curr.min = gfx_table->min;\n\tpstate_table->gfxclk_pstate.curr.max = gfx_table->max;\n\n\tpstate_table->uclk_pstate.min = mem_table->min;\n\tpstate_table->uclk_pstate.peak = mem_table->max;\n\tpstate_table->uclk_pstate.curr.min = mem_table->min;\n\tpstate_table->uclk_pstate.curr.max = mem_table->max;\n\n\tpstate_table->socclk_pstate.min = soc_table->min;\n\tpstate_table->socclk_pstate.peak = soc_table->max;\n\tpstate_table->socclk_pstate.curr.min = soc_table->min;\n\tpstate_table->socclk_pstate.curr.max = soc_table->max;\n\n\tif (gfx_table->count > ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL &&\n\t    mem_table->count > ALDEBARAN_UMD_PSTATE_MCLK_LEVEL &&\n\t    soc_table->count > ALDEBARAN_UMD_PSTATE_SOCCLK_LEVEL) {\n\t\tpstate_table->gfxclk_pstate.standard =\n\t\t\tgfx_table->dpm_levels[ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL].value;\n\t\tpstate_table->uclk_pstate.standard =\n\t\t\tmem_table->dpm_levels[ALDEBARAN_UMD_PSTATE_MCLK_LEVEL].value;\n\t\tpstate_table->socclk_pstate.standard =\n\t\t\tsoc_table->dpm_levels[ALDEBARAN_UMD_PSTATE_SOCCLK_LEVEL].value;\n\t} else {\n\t\tpstate_table->gfxclk_pstate.standard =\n\t\t\tpstate_table->gfxclk_pstate.min;\n\t\tpstate_table->uclk_pstate.standard =\n\t\t\tpstate_table->uclk_pstate.min;\n\t\tpstate_table->socclk_pstate.standard =\n\t\t\tpstate_table->socclk_pstate.min;\n\t}\n\n\treturn 0;\n}\n\nstatic int aldebaran_get_clk_table(struct smu_context *smu,\n\t\t\t\t   struct pp_clock_levels_with_latency *clocks,\n\t\t\t\t   struct smu_13_0_dpm_table *dpm_table)\n{\n\tuint32_t i;\n\n\tclocks->num_levels = min_t(uint32_t,\n\t\t\t\t   dpm_table->count,\n\t\t\t\t   (uint32_t)PP_MAX_CLOCK_LEVELS);\n\n\tfor (i = 0; i < clocks->num_levels; i++) {\n\t\tclocks->data[i].clocks_in_khz =\n\t\t\tdpm_table->dpm_levels[i].value * 1000;\n\t\tclocks->data[i].latency_in_us = 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int aldebaran_freqs_in_same_level(int32_t frequency1,\n\t\t\t\t\t int32_t frequency2)\n{\n\treturn (abs(frequency1 - frequency2) <= EPSILON);\n}\n\nstatic int aldebaran_get_smu_metrics_data(struct smu_context *smu,\n\t\t\t\t\t  MetricsMember_t member,\n\t\t\t\t\t  uint32_t *value)\n{\n\tstruct smu_table_context *smu_table = &smu->smu_table;\n\tSmuMetrics_t *metrics = (SmuMetrics_t *)smu_table->metrics_table;\n\tint ret = 0;\n\n\tret = smu_cmn_get_metrics_table(smu,\n\t\t\t\t\tNULL,\n\t\t\t\t\tfalse);\n\tif (ret)\n\t\treturn ret;\n\n\tswitch (member) {\n\tcase METRICS_CURR_GFXCLK:\n\t\t*value = metrics->CurrClock[PPCLK_GFXCLK];\n\t\tbreak;\n\tcase METRICS_CURR_SOCCLK:\n\t\t*value = metrics->CurrClock[PPCLK_SOCCLK];\n\t\tbreak;\n\tcase METRICS_CURR_UCLK:\n\t\t*value = metrics->CurrClock[PPCLK_UCLK];\n\t\tbreak;\n\tcase METRICS_CURR_VCLK:\n\t\t*value = metrics->CurrClock[PPCLK_VCLK];\n\t\tbreak;\n\tcase METRICS_CURR_DCLK:\n\t\t*value = metrics->CurrClock[PPCLK_DCLK];\n\t\tbreak;\n\tcase METRICS_CURR_FCLK:\n\t\t*value = metrics->CurrClock[PPCLK_FCLK];\n\t\tbreak;\n\tcase METRICS_AVERAGE_GFXCLK:\n\t\t*value = metrics->AverageGfxclkFrequency;\n\t\tbreak;\n\tcase METRICS_AVERAGE_SOCCLK:\n\t\t*value = metrics->AverageSocclkFrequency;\n\t\tbreak;\n\tcase METRICS_AVERAGE_UCLK:\n\t\t*value = metrics->AverageUclkFrequency;\n\t\tbreak;\n\tcase METRICS_AVERAGE_GFXACTIVITY:\n\t\t*value = metrics->AverageGfxActivity;\n\t\tbreak;\n\tcase METRICS_AVERAGE_MEMACTIVITY:\n\t\t*value = metrics->AverageUclkActivity;\n\t\tbreak;\n\tcase METRICS_AVERAGE_SOCKETPOWER:\n\t\t \n\t\tif (aldebaran_is_primary(smu))\n\t\t\t*value = metrics->AverageSocketPower << 8;\n\t\telse\n\t\t\tret = -EOPNOTSUPP;\n\t\tbreak;\n\tcase METRICS_TEMPERATURE_EDGE:\n\t\t*value = metrics->TemperatureEdge *\n\t\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\tbreak;\n\tcase METRICS_TEMPERATURE_HOTSPOT:\n\t\t*value = metrics->TemperatureHotspot *\n\t\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\tbreak;\n\tcase METRICS_TEMPERATURE_MEM:\n\t\t*value = metrics->TemperatureHBM *\n\t\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\tbreak;\n\tcase METRICS_TEMPERATURE_VRGFX:\n\t\t*value = metrics->TemperatureVrGfx *\n\t\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\tbreak;\n\tcase METRICS_TEMPERATURE_VRSOC:\n\t\t*value = metrics->TemperatureVrSoc *\n\t\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\tbreak;\n\tcase METRICS_TEMPERATURE_VRMEM:\n\t\t*value = metrics->TemperatureVrMem *\n\t\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\tbreak;\n\tcase METRICS_THROTTLER_STATUS:\n\t\t*value = metrics->ThrottlerStatus;\n\t\tbreak;\n\tcase METRICS_UNIQUE_ID_UPPER32:\n\t\t*value = metrics->PublicSerialNumUpper32;\n\t\tbreak;\n\tcase METRICS_UNIQUE_ID_LOWER32:\n\t\t*value = metrics->PublicSerialNumLower32;\n\t\tbreak;\n\tdefault:\n\t\t*value = UINT_MAX;\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_get_current_clk_freq_by_table(struct smu_context *smu,\n\t\t\t\t\t\t   enum smu_clk_type clk_type,\n\t\t\t\t\t\t   uint32_t *value)\n{\n\tMetricsMember_t member_type;\n\tint clk_id = 0;\n\n\tif (!value)\n\t\treturn -EINVAL;\n\n\tclk_id = smu_cmn_to_asic_specific_index(smu,\n\t\t\t\t\t\tCMN2ASIC_MAPPING_CLK,\n\t\t\t\t\t\tclk_type);\n\tif (clk_id < 0)\n\t\treturn -EINVAL;\n\n\tswitch (clk_id) {\n\tcase PPCLK_GFXCLK:\n\t\t \n\t\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT))\n\t\t\tmember_type = METRICS_CURR_GFXCLK;\n\t\telse\n\t\t\tmember_type = METRICS_AVERAGE_GFXCLK;\n\t\tbreak;\n\tcase PPCLK_UCLK:\n\t\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT))\n\t\t\tmember_type = METRICS_CURR_UCLK;\n\t\telse\n\t\t\tmember_type = METRICS_AVERAGE_UCLK;\n\t\tbreak;\n\tcase PPCLK_SOCCLK:\n\t\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT))\n\t\t\tmember_type = METRICS_CURR_SOCCLK;\n\t\telse\n\t\t\tmember_type = METRICS_AVERAGE_SOCCLK;\n\t\tbreak;\n\tcase PPCLK_VCLK:\n\t\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT))\n\t\t\tmember_type = METRICS_CURR_VCLK;\n\t\telse\n\t\t\tmember_type = METRICS_AVERAGE_VCLK;\n\t\tbreak;\n\tcase PPCLK_DCLK:\n\t\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT))\n\t\t\tmember_type = METRICS_CURR_DCLK;\n\t\telse\n\t\t\tmember_type = METRICS_AVERAGE_DCLK;\n\t\tbreak;\n\tcase PPCLK_FCLK:\n\t\tmember_type = METRICS_CURR_FCLK;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t      member_type,\n\t\t\t\t\t      value);\n}\n\nstatic int aldebaran_print_clk_levels(struct smu_context *smu,\n\t\t\t\t      enum smu_clk_type type, char *buf)\n{\n\tint i, now, size = 0;\n\tint ret = 0;\n\tstruct smu_umd_pstate_table *pstate_table = &smu->pstate_table;\n\tstruct pp_clock_levels_with_latency clocks;\n\tstruct smu_13_0_dpm_table *single_dpm_table;\n\tstruct smu_dpm_context *smu_dpm = &smu->smu_dpm;\n\tstruct smu_13_0_dpm_context *dpm_context = NULL;\n\tint display_levels;\n\tuint32_t freq_values[3] = {0};\n\tuint32_t min_clk, max_clk;\n\n\tsmu_cmn_get_sysfs_buf(&buf, &size);\n\n\tif (amdgpu_ras_intr_triggered()) {\n\t\tsize += sysfs_emit_at(buf, size, \"unavailable\\n\");\n\t\treturn size;\n\t}\n\n\tdpm_context = smu_dpm->dpm_context;\n\n\tswitch (type) {\n\n\tcase SMU_OD_SCLK:\n\t\tsize += sysfs_emit_at(buf, size, \"%s:\\n\", \"GFXCLK\");\n\t\tfallthrough;\n\tcase SMU_SCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_GFXCLK, &now);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get current gfx clk Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.gfx_table);\n\t\tret = aldebaran_get_clk_table(smu, &clocks, single_dpm_table);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get gfx clk levels Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tdisplay_levels = (clocks.num_levels == 1) ? 1 : 2;\n\n\t\tmin_clk = pstate_table->gfxclk_pstate.curr.min;\n\t\tmax_clk = pstate_table->gfxclk_pstate.curr.max;\n\n\t\tfreq_values[0] = min_clk;\n\t\tfreq_values[1] = max_clk;\n\n\t\t \n\t\tif (now > min_clk && now < max_clk) {\n\t\t\tdisplay_levels++;\n\t\t\tfreq_values[2] = max_clk;\n\t\t\tfreq_values[1] = now;\n\t\t}\n\n\t\tfor (i = 0; i < display_levels; i++)\n\t\t\tsize += sysfs_emit_at(buf, size, \"%d: %uMhz %s\\n\", i,\n\t\t\t\tfreq_values[i],\n\t\t\t\t(display_levels == 1) ?\n\t\t\t\t\t\"*\" :\n\t\t\t\t\t(aldebaran_freqs_in_same_level(\n\t\t\t\t\t\t freq_values[i], now) ?\n\t\t\t\t\t\t \"*\" :\n\t\t\t\t\t\t \"\"));\n\n\t\tbreak;\n\n\tcase SMU_OD_MCLK:\n\t\tsize += sysfs_emit_at(buf, size, \"%s:\\n\", \"MCLK\");\n\t\tfallthrough;\n\tcase SMU_MCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_UCLK, &now);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get current mclk Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.uclk_table);\n\t\tret = aldebaran_get_clk_table(smu, &clocks, single_dpm_table);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get memory clk levels Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tfor (i = 0; i < clocks.num_levels; i++)\n\t\t\tsize += sysfs_emit_at(buf, size, \"%d: %uMhz %s\\n\",\n\t\t\t\t\ti, clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t(clocks.num_levels == 1) ? \"*\" :\n\t\t\t\t\t(aldebaran_freqs_in_same_level(\n\t\t\t\t\t\t\t\t       clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t\t\t\t       now) ? \"*\" : \"\"));\n\t\tbreak;\n\n\tcase SMU_SOCCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_SOCCLK, &now);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get current socclk Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.soc_table);\n\t\tret = aldebaran_get_clk_table(smu, &clocks, single_dpm_table);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get socclk levels Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tfor (i = 0; i < clocks.num_levels; i++)\n\t\t\tsize += sysfs_emit_at(buf, size, \"%d: %uMhz %s\\n\",\n\t\t\t\t\ti, clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t(clocks.num_levels == 1) ? \"*\" :\n\t\t\t\t\t(aldebaran_freqs_in_same_level(\n\t\t\t\t\t\t\t\t       clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t\t\t\t       now) ? \"*\" : \"\"));\n\t\tbreak;\n\n\tcase SMU_FCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_FCLK, &now);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get current fclk Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.fclk_table);\n\t\tret = aldebaran_get_clk_table(smu, &clocks, single_dpm_table);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get fclk levels Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tfor (i = 0; i < single_dpm_table->count; i++)\n\t\t\tsize += sysfs_emit_at(buf, size, \"%d: %uMhz %s\\n\",\n\t\t\t\t\ti, single_dpm_table->dpm_levels[i].value,\n\t\t\t\t\t(clocks.num_levels == 1) ? \"*\" :\n\t\t\t\t\t(aldebaran_freqs_in_same_level(\n\t\t\t\t\t\t\t\t       clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t\t\t\t       now) ? \"*\" : \"\"));\n\t\tbreak;\n\n\tcase SMU_VCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_VCLK, &now);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get current vclk Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.vclk_table);\n\t\tret = aldebaran_get_clk_table(smu, &clocks, single_dpm_table);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get vclk levels Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tfor (i = 0; i < single_dpm_table->count; i++)\n\t\t\tsize += sysfs_emit_at(buf, size, \"%d: %uMhz %s\\n\",\n\t\t\t\t\ti, single_dpm_table->dpm_levels[i].value,\n\t\t\t\t\t(clocks.num_levels == 1) ? \"*\" :\n\t\t\t\t\t(aldebaran_freqs_in_same_level(\n\t\t\t\t\t\t\t\t       clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t\t\t\t       now) ? \"*\" : \"\"));\n\t\tbreak;\n\n\tcase SMU_DCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_DCLK, &now);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get current dclk Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.dclk_table);\n\t\tret = aldebaran_get_clk_table(smu, &clocks, single_dpm_table);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Attempt to get dclk levels Failed!\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tfor (i = 0; i < single_dpm_table->count; i++)\n\t\t\tsize += sysfs_emit_at(buf, size, \"%d: %uMhz %s\\n\",\n\t\t\t\t\ti, single_dpm_table->dpm_levels[i].value,\n\t\t\t\t\t(clocks.num_levels == 1) ? \"*\" :\n\t\t\t\t\t(aldebaran_freqs_in_same_level(\n\t\t\t\t\t\t\t\t       clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t\t\t\t\t       now) ? \"*\" : \"\"));\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn size;\n}\n\nstatic int aldebaran_upload_dpm_level(struct smu_context *smu,\n\t\t\t\t      bool max,\n\t\t\t\t      uint32_t feature_mask,\n\t\t\t\t      uint32_t level)\n{\n\tstruct smu_13_0_dpm_context *dpm_context =\n\t\tsmu->smu_dpm.dpm_context;\n\tuint32_t freq;\n\tint ret = 0;\n\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT) &&\n\t    (feature_mask & FEATURE_MASK(FEATURE_DPM_GFXCLK_BIT))) {\n\t\tfreq = dpm_context->dpm_tables.gfx_table.dpm_levels[level].value;\n\t\tret = smu_cmn_send_smc_msg_with_param(smu,\n\t\t\t\t\t\t      (max ? SMU_MSG_SetSoftMaxByFreq : SMU_MSG_SetSoftMinByFreq),\n\t\t\t\t\t\t      (PPCLK_GFXCLK << 16) | (freq & 0xffff),\n\t\t\t\t\t\t      NULL);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Failed to set soft %s gfxclk !\\n\",\n\t\t\t\tmax ? \"max\" : \"min\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT) &&\n\t    (feature_mask & FEATURE_MASK(FEATURE_DPM_UCLK_BIT))) {\n\t\tfreq = dpm_context->dpm_tables.uclk_table.dpm_levels[level].value;\n\t\tret = smu_cmn_send_smc_msg_with_param(smu,\n\t\t\t\t\t\t      (max ? SMU_MSG_SetSoftMaxByFreq : SMU_MSG_SetSoftMinByFreq),\n\t\t\t\t\t\t      (PPCLK_UCLK << 16) | (freq & 0xffff),\n\t\t\t\t\t\t      NULL);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Failed to set soft %s memclk !\\n\",\n\t\t\t\tmax ? \"max\" : \"min\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT) &&\n\t    (feature_mask & FEATURE_MASK(FEATURE_DPM_SOCCLK_BIT))) {\n\t\tfreq = dpm_context->dpm_tables.soc_table.dpm_levels[level].value;\n\t\tret = smu_cmn_send_smc_msg_with_param(smu,\n\t\t\t\t\t\t      (max ? SMU_MSG_SetSoftMaxByFreq : SMU_MSG_SetSoftMinByFreq),\n\t\t\t\t\t\t      (PPCLK_SOCCLK << 16) | (freq & 0xffff),\n\t\t\t\t\t\t      NULL);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Failed to set soft %s socclk !\\n\",\n\t\t\t\tmax ? \"max\" : \"min\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_force_clk_levels(struct smu_context *smu,\n\t\t\t\t      enum smu_clk_type type, uint32_t mask)\n{\n\tstruct smu_13_0_dpm_context *dpm_context = smu->smu_dpm.dpm_context;\n\tstruct smu_13_0_dpm_table *single_dpm_table = NULL;\n\tuint32_t soft_min_level, soft_max_level;\n\tint ret = 0;\n\n\tsoft_min_level = mask ? (ffs(mask) - 1) : 0;\n\tsoft_max_level = mask ? (fls(mask) - 1) : 0;\n\n\tswitch (type) {\n\tcase SMU_SCLK:\n\t\tsingle_dpm_table = &(dpm_context->dpm_tables.gfx_table);\n\t\tif (soft_max_level >= single_dpm_table->count) {\n\t\t\tdev_err(smu->adev->dev, \"Clock level specified %d is over max allowed %d\\n\",\n\t\t\t\tsoft_max_level, single_dpm_table->count - 1);\n\t\t\tret = -EINVAL;\n\t\t\tbreak;\n\t\t}\n\n\t\tret = aldebaran_upload_dpm_level(smu,\n\t\t\t\t\t\t false,\n\t\t\t\t\t\t FEATURE_MASK(FEATURE_DPM_GFXCLK_BIT),\n\t\t\t\t\t\t soft_min_level);\n\t\tif (ret) {\n\t\t\tdev_err(smu->adev->dev, \"Failed to upload boot level to lowest!\\n\");\n\t\t\tbreak;\n\t\t}\n\n\t\tret = aldebaran_upload_dpm_level(smu,\n\t\t\t\t\t\t true,\n\t\t\t\t\t\t FEATURE_MASK(FEATURE_DPM_GFXCLK_BIT),\n\t\t\t\t\t\t soft_max_level);\n\t\tif (ret)\n\t\t\tdev_err(smu->adev->dev, \"Failed to upload dpm max level to highest!\\n\");\n\n\t\tbreak;\n\n\tcase SMU_MCLK:\n\tcase SMU_SOCCLK:\n\tcase SMU_FCLK:\n\t\t \n\t\tret = -EINVAL;\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_get_thermal_temperature_range(struct smu_context *smu,\n\t\t\t\t\t\t   struct smu_temperature_range *range)\n{\n\tstruct smu_table_context *table_context = &smu->smu_table;\n\tstruct smu_13_0_powerplay_table *powerplay_table =\n\t\ttable_context->power_play_table;\n\tPPTable_t *pptable = smu->smu_table.driver_pptable;\n\n\tif (!range)\n\t\treturn -EINVAL;\n\n\tmemcpy(range, &smu13_thermal_policy[0], sizeof(struct smu_temperature_range));\n\n\trange->hotspot_crit_max = pptable->ThotspotLimit *\n\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\trange->hotspot_emergency_max = (pptable->ThotspotLimit + CTF_OFFSET_HOTSPOT) *\n\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\trange->mem_crit_max = pptable->TmemLimit *\n\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\trange->mem_emergency_max = (pptable->TmemLimit + CTF_OFFSET_MEM)*\n\t\tSMU_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\trange->software_shutdown_temp = powerplay_table->software_shutdown_temp;\n\n\treturn 0;\n}\n\nstatic int aldebaran_get_current_activity_percent(struct smu_context *smu,\n\t\t\t\t\t\t  enum amd_pp_sensors sensor,\n\t\t\t\t\t\t  uint32_t *value)\n{\n\tint ret = 0;\n\n\tif (!value)\n\t\treturn -EINVAL;\n\n\tswitch (sensor) {\n\tcase AMDGPU_PP_SENSOR_GPU_LOAD:\n\t\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t\t     METRICS_AVERAGE_GFXACTIVITY,\n\t\t\t\t\t\t     value);\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_MEM_LOAD:\n\t\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t\t     METRICS_AVERAGE_MEMACTIVITY,\n\t\t\t\t\t\t     value);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(smu->adev->dev, \"Invalid sensor for retrieving clock activity\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_thermal_get_temperature(struct smu_context *smu,\n\t\t\t\t\t     enum amd_pp_sensors sensor,\n\t\t\t\t\t     uint32_t *value)\n{\n\tint ret = 0;\n\n\tif (!value)\n\t\treturn -EINVAL;\n\n\tswitch (sensor) {\n\tcase AMDGPU_PP_SENSOR_HOTSPOT_TEMP:\n\t\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t\t     METRICS_TEMPERATURE_HOTSPOT,\n\t\t\t\t\t\t     value);\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_EDGE_TEMP:\n\t\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t\t     METRICS_TEMPERATURE_EDGE,\n\t\t\t\t\t\t     value);\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_MEM_TEMP:\n\t\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t\t     METRICS_TEMPERATURE_MEM,\n\t\t\t\t\t\t     value);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(smu->adev->dev, \"Invalid sensor for retrieving temp\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_read_sensor(struct smu_context *smu,\n\t\t\t\t enum amd_pp_sensors sensor,\n\t\t\t\t void *data, uint32_t *size)\n{\n\tint ret = 0;\n\n\tif (amdgpu_ras_intr_triggered())\n\t\treturn 0;\n\n\tif (!data || !size)\n\t\treturn -EINVAL;\n\n\tswitch (sensor) {\n\tcase AMDGPU_PP_SENSOR_MEM_LOAD:\n\tcase AMDGPU_PP_SENSOR_GPU_LOAD:\n\t\tret = aldebaran_get_current_activity_percent(smu,\n\t\t\t\t\t\t\t     sensor,\n\t\t\t\t\t\t\t     (uint32_t *)data);\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GPU_AVG_POWER:\n\t\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t\t     METRICS_AVERAGE_SOCKETPOWER,\n\t\t\t\t\t\t     (uint32_t *)data);\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_HOTSPOT_TEMP:\n\tcase AMDGPU_PP_SENSOR_EDGE_TEMP:\n\tcase AMDGPU_PP_SENSOR_MEM_TEMP:\n\t\tret = aldebaran_thermal_get_temperature(smu, sensor,\n\t\t\t\t\t\t\t(uint32_t *)data);\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GFX_MCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_UCLK, (uint32_t *)data);\n\t\t \n\t\t*(uint32_t *)data *= 100;\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GFX_SCLK:\n\t\tret = aldebaran_get_current_clk_freq_by_table(smu, SMU_GFXCLK, (uint32_t *)data);\n\t\t*(uint32_t *)data *= 100;\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_VDDGFX:\n\t\tret = smu_v13_0_get_gfx_vdd(smu, (uint32_t *)data);\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GPU_INPUT_POWER:\n\tdefault:\n\t\tret = -EOPNOTSUPP;\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_get_power_limit(struct smu_context *smu,\n\t\t\t\t     uint32_t *current_power_limit,\n\t\t\t\t     uint32_t *default_power_limit,\n\t\t\t\t     uint32_t *max_power_limit)\n{\n\tPPTable_t *pptable = smu->smu_table.driver_pptable;\n\tuint32_t power_limit = 0;\n\tint ret;\n\n\tif (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) {\n\t\tif (current_power_limit)\n\t\t\t*current_power_limit = 0;\n\t\tif (default_power_limit)\n\t\t\t*default_power_limit = 0;\n\t\tif (max_power_limit)\n\t\t\t*max_power_limit = 0;\n\n\t\tdev_warn(smu->adev->dev,\n\t\t\t\"PPT feature is not enabled, power values can't be fetched.\");\n\n\t\treturn 0;\n\t}\n\n\t \n\tif (aldebaran_is_primary(smu)) {\n\t\tret = smu_cmn_send_smc_msg(smu, SMU_MSG_GetPptLimit,\n\t\t\t\t\t   &power_limit);\n\n\t\tif (ret) {\n\t\t\t \n\t\t\tif (!pptable) {\n\t\t\t\tdev_err(smu->adev->dev,\n\t\t\t\t\t\"Cannot get PPT limit due to pptable missing!\");\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\t\t\tpower_limit = pptable->PptLimit;\n\t\t}\n\t}\n\n\tif (current_power_limit)\n\t\t*current_power_limit = power_limit;\n\tif (default_power_limit)\n\t\t*default_power_limit = power_limit;\n\n\tif (max_power_limit) {\n\t\tif (pptable)\n\t\t\t*max_power_limit = pptable->PptLimit;\n\t}\n\n\treturn 0;\n}\n\nstatic int aldebaran_set_power_limit(struct smu_context *smu,\n\t\t\t\t     enum smu_ppt_limit_type limit_type,\n\t\t\t\t     uint32_t limit)\n{\n\t \n\tif (aldebaran_is_primary(smu))\n\t\treturn smu_v13_0_set_power_limit(smu, limit_type, limit);\n\n\treturn -EINVAL;\n}\n\nstatic int aldebaran_system_features_control(struct  smu_context *smu, bool enable)\n{\n\tint ret;\n\n\tret = smu_v13_0_system_features_control(smu, enable);\n\tif (!ret && enable)\n\t\tret = aldebaran_run_btc(smu);\n\n\treturn ret;\n}\n\nstatic int aldebaran_set_performance_level(struct smu_context *smu,\n\t\t\t\t\t   enum amd_dpm_forced_level level)\n{\n\tstruct smu_dpm_context *smu_dpm = &(smu->smu_dpm);\n\tstruct smu_13_0_dpm_context *dpm_context = smu_dpm->dpm_context;\n\tstruct smu_13_0_dpm_table *gfx_table =\n\t\t&dpm_context->dpm_tables.gfx_table;\n\tstruct smu_umd_pstate_table *pstate_table = &smu->pstate_table;\n\n\t \n\tif ((smu_dpm->dpm_level == AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM) &&\n\t    (level != AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM)) {\n\t\tsmu_cmn_send_smc_msg(smu, SMU_MSG_DisableDeterminism, NULL);\n\t\tpstate_table->gfxclk_pstate.curr.max = gfx_table->max;\n\t}\n\n\tswitch (level) {\n\n\tcase AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM:\n\t\treturn 0;\n\n\tcase AMD_DPM_FORCED_LEVEL_HIGH:\n\tcase AMD_DPM_FORCED_LEVEL_LOW:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_PEAK:\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn smu_v13_0_set_performance_level(smu, level);\n}\n\nstatic int aldebaran_set_soft_freq_limited_range(struct smu_context *smu,\n\t\t\t\t\t  enum smu_clk_type clk_type,\n\t\t\t\t\t  uint32_t min,\n\t\t\t\t\t  uint32_t max)\n{\n\tstruct smu_dpm_context *smu_dpm = &(smu->smu_dpm);\n\tstruct smu_13_0_dpm_context *dpm_context = smu_dpm->dpm_context;\n\tstruct smu_umd_pstate_table *pstate_table = &smu->pstate_table;\n\tstruct amdgpu_device *adev = smu->adev;\n\tuint32_t min_clk;\n\tuint32_t max_clk;\n\tint ret = 0;\n\n\tif (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK)\n\t\treturn -EINVAL;\n\n\tif ((smu_dpm->dpm_level != AMD_DPM_FORCED_LEVEL_MANUAL)\n\t\t\t&& (smu_dpm->dpm_level != AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM))\n\t\treturn -EINVAL;\n\n\tif (smu_dpm->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL) {\n\t\tif (min >= max) {\n\t\t\tdev_err(smu->adev->dev,\n\t\t\t\t\"Minimum GFX clk should be less than the maximum allowed clock\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif ((min == pstate_table->gfxclk_pstate.curr.min) &&\n\t\t    (max == pstate_table->gfxclk_pstate.curr.max))\n\t\t\treturn 0;\n\n\t\tret = smu_v13_0_set_soft_freq_limited_range(smu, SMU_GFXCLK,\n\t\t\t\t\t\t\t    min, max);\n\t\tif (!ret) {\n\t\t\tpstate_table->gfxclk_pstate.curr.min = min;\n\t\t\tpstate_table->gfxclk_pstate.curr.max = max;\n\t\t}\n\n\t\treturn ret;\n\t}\n\n\tif (smu_dpm->dpm_level == AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM) {\n\t\tif (!max || (max < dpm_context->dpm_tables.gfx_table.min) ||\n\t\t\t(max > dpm_context->dpm_tables.gfx_table.max)) {\n\t\t\tdev_warn(adev->dev,\n\t\t\t\t\t\"Invalid max frequency %d MHz specified for determinism\\n\", max);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\t \n\t\tmin_clk = dpm_context->dpm_tables.gfx_table.min;\n\t\tmax_clk = dpm_context->dpm_tables.gfx_table.max;\n\t\tret = smu_v13_0_set_soft_freq_limited_range(smu, SMU_GFXCLK, min_clk, max_clk);\n\t\tif (!ret) {\n\t\t\tusleep_range(500, 1000);\n\t\t\tret = smu_cmn_send_smc_msg_with_param(smu,\n\t\t\t\t\tSMU_MSG_EnableDeterminism,\n\t\t\t\t\tmax, NULL);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(adev->dev,\n\t\t\t\t\t\t\"Failed to enable determinism at GFX clock %d MHz\\n\", max);\n\t\t\t} else {\n\t\t\t\tpstate_table->gfxclk_pstate.curr.min = min_clk;\n\t\t\t\tpstate_table->gfxclk_pstate.curr.max = max;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_usr_edit_dpm_table(struct smu_context *smu, enum PP_OD_DPM_TABLE_COMMAND type,\n\t\t\t\t\t\t\tlong input[], uint32_t size)\n{\n\tstruct smu_dpm_context *smu_dpm = &(smu->smu_dpm);\n\tstruct smu_13_0_dpm_context *dpm_context = smu_dpm->dpm_context;\n\tstruct smu_umd_pstate_table *pstate_table = &smu->pstate_table;\n\tuint32_t min_clk;\n\tuint32_t max_clk;\n\tint ret = 0;\n\n\t \n\tif ((smu_dpm->dpm_level != AMD_DPM_FORCED_LEVEL_MANUAL)\n\t\t\t&& (smu_dpm->dpm_level != AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM))\n\t\treturn -EINVAL;\n\n\tswitch (type) {\n\tcase PP_OD_EDIT_SCLK_VDDC_TABLE:\n\t\tif (size != 2) {\n\t\t\tdev_err(smu->adev->dev, \"Input parameter number not correct\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif (input[0] == 0) {\n\t\t\tif (input[1] < dpm_context->dpm_tables.gfx_table.min) {\n\t\t\t\tdev_warn(smu->adev->dev, \"Minimum GFX clk (%ld) MHz specified is less than the minimum allowed (%d) MHz\\n\",\n\t\t\t\t\tinput[1], dpm_context->dpm_tables.gfx_table.min);\n\t\t\t\tpstate_table->gfxclk_pstate.custom.min =\n\t\t\t\t\tpstate_table->gfxclk_pstate.curr.min;\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\n\t\t\tpstate_table->gfxclk_pstate.custom.min = input[1];\n\t\t} else if (input[0] == 1) {\n\t\t\tif (input[1] > dpm_context->dpm_tables.gfx_table.max) {\n\t\t\t\tdev_warn(smu->adev->dev, \"Maximum GFX clk (%ld) MHz specified is greater than the maximum allowed (%d) MHz\\n\",\n\t\t\t\t\tinput[1], dpm_context->dpm_tables.gfx_table.max);\n\t\t\t\tpstate_table->gfxclk_pstate.custom.max =\n\t\t\t\t\tpstate_table->gfxclk_pstate.curr.max;\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\n\t\t\tpstate_table->gfxclk_pstate.custom.max = input[1];\n\t\t} else {\n\t\t\treturn -EINVAL;\n\t\t}\n\t\tbreak;\n\tcase PP_OD_RESTORE_DEFAULT_TABLE:\n\t\tif (size != 0) {\n\t\t\tdev_err(smu->adev->dev, \"Input parameter number not correct\\n\");\n\t\t\treturn -EINVAL;\n\t\t} else {\n\t\t\t \n\t\t\tmin_clk = dpm_context->dpm_tables.gfx_table.min;\n\t\t\tmax_clk = dpm_context->dpm_tables.gfx_table.max;\n\n\t\t\treturn aldebaran_set_soft_freq_limited_range(smu, SMU_GFXCLK, min_clk, max_clk);\n\t\t}\n\t\tbreak;\n\tcase PP_OD_COMMIT_DPM_TABLE:\n\t\tif (size != 0) {\n\t\t\tdev_err(smu->adev->dev, \"Input parameter number not correct\\n\");\n\t\t\treturn -EINVAL;\n\t\t} else {\n\t\t\tif (!pstate_table->gfxclk_pstate.custom.min)\n\t\t\t\tpstate_table->gfxclk_pstate.custom.min =\n\t\t\t\t\tpstate_table->gfxclk_pstate.curr.min;\n\n\t\t\tif (!pstate_table->gfxclk_pstate.custom.max)\n\t\t\t\tpstate_table->gfxclk_pstate.custom.max =\n\t\t\t\t\tpstate_table->gfxclk_pstate.curr.max;\n\n\t\t\tmin_clk = pstate_table->gfxclk_pstate.custom.min;\n\t\t\tmax_clk = pstate_table->gfxclk_pstate.custom.max;\n\n\t\t\treturn aldebaran_set_soft_freq_limited_range(smu, SMU_GFXCLK, min_clk, max_clk);\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\treturn -ENOSYS;\n\t}\n\n\treturn ret;\n}\n\nstatic bool aldebaran_is_dpm_running(struct smu_context *smu)\n{\n\tint ret;\n\tuint64_t feature_enabled;\n\n\tret = smu_cmn_get_enabled_mask(smu, &feature_enabled);\n\tif (ret)\n\t\treturn false;\n\treturn !!(feature_enabled & SMC_DPM_FEATURE);\n}\n\nstatic int aldebaran_i2c_xfer(struct i2c_adapter *i2c_adap,\n\t\t\t      struct i2c_msg *msg, int num_msgs)\n{\n\tstruct amdgpu_smu_i2c_bus *smu_i2c = i2c_get_adapdata(i2c_adap);\n\tstruct amdgpu_device *adev = smu_i2c->adev;\n\tstruct smu_context *smu = adev->powerplay.pp_handle;\n\tstruct smu_table_context *smu_table = &smu->smu_table;\n\tstruct smu_table *table = &smu_table->driver_table;\n\tSwI2cRequest_t *req, *res = (SwI2cRequest_t *)table->cpu_addr;\n\tint i, j, r, c;\n\tu16 dir;\n\n\tif (!adev->pm.dpm_enabled)\n\t\treturn -EBUSY;\n\n\treq = kzalloc(sizeof(*req), GFP_KERNEL);\n\tif (!req)\n\t\treturn -ENOMEM;\n\n\treq->I2CcontrollerPort = smu_i2c->port;\n\treq->I2CSpeed = I2C_SPEED_FAST_400K;\n\treq->SlaveAddress = msg[0].addr << 1;  \n\tdir = msg[0].flags & I2C_M_RD;\n\n\tfor (c = i = 0; i < num_msgs; i++) {\n\t\tfor (j = 0; j < msg[i].len; j++, c++) {\n\t\t\tSwI2cCmd_t *cmd = &req->SwI2cCmds[c];\n\n\t\t\tif (!(msg[i].flags & I2C_M_RD)) {\n\t\t\t\t \n\t\t\t\tcmd->CmdConfig |= CMDCONFIG_READWRITE_MASK;\n\t\t\t\tcmd->ReadWriteData = msg[i].buf[j];\n\t\t\t}\n\n\t\t\tif ((dir ^ msg[i].flags) & I2C_M_RD) {\n\t\t\t\t \n\t\t\t\tdir = msg[i].flags & I2C_M_RD;\n\t\t\t\tcmd->CmdConfig |= CMDCONFIG_RESTART_MASK;\n\t\t\t}\n\n\t\t\treq->NumCmds++;\n\n\t\t\t \n\t\t\tif ((j == msg[i].len - 1) &&\n\t\t\t    ((i == num_msgs - 1) || (msg[i].flags & I2C_M_STOP))) {\n\t\t\t\tcmd->CmdConfig &= ~CMDCONFIG_RESTART_MASK;\n\t\t\t\tcmd->CmdConfig |= CMDCONFIG_STOP_MASK;\n\t\t\t}\n\t\t}\n\t}\n\tmutex_lock(&adev->pm.mutex);\n\tr = smu_cmn_update_table(smu, SMU_TABLE_I2C_COMMANDS, 0, req, true);\n\tif (r)\n\t\tgoto fail;\n\n\tfor (c = i = 0; i < num_msgs; i++) {\n\t\tif (!(msg[i].flags & I2C_M_RD)) {\n\t\t\tc += msg[i].len;\n\t\t\tcontinue;\n\t\t}\n\t\tfor (j = 0; j < msg[i].len; j++, c++) {\n\t\t\tSwI2cCmd_t *cmd = &res->SwI2cCmds[c];\n\n\t\t\tmsg[i].buf[j] = cmd->ReadWriteData;\n\t\t}\n\t}\n\tr = num_msgs;\nfail:\n\tmutex_unlock(&adev->pm.mutex);\n\tkfree(req);\n\treturn r;\n}\n\nstatic u32 aldebaran_i2c_func(struct i2c_adapter *adap)\n{\n\treturn I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;\n}\n\n\nstatic const struct i2c_algorithm aldebaran_i2c_algo = {\n\t.master_xfer = aldebaran_i2c_xfer,\n\t.functionality = aldebaran_i2c_func,\n};\n\nstatic const struct i2c_adapter_quirks aldebaran_i2c_control_quirks = {\n\t.flags = I2C_AQ_COMB | I2C_AQ_COMB_SAME_ADDR | I2C_AQ_NO_ZERO_LEN,\n\t.max_read_len  = MAX_SW_I2C_COMMANDS,\n\t.max_write_len = MAX_SW_I2C_COMMANDS,\n\t.max_comb_1st_msg_len = 2,\n\t.max_comb_2nd_msg_len = MAX_SW_I2C_COMMANDS - 2,\n};\n\nstatic int aldebaran_i2c_control_init(struct smu_context *smu)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\tstruct amdgpu_smu_i2c_bus *smu_i2c = &adev->pm.smu_i2c[0];\n\tstruct i2c_adapter *control = &smu_i2c->adapter;\n\tint res;\n\n\tsmu_i2c->adev = adev;\n\tsmu_i2c->port = 0;\n\tmutex_init(&smu_i2c->mutex);\n\tcontrol->owner = THIS_MODULE;\n\tcontrol->class = I2C_CLASS_SPD;\n\tcontrol->dev.parent = &adev->pdev->dev;\n\tcontrol->algo = &aldebaran_i2c_algo;\n\tsnprintf(control->name, sizeof(control->name), \"AMDGPU SMU 0\");\n\tcontrol->quirks = &aldebaran_i2c_control_quirks;\n\ti2c_set_adapdata(control, smu_i2c);\n\n\tres = i2c_add_adapter(control);\n\tif (res) {\n\t\tDRM_ERROR(\"Failed to register hw i2c, err: %d\\n\", res);\n\t\tgoto Out_err;\n\t}\n\n\tadev->pm.ras_eeprom_i2c_bus = &adev->pm.smu_i2c[0].adapter;\n\tadev->pm.fru_eeprom_i2c_bus = &adev->pm.smu_i2c[0].adapter;\n\n\treturn 0;\nOut_err:\n\ti2c_del_adapter(control);\n\n\treturn res;\n}\n\nstatic void aldebaran_i2c_control_fini(struct smu_context *smu)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\tint i;\n\n\tfor (i = 0; i < MAX_SMU_I2C_BUSES; i++) {\n\t\tstruct amdgpu_smu_i2c_bus *smu_i2c = &adev->pm.smu_i2c[i];\n\t\tstruct i2c_adapter *control = &smu_i2c->adapter;\n\n\t\ti2c_del_adapter(control);\n\t}\n\tadev->pm.ras_eeprom_i2c_bus = NULL;\n\tadev->pm.fru_eeprom_i2c_bus = NULL;\n}\n\nstatic void aldebaran_get_unique_id(struct smu_context *smu)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\tuint32_t upper32 = 0, lower32 = 0;\n\n\tif (aldebaran_get_smu_metrics_data(smu, METRICS_UNIQUE_ID_UPPER32, &upper32))\n\t\tgoto out;\n\tif (aldebaran_get_smu_metrics_data(smu, METRICS_UNIQUE_ID_LOWER32, &lower32))\n\t\tgoto out;\n\nout:\n\tadev->unique_id = ((uint64_t)upper32 << 32) | lower32;\n\tif (adev->serial[0] == '\\0')\n\t\tsprintf(adev->serial, \"%016llx\", adev->unique_id);\n}\n\nstatic bool aldebaran_is_baco_supported(struct smu_context *smu)\n{\n\t \n\n\treturn false;\n}\n\nstatic int aldebaran_set_df_cstate(struct smu_context *smu,\n\t\t\t\t   enum pp_df_cstate state)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\n\t \n\tif (amdgpu_in_reset(adev) || adev->in_suspend)\n\t\treturn 0;\n\n\treturn smu_cmn_send_smc_msg_with_param(smu, SMU_MSG_DFCstateControl, state, NULL);\n}\n\nstatic int aldebaran_allow_xgmi_power_down(struct smu_context *smu, bool en)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\n\t \n\tif (!adev->smuio.funcs->get_socket_id(adev) &&\n\t    !adev->smuio.funcs->get_die_id(adev))\n\t\treturn smu_cmn_send_smc_msg_with_param(smu,\n\t\t\t\t   SMU_MSG_GmiPwrDnControl,\n\t\t\t\t   en ? 0 : 1,\n\t\t\t\t   NULL);\n\telse\n\t\treturn 0;\n}\n\nstatic const struct throttling_logging_label {\n\tuint32_t feature_mask;\n\tconst char *label;\n} logging_label[] = {\n\t{(1U << THROTTLER_TEMP_GPU_BIT), \"GPU\"},\n\t{(1U << THROTTLER_TEMP_MEM_BIT), \"HBM\"},\n\t{(1U << THROTTLER_TEMP_VR_GFX_BIT), \"VR of GFX rail\"},\n\t{(1U << THROTTLER_TEMP_VR_MEM_BIT), \"VR of HBM rail\"},\n\t{(1U << THROTTLER_TEMP_VR_SOC_BIT), \"VR of SOC rail\"},\n};\nstatic void aldebaran_log_thermal_throttling_event(struct smu_context *smu)\n{\n\tint ret;\n\tint throttler_idx, throtting_events = 0, buf_idx = 0;\n\tstruct amdgpu_device *adev = smu->adev;\n\tuint32_t throttler_status;\n\tchar log_buf[256];\n\n\tret = aldebaran_get_smu_metrics_data(smu,\n\t\t\t\t\t     METRICS_THROTTLER_STATUS,\n\t\t\t\t\t     &throttler_status);\n\tif (ret)\n\t\treturn;\n\n\tmemset(log_buf, 0, sizeof(log_buf));\n\tfor (throttler_idx = 0; throttler_idx < ARRAY_SIZE(logging_label);\n\t     throttler_idx++) {\n\t\tif (throttler_status & logging_label[throttler_idx].feature_mask) {\n\t\t\tthrotting_events++;\n\t\t\tbuf_idx += snprintf(log_buf + buf_idx,\n\t\t\t\t\t    sizeof(log_buf) - buf_idx,\n\t\t\t\t\t    \"%s%s\",\n\t\t\t\t\t    throtting_events > 1 ? \" and \" : \"\",\n\t\t\t\t\t    logging_label[throttler_idx].label);\n\t\t\tif (buf_idx >= sizeof(log_buf)) {\n\t\t\t\tdev_err(adev->dev, \"buffer overflow!\\n\");\n\t\t\t\tlog_buf[sizeof(log_buf) - 1] = '\\0';\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\tdev_warn(adev->dev, \"WARN: GPU thermal throttling temperature reached, expect performance decrease. %s.\\n\",\n\t\t log_buf);\n\tkgd2kfd_smi_event_throttle(smu->adev->kfd.dev,\n\t\tsmu_cmn_get_indep_throttler_status(throttler_status,\n\t\t\t\t\t\t   aldebaran_throttler_map));\n}\n\nstatic int aldebaran_get_current_pcie_link_speed(struct smu_context *smu)\n{\n\tstruct amdgpu_device *adev = smu->adev;\n\tuint32_t esm_ctrl;\n\n\t \n\tesm_ctrl = RREG32_PCIE(smnPCIE_ESM_CTRL);\n\tif ((esm_ctrl >> 15) & 0x1FFFF)\n\t\treturn (((esm_ctrl >> 8) & 0x3F) + 128);\n\n\treturn smu_v13_0_get_current_pcie_link_speed(smu);\n}\n\nstatic ssize_t aldebaran_get_gpu_metrics(struct smu_context *smu,\n\t\t\t\t\t void **table)\n{\n\tstruct smu_table_context *smu_table = &smu->smu_table;\n\tstruct gpu_metrics_v1_3 *gpu_metrics =\n\t\t(struct gpu_metrics_v1_3 *)smu_table->gpu_metrics_table;\n\tSmuMetrics_t metrics;\n\tint i, ret = 0;\n\n\tret = smu_cmn_get_metrics_table(smu,\n\t\t\t\t\t&metrics,\n\t\t\t\t\ttrue);\n\tif (ret)\n\t\treturn ret;\n\n\tsmu_cmn_init_soft_gpu_metrics(gpu_metrics, 1, 3);\n\n\tgpu_metrics->temperature_edge = metrics.TemperatureEdge;\n\tgpu_metrics->temperature_hotspot = metrics.TemperatureHotspot;\n\tgpu_metrics->temperature_mem = metrics.TemperatureHBM;\n\tgpu_metrics->temperature_vrgfx = metrics.TemperatureVrGfx;\n\tgpu_metrics->temperature_vrsoc = metrics.TemperatureVrSoc;\n\tgpu_metrics->temperature_vrmem = metrics.TemperatureVrMem;\n\n\tgpu_metrics->average_gfx_activity = metrics.AverageGfxActivity;\n\tgpu_metrics->average_umc_activity = metrics.AverageUclkActivity;\n\tgpu_metrics->average_mm_activity = 0;\n\n\t \n\tif (aldebaran_is_primary(smu)) {\n\t\tgpu_metrics->average_socket_power = metrics.AverageSocketPower;\n\t\tgpu_metrics->energy_accumulator =\n\t\t\t(uint64_t)metrics.EnergyAcc64bitHigh << 32 |\n\t\t\tmetrics.EnergyAcc64bitLow;\n\t} else {\n\t\tgpu_metrics->average_socket_power = 0;\n\t\tgpu_metrics->energy_accumulator = 0;\n\t}\n\n\tgpu_metrics->average_gfxclk_frequency = metrics.AverageGfxclkFrequency;\n\tgpu_metrics->average_socclk_frequency = metrics.AverageSocclkFrequency;\n\tgpu_metrics->average_uclk_frequency = metrics.AverageUclkFrequency;\n\tgpu_metrics->average_vclk0_frequency = 0;\n\tgpu_metrics->average_dclk0_frequency = 0;\n\n\tgpu_metrics->current_gfxclk = metrics.CurrClock[PPCLK_GFXCLK];\n\tgpu_metrics->current_socclk = metrics.CurrClock[PPCLK_SOCCLK];\n\tgpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK];\n\tgpu_metrics->current_vclk0 = metrics.CurrClock[PPCLK_VCLK];\n\tgpu_metrics->current_dclk0 = metrics.CurrClock[PPCLK_DCLK];\n\n\tgpu_metrics->throttle_status = metrics.ThrottlerStatus;\n\tgpu_metrics->indep_throttle_status =\n\t\t\tsmu_cmn_get_indep_throttler_status(metrics.ThrottlerStatus,\n\t\t\t\t\t\t\t   aldebaran_throttler_map);\n\n\tgpu_metrics->current_fan_speed = 0;\n\n\tgpu_metrics->pcie_link_width =\n\t\tsmu_v13_0_get_current_pcie_link_width(smu);\n\tgpu_metrics->pcie_link_speed =\n\t\taldebaran_get_current_pcie_link_speed(smu);\n\n\tgpu_metrics->system_clock_counter = ktime_get_boottime_ns();\n\n\tgpu_metrics->gfx_activity_acc = metrics.GfxBusyAcc;\n\tgpu_metrics->mem_activity_acc = metrics.DramBusyAcc;\n\n\tfor (i = 0; i < NUM_HBM_INSTANCES; i++)\n\t\tgpu_metrics->temperature_hbm[i] = metrics.TemperatureAllHBM[i];\n\n\tgpu_metrics->firmware_timestamp = ((uint64_t)metrics.TimeStampHigh << 32) |\n\t\t\t\t\tmetrics.TimeStampLow;\n\n\t*table = (void *)gpu_metrics;\n\n\treturn sizeof(struct gpu_metrics_v1_3);\n}\n\nstatic int aldebaran_check_ecc_table_support(struct smu_context *smu,\n\t\tint *ecctable_version)\n{\n\tuint32_t if_version = 0xff, smu_version = 0xff;\n\tint ret = 0;\n\n\tret = smu_cmn_get_smc_version(smu, &if_version, &smu_version);\n\tif (ret) {\n\t\t \n\t\tret = -EOPNOTSUPP;\n\t}\n\n\tif (smu_version < SUPPORT_ECCTABLE_SMU_VERSION)\n\t\tret = -EOPNOTSUPP;\n\telse if (smu_version >= SUPPORT_ECCTABLE_SMU_VERSION &&\n\t\t\tsmu_version < SUPPORT_ECCTABLE_V2_SMU_VERSION)\n\t\t*ecctable_version = 1;\n\telse\n\t\t*ecctable_version = 2;\n\n\treturn ret;\n}\n\nstatic ssize_t aldebaran_get_ecc_info(struct smu_context *smu,\n\t\t\t\t\t void *table)\n{\n\tstruct smu_table_context *smu_table = &smu->smu_table;\n\tEccInfoTable_t *ecc_table = NULL;\n\tstruct ecc_info_per_ch *ecc_info_per_channel = NULL;\n\tint i, ret = 0;\n\tint table_version = 0;\n\tstruct umc_ecc_info *eccinfo = (struct umc_ecc_info *)table;\n\n\tret = aldebaran_check_ecc_table_support(smu, &table_version);\n\tif (ret)\n\t\treturn ret;\n\n\tret = smu_cmn_update_table(smu,\n\t\t\t       SMU_TABLE_ECCINFO,\n\t\t\t       0,\n\t\t\t       smu_table->ecc_table,\n\t\t\t       false);\n\tif (ret) {\n\t\tdev_info(smu->adev->dev, \"Failed to export SMU ecc table!\\n\");\n\t\treturn ret;\n\t}\n\n\tecc_table = (EccInfoTable_t *)smu_table->ecc_table;\n\n\tif (table_version == 1) {\n\t\tfor (i = 0; i < ALDEBARAN_UMC_CHANNEL_NUM; i++) {\n\t\t\tecc_info_per_channel = &(eccinfo->ecc[i]);\n\t\t\tecc_info_per_channel->ce_count_lo_chip =\n\t\t\t\tecc_table->EccInfo[i].ce_count_lo_chip;\n\t\t\tecc_info_per_channel->ce_count_hi_chip =\n\t\t\t\tecc_table->EccInfo[i].ce_count_hi_chip;\n\t\t\tecc_info_per_channel->mca_umc_status =\n\t\t\t\tecc_table->EccInfo[i].mca_umc_status;\n\t\t\tecc_info_per_channel->mca_umc_addr =\n\t\t\t\tecc_table->EccInfo[i].mca_umc_addr;\n\t\t}\n\t} else if (table_version == 2) {\n\t\tfor (i = 0; i < ALDEBARAN_UMC_CHANNEL_NUM; i++) {\n\t\t\tecc_info_per_channel = &(eccinfo->ecc[i]);\n\t\t\tecc_info_per_channel->ce_count_lo_chip =\n\t\t\t\tecc_table->EccInfo_V2[i].ce_count_lo_chip;\n\t\t\tecc_info_per_channel->ce_count_hi_chip =\n\t\t\t\tecc_table->EccInfo_V2[i].ce_count_hi_chip;\n\t\t\tecc_info_per_channel->mca_umc_status =\n\t\t\t\tecc_table->EccInfo_V2[i].mca_umc_status;\n\t\t\tecc_info_per_channel->mca_umc_addr =\n\t\t\t\tecc_table->EccInfo_V2[i].mca_umc_addr;\n\t\t\tecc_info_per_channel->mca_ceumc_addr =\n\t\t\t\tecc_table->EccInfo_V2[i].mca_ceumc_addr;\n\t\t}\n\t\teccinfo->record_ce_addr_supported = 1;\n\t}\n\n\treturn ret;\n}\n\nstatic int aldebaran_mode1_reset(struct smu_context *smu)\n{\n\tu32 smu_version, fatal_err, param;\n\tint ret = 0;\n\tstruct amdgpu_device *adev = smu->adev;\n\tstruct amdgpu_ras *ras = amdgpu_ras_get_context(adev);\n\n\tfatal_err = 0;\n\tparam = SMU_RESET_MODE_1;\n\n\t \n\tsmu_cmn_get_smc_version(smu, NULL, &smu_version);\n\tif (smu_version < 0x00440700) {\n\t\tret = smu_cmn_send_smc_msg(smu, SMU_MSG_Mode1Reset, NULL);\n\t} else {\n\t\t \n\t\tif ((smu_version >= 0x00442c00) && ras &&\n\t\t    atomic_read(&ras->in_recovery))\n\t\t\tfatal_err = 1;\n\n\t\tparam |= (fatal_err << 16);\n\t\tret = smu_cmn_send_smc_msg_with_param(smu,\n\t\t\t\t\tSMU_MSG_GfxDeviceDriverReset, param, NULL);\n\t}\n\n\tif (!ret)\n\t\tmsleep(SMU13_MODE1_RESET_WAIT_TIME_IN_MS);\n\n\treturn ret;\n}\n\nstatic int aldebaran_mode2_reset(struct smu_context *smu)\n{\n\tu32 smu_version;\n\tint ret = 0, index;\n\tstruct amdgpu_device *adev = smu->adev;\n\tint timeout = 10;\n\n\tsmu_cmn_get_smc_version(smu, NULL, &smu_version);\n\n\tindex = smu_cmn_to_asic_specific_index(smu, CMN2ASIC_MAPPING_MSG,\n\t\t\t\t\t\tSMU_MSG_GfxDeviceDriverReset);\n\n\tmutex_lock(&smu->message_lock);\n\tif (smu_version >= 0x00441400) {\n\t\tret = smu_cmn_send_msg_without_waiting(smu, (uint16_t)index, SMU_RESET_MODE_2);\n\t\t \n\t\tmsleep(100);\n\t\tdev_dbg(smu->adev->dev, \"restore config space...\\n\");\n\t\t \n\t\tamdgpu_device_load_pci_state(adev->pdev);\n\n\t\tdev_dbg(smu->adev->dev, \"wait for reset ack\\n\");\n\t\twhile (ret == -ETIME && timeout)  {\n\t\t\tret = smu_cmn_wait_for_response(smu);\n\t\t\t \n\t\t\tif (ret == -ETIME) {\n\t\t\t\t--timeout;\n\t\t\t\tusleep_range(500, 1000);\n\t\t\t\tcontinue;\n\t\t\t}\n\n\t\t\tif (ret != 1) {\n\t\t\t\tdev_err(adev->dev, \"failed to send mode2 message \\tparam: 0x%08x response %#x\\n\",\n\t\t\t\t\t\tSMU_RESET_MODE_2, ret);\n\t\t\t\tgoto out;\n\t\t\t}\n\t\t}\n\n\t} else {\n\t\tdev_err(adev->dev, \"smu fw 0x%x does not support MSG_GfxDeviceDriverReset MSG\\n\",\n\t\t\t\tsmu_version);\n\t}\n\n\tif (ret == 1)\n\t\tret = 0;\nout:\n\tmutex_unlock(&smu->message_lock);\n\n\treturn ret;\n}\n\nstatic int aldebaran_smu_handle_passthrough_sbr(struct smu_context *smu, bool enable)\n{\n\tint ret = 0;\n\tret =  smu_cmn_send_smc_msg_with_param(smu, SMU_MSG_HeavySBR, enable ? 1 : 0, NULL);\n\n\treturn ret;\n}\n\nstatic bool aldebaran_is_mode1_reset_supported(struct smu_context *smu)\n{\n#if 0\n\tstruct amdgpu_device *adev = smu->adev;\n\tu32 smu_version;\n\tuint32_t val;\n\t \n\tsmu_cmn_get_smc_version(smu, NULL, &smu_version);\n\tif ((smu_version < 0x00440700))\n\t\treturn false;\n\t \n\tval = RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81);\n\n\treturn val != 0x0;\n#endif\n\treturn true;\n}\n\nstatic bool aldebaran_is_mode2_reset_supported(struct smu_context *smu)\n{\n\treturn true;\n}\n\nstatic int aldebaran_set_mp1_state(struct smu_context *smu,\n\t\t\t\t   enum pp_mp1_state mp1_state)\n{\n\tswitch (mp1_state) {\n\tcase PP_MP1_STATE_UNLOAD:\n\t\treturn smu_cmn_set_mp1_state(smu, mp1_state);\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\nstatic int aldebaran_smu_send_hbm_bad_page_num(struct smu_context *smu,\n\t\tuint32_t size)\n{\n\tint ret = 0;\n\n\t \n\tret = smu_cmn_send_smc_msg_with_param(smu, SMU_MSG_SetNumBadHbmPagesRetired, size, NULL);\n\tif (ret)\n\t\tdev_err(smu->adev->dev, \"[%s] failed to message SMU to update HBM bad pages number\\n\",\n\t\t\t\t__func__);\n\n\treturn ret;\n}\n\nstatic int aldebaran_check_bad_channel_info_support(struct smu_context *smu)\n{\n\tuint32_t if_version = 0xff, smu_version = 0xff;\n\tint ret = 0;\n\n\tret = smu_cmn_get_smc_version(smu, &if_version, &smu_version);\n\tif (ret) {\n\t\t \n\t\tret = -EOPNOTSUPP;\n\t}\n\n\tif (smu_version < SUPPORT_BAD_CHANNEL_INFO_MSG_VERSION)\n\t\tret = -EOPNOTSUPP;\n\n\treturn ret;\n}\n\nstatic int aldebaran_send_hbm_bad_channel_flag(struct smu_context *smu,\n\t\tuint32_t size)\n{\n\tint ret = 0;\n\n\tret = aldebaran_check_bad_channel_info_support(smu);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = smu_cmn_send_smc_msg_with_param(smu, SMU_MSG_SetBadHBMPagesRetiredFlagsPerChannel, size, NULL);\n\tif (ret)\n\t\tdev_err(smu->adev->dev, \"[%s] failed to message SMU to update HBM bad channel info\\n\",\n\t\t\t\t__func__);\n\n\treturn ret;\n}\n\nstatic const struct pptable_funcs aldebaran_ppt_funcs = {\n\t \n\t.get_allowed_feature_mask = aldebaran_get_allowed_feature_mask,\n\t \n\t.set_default_dpm_table = aldebaran_set_default_dpm_table,\n\t.populate_umd_state_clk = aldebaran_populate_umd_state_clk,\n\t.get_thermal_temperature_range = aldebaran_get_thermal_temperature_range,\n\t.print_clk_levels = aldebaran_print_clk_levels,\n\t.force_clk_levels = aldebaran_force_clk_levels,\n\t.read_sensor = aldebaran_read_sensor,\n\t.set_performance_level = aldebaran_set_performance_level,\n\t.get_power_limit = aldebaran_get_power_limit,\n\t.is_dpm_running = aldebaran_is_dpm_running,\n\t.get_unique_id = aldebaran_get_unique_id,\n\t.init_microcode = smu_v13_0_init_microcode,\n\t.load_microcode = smu_v13_0_load_microcode,\n\t.fini_microcode = smu_v13_0_fini_microcode,\n\t.init_smc_tables = aldebaran_init_smc_tables,\n\t.fini_smc_tables = smu_v13_0_fini_smc_tables,\n\t.init_power = smu_v13_0_init_power,\n\t.fini_power = smu_v13_0_fini_power,\n\t.check_fw_status = smu_v13_0_check_fw_status,\n\t \n\t.setup_pptable = aldebaran_setup_pptable,\n\t.get_vbios_bootup_values = smu_v13_0_get_vbios_bootup_values,\n\t.check_fw_version = smu_v13_0_check_fw_version,\n\t.write_pptable = smu_cmn_write_pptable,\n\t.set_driver_table_location = smu_v13_0_set_driver_table_location,\n\t.set_tool_table_location = smu_v13_0_set_tool_table_location,\n\t.notify_memory_pool_location = smu_v13_0_notify_memory_pool_location,\n\t.system_features_control = aldebaran_system_features_control,\n\t.send_smc_msg_with_param = smu_cmn_send_smc_msg_with_param,\n\t.send_smc_msg = smu_cmn_send_smc_msg,\n\t.get_enabled_mask = smu_cmn_get_enabled_mask,\n\t.feature_is_enabled = smu_cmn_feature_is_enabled,\n\t.disable_all_features_with_exception = smu_cmn_disable_all_features_with_exception,\n\t.set_power_limit = aldebaran_set_power_limit,\n\t.init_max_sustainable_clocks = smu_v13_0_init_max_sustainable_clocks,\n\t.enable_thermal_alert = smu_v13_0_enable_thermal_alert,\n\t.disable_thermal_alert = smu_v13_0_disable_thermal_alert,\n\t.set_xgmi_pstate = smu_v13_0_set_xgmi_pstate,\n\t.register_irq_handler = smu_v13_0_register_irq_handler,\n\t.set_azalia_d3_pme = smu_v13_0_set_azalia_d3_pme,\n\t.get_max_sustainable_clocks_by_dc = smu_v13_0_get_max_sustainable_clocks_by_dc,\n\t.baco_is_support = aldebaran_is_baco_supported,\n\t.get_dpm_ultimate_freq = smu_v13_0_get_dpm_ultimate_freq,\n\t.set_soft_freq_limited_range = aldebaran_set_soft_freq_limited_range,\n\t.od_edit_dpm_table = aldebaran_usr_edit_dpm_table,\n\t.set_df_cstate = aldebaran_set_df_cstate,\n\t.allow_xgmi_power_down = aldebaran_allow_xgmi_power_down,\n\t.log_thermal_throttling_event = aldebaran_log_thermal_throttling_event,\n\t.get_pp_feature_mask = smu_cmn_get_pp_feature_mask,\n\t.set_pp_feature_mask = smu_cmn_set_pp_feature_mask,\n\t.get_gpu_metrics = aldebaran_get_gpu_metrics,\n\t.mode1_reset_is_support = aldebaran_is_mode1_reset_supported,\n\t.mode2_reset_is_support = aldebaran_is_mode2_reset_supported,\n\t.smu_handle_passthrough_sbr = aldebaran_smu_handle_passthrough_sbr,\n\t.mode1_reset = aldebaran_mode1_reset,\n\t.set_mp1_state = aldebaran_set_mp1_state,\n\t.mode2_reset = aldebaran_mode2_reset,\n\t.wait_for_event = smu_v13_0_wait_for_event,\n\t.i2c_init = aldebaran_i2c_control_init,\n\t.i2c_fini = aldebaran_i2c_control_fini,\n\t.send_hbm_bad_pages_num = aldebaran_smu_send_hbm_bad_page_num,\n\t.get_ecc_info = aldebaran_get_ecc_info,\n\t.send_hbm_bad_channel_flag = aldebaran_send_hbm_bad_channel_flag,\n};\n\nvoid aldebaran_set_ppt_funcs(struct smu_context *smu)\n{\n\tsmu->ppt_funcs = &aldebaran_ppt_funcs;\n\tsmu->message_map = aldebaran_message_map;\n\tsmu->clock_map = aldebaran_clk_map;\n\tsmu->feature_map = aldebaran_feature_mask_map;\n\tsmu->table_map = aldebaran_table_map;\n\tsmu->smc_driver_if_version = SMU13_DRIVER_IF_VERSION_ALDE;\n\tsmu_v13_0_set_smu_mailbox_registers(smu);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}