

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 16 16:14:23 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1877
LUT:           5057
FF:            8000
DSP:             23
BRAM:             0
SRL:            114
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.392
CP achieved post-implementation:    8.873
Timing met
