Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 17 14:24:18 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 40 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.328        0.000                      0                  107        0.081        0.000                      0                  107        3.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.900}     39.801          25.125          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.900}     39.801          25.125          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.328        0.000                      0                  107        0.237        0.000                      0                  107       19.400        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.334        0.000                      0                  107        0.237        0.000                      0                  107       19.400        0.000                       0                    42  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.328        0.000                      0                  107        0.081        0.000                      0                  107  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.328        0.000                      0                  107        0.081        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.328ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.090ns (22.191%)  route 3.822ns (77.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.982     4.078    vga_horiz_n_0
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y150        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[1]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 34.328    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.090ns (22.902%)  route 3.669ns (77.098%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 38.501 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.829     3.925    vga_horiz_n_0
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.720    38.501    clk
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/C
                         clock pessimism              0.488    38.989    
                         clock uncertainty           -0.155    38.834    
    SLICE_X81Y153        FDRE (Setup_fdre_C_R)       -0.429    38.405    left_reg[10]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[2]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[3]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[4]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[5]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (49.012%)  route 0.197ns (50.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.197    -0.232    vga_horiz/Q[1]
    SLICE_X78Y148        LUT4 (Prop_lut4_I1_O)        0.048    -0.184 r  vga_horiz/H_count_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vga_horiz/p_0_in[2]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.420    vga_horiz/H_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.509%)  route 0.201ns (51.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.201    -0.228    vga_horiz/Q[1]
    SLICE_X78Y148        LUT5 (Prop_lut5_I3_O)        0.048    -0.180 r  vga_horiz/H_count_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_horiz/p_0_in[3]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.420    vga_horiz/H_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.265ns (76.281%)  route 0.082ns (23.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[6]/Q
                         net (fo=8, routed)           0.082    -0.274    left_reg[6]
    SLICE_X81Y152        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.150 r  left_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.150    p_0_in[7]
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/C
                         clock pessimism              0.233    -0.498    
    SLICE_X81Y152        FDRE (Hold_fdre_C_D)         0.105    -0.393    left_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[5]/Q
                         net (fo=13, routed)          0.148    -0.281    vga_horiz/H_count_value[5]
    SLICE_X79Y148        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_horiz/p_0_in[5]
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.091    -0.478    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    p_0_in__0[1]
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.456    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.253    count_reg_n_0_[0]
    SLICE_X83Y148        LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[3]
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.456    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.625%)  route 0.091ns (25.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[4]/Q
                         net (fo=9, routed)           0.091    -0.266    left_reg[4]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.139 r  left_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    p_0_in[5]
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.233    -0.498    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.393    left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X82Y148        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.183    -0.239    SPRITE_STATE[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I0_O)        0.042    -0.197 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.197    VISIBLE_stand_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y148        FDRE (Hold_fdre_C_D)         0.107    -0.456    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[0]
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.091    -0.472    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.152%)  route 0.080ns (21.848%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[3]/Q
                         net (fo=13, routed)          0.080    -0.277    left_reg[3]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.131 r  left_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.131    p_0_in[4]
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.233    -0.498    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.393    left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.900 }
Period(ns):         39.801
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.801      37.646     BUFGCTRL_X0Y16   CLKWIZ0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.801      38.552     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    SPRITE_STATE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    VISIBLE_run1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    VISIBLE_run2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    VISIBLE_stand_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.801      173.559    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    SPRITE_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_stand_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X79Y148    vga_horiz/H_count_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X79Y147    vga_horiz/H_count_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    SPRITE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_stand_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X84Y146    vga_vert/V_count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X84Y146    vga_vert/V_count_value_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLKWIZ0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.334ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.090ns (22.191%)  route 3.822ns (77.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.982     4.078    vga_horiz_n_0
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.149    38.841    
    SLICE_X81Y150        FDRE (Setup_fdre_C_R)       -0.429    38.412    left_reg[1]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 34.334    

Slack (MET) :             34.486ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.090ns (22.902%)  route 3.669ns (77.098%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 38.501 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.829     3.925    vga_horiz_n_0
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.720    38.501    clk
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/C
                         clock pessimism              0.488    38.989    
                         clock uncertainty           -0.149    38.840    
    SLICE_X81Y153        FDRE (Setup_fdre_C_R)       -0.429    38.411    left_reg[10]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 34.486    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.149    38.785    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.261    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.261    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.149    38.785    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.261    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.261    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.149    38.785    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.261    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.261    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.149    38.785    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.261    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.261    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.630ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.149    38.841    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.412    left_reg[2]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.630    

Slack (MET) :             34.630ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.149    38.841    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.412    left_reg[3]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.630    

Slack (MET) :             34.630ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.149    38.841    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.412    left_reg[4]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.630    

Slack (MET) :             34.630ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.149    38.841    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.412    left_reg[5]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (49.012%)  route 0.197ns (50.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.197    -0.232    vga_horiz/Q[1]
    SLICE_X78Y148        LUT4 (Prop_lut4_I1_O)        0.048    -0.184 r  vga_horiz/H_count_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vga_horiz/p_0_in[2]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.420    vga_horiz/H_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.509%)  route 0.201ns (51.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.201    -0.228    vga_horiz/Q[1]
    SLICE_X78Y148        LUT5 (Prop_lut5_I3_O)        0.048    -0.180 r  vga_horiz/H_count_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_horiz/p_0_in[3]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.420    vga_horiz/H_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.265ns (76.281%)  route 0.082ns (23.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[6]/Q
                         net (fo=8, routed)           0.082    -0.274    left_reg[6]
    SLICE_X81Y152        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.150 r  left_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.150    p_0_in[7]
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/C
                         clock pessimism              0.233    -0.498    
    SLICE_X81Y152        FDRE (Hold_fdre_C_D)         0.105    -0.393    left_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[5]/Q
                         net (fo=13, routed)          0.148    -0.281    vga_horiz/H_count_value[5]
    SLICE_X79Y148        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_horiz/p_0_in[5]
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.091    -0.478    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    p_0_in__0[1]
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.456    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.253    count_reg_n_0_[0]
    SLICE_X83Y148        LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[3]
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.456    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.625%)  route 0.091ns (25.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[4]/Q
                         net (fo=9, routed)           0.091    -0.266    left_reg[4]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.139 r  left_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    p_0_in[5]
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.233    -0.498    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.393    left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X82Y148        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.183    -0.239    SPRITE_STATE[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I0_O)        0.042    -0.197 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.197    VISIBLE_stand_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y148        FDRE (Hold_fdre_C_D)         0.107    -0.456    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[0]
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.091    -0.472    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.152%)  route 0.080ns (21.848%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[3]/Q
                         net (fo=13, routed)          0.080    -0.277    left_reg[3]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.131 r  left_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.131    p_0_in[4]
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.233    -0.498    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.393    left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.900 }
Period(ns):         39.801
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.801      37.646     BUFGCTRL_X0Y16   CLKWIZ0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.801      38.552     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    SPRITE_STATE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    VISIBLE_run1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    VISIBLE_run2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X82Y148    VISIBLE_stand_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X83Y148    count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.801      173.559    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    SPRITE_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_stand_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X79Y148    vga_horiz/H_count_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X79Y147    vga_horiz/H_count_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    SPRITE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_run2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X82Y148    VISIBLE_stand_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X83Y148    count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X84Y146    vga_vert/V_count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X84Y146    vga_vert/V_count_value_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLKWIZ0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.328ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.090ns (22.191%)  route 3.822ns (77.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.982     4.078    vga_horiz_n_0
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y150        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[1]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 34.328    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.090ns (22.902%)  route 3.669ns (77.098%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 38.501 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.829     3.925    vga_horiz_n_0
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.720    38.501    clk
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/C
                         clock pessimism              0.488    38.989    
                         clock uncertainty           -0.155    38.834    
    SLICE_X81Y153        FDRE (Setup_fdre_C_R)       -0.429    38.405    left_reg[10]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[2]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[3]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[4]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[5]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (49.012%)  route 0.197ns (50.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.197    -0.232    vga_horiz/Q[1]
    SLICE_X78Y148        LUT4 (Prop_lut4_I1_O)        0.048    -0.184 r  vga_horiz/H_count_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vga_horiz/p_0_in[2]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.155    -0.398    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.265    vga_horiz/H_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.509%)  route 0.201ns (51.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.201    -0.228    vga_horiz/Q[1]
    SLICE_X78Y148        LUT5 (Prop_lut5_I3_O)        0.048    -0.180 r  vga_horiz/H_count_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_horiz/p_0_in[3]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.155    -0.398    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.265    vga_horiz/H_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.265ns (76.281%)  route 0.082ns (23.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[6]/Q
                         net (fo=8, routed)           0.082    -0.274    left_reg[6]
    SLICE_X81Y152        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.150 r  left_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.150    p_0_in[7]
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/C
                         clock pessimism              0.233    -0.498    
                         clock uncertainty            0.155    -0.342    
    SLICE_X81Y152        FDRE (Hold_fdre_C_D)         0.105    -0.237    left_reg[7]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[5]/Q
                         net (fo=13, routed)          0.148    -0.281    vga_horiz/H_count_value[5]
    SLICE_X79Y148        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_horiz/p_0_in[5]
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.155    -0.414    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.091    -0.323    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    p_0_in__0[1]
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.301    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.253    count_reg_n_0_[0]
    SLICE_X83Y148        LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[3]
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.301    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.625%)  route 0.091ns (25.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[4]/Q
                         net (fo=9, routed)           0.091    -0.266    left_reg[4]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.139 r  left_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    p_0_in[5]
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.233    -0.498    
                         clock uncertainty            0.155    -0.342    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.237    left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X82Y148        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.183    -0.239    SPRITE_STATE[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I0_O)        0.042    -0.197 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.197    VISIBLE_stand_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X82Y148        FDRE (Hold_fdre_C_D)         0.107    -0.301    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[0]
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.091    -0.317    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.152%)  route 0.080ns (21.848%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[3]/Q
                         net (fo=13, routed)          0.080    -0.277    left_reg[3]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.131 r  left_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.131    p_0_in[4]
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.233    -0.498    
                         clock uncertainty            0.155    -0.342    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.237    left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.328ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.090ns (22.191%)  route 3.822ns (77.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.982     4.078    vga_horiz_n_0
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y150        FDRE                                         r  left_reg[1]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y150        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[1]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 34.328    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.090ns (22.902%)  route 3.669ns (77.098%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 38.501 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.829     3.925    vga_horiz_n_0
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.720    38.501    clk
    SLICE_X81Y153        FDRE                                         r  left_reg[10]/C
                         clock pessimism              0.488    38.989    
                         clock uncertainty           -0.155    38.834    
    SLICE_X81Y153        FDRE (Setup_fdre_C_R)       -0.429    38.405    left_reg[10]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.966ns (21.581%)  route 3.510ns (78.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.374 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         1.059     0.644    vga_horiz/Q[0]
    SLICE_X78Y147        LUT5 (Prop_lut5_I2_O)        0.299     0.943 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.635     1.578    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.124     1.702 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          1.126     2.828    vga_vert/E[0]
    SLICE_X83Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.952 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.690     3.642    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.594    38.374    vga_vert/CLK
    SLICE_X84Y146        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.934    
                         clock uncertainty           -0.155    38.778    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.524    38.254    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[2]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[2]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[3]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[4]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.090ns (23.612%)  route 3.526ns (76.388%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.502 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.706    -0.834    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  vga_horiz/H_count_value_reg[0]/Q
                         net (fo=154, routed)         0.711     0.295    vga_horiz/Q[0]
    SLICE_X78Y148        LUT4 (Prop_lut4_I2_O)        0.299     0.594 f  vga_horiz/left[10]_i_10/O
                         net (fo=1, routed)           0.635     1.229    vga_horiz/left[10]_i_10_n_0
    SLICE_X79Y148        LUT5 (Prop_lut5_I4_O)        0.124     1.353 f  vga_horiz/left[10]_i_5/O
                         net (fo=1, routed)           1.063     2.417    vga_horiz/left[10]_i_5_n_0
    SLICE_X82Y147        LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  vga_horiz/left[10]_i_2/O
                         net (fo=12, routed)          0.431     2.972    vga_horiz/E[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.124     3.096 r  vga_horiz/left[10]_i_1/O
                         net (fo=10, routed)          0.686     3.782    vga_horiz_n_0
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.721    38.502    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.488    38.990    
                         clock uncertainty           -0.155    38.835    
    SLICE_X81Y151        FDRE (Setup_fdre_C_R)       -0.429    38.406    left_reg[5]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (49.012%)  route 0.197ns (50.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.197    -0.232    vga_horiz/Q[1]
    SLICE_X78Y148        LUT4 (Prop_lut4_I1_O)        0.048    -0.184 r  vga_horiz/H_count_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vga_horiz/p_0_in[2]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[2]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.155    -0.398    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.265    vga_horiz/H_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.509%)  route 0.201ns (51.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y147        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=68, routed)          0.201    -0.228    vga_horiz/Q[1]
    SLICE_X78Y148        LUT5 (Prop_lut5_I3_O)        0.048    -0.180 r  vga_horiz/H_count_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_horiz/p_0_in[3]
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X78Y148        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.155    -0.398    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.133    -0.265    vga_horiz/H_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.265ns (76.281%)  route 0.082ns (23.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[6]/Q
                         net (fo=8, routed)           0.082    -0.274    left_reg[6]
    SLICE_X81Y152        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.150 r  left_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.150    p_0_in[7]
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y152        FDRE                                         r  left_reg[7]/C
                         clock pessimism              0.233    -0.498    
                         clock uncertainty            0.155    -0.342    
    SLICE_X81Y152        FDRE (Hold_fdre_C_D)         0.105    -0.237    left_reg[7]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595    -0.569    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_horiz/H_count_value_reg[5]/Q
                         net (fo=13, routed)          0.148    -0.281    vga_horiz/H_count_value[5]
    SLICE_X79Y148        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_horiz/p_0_in[5]
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.806    vga_horiz/CLK
    SLICE_X79Y148        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.155    -0.414    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.091    -0.323    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    p_0_in__0[1]
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.301    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  count_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.253    count_reg_n_0_[0]
    SLICE_X83Y148        LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[3]
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.107    -0.301    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.625%)  route 0.091ns (25.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[4]/Q
                         net (fo=9, routed)           0.091    -0.266    left_reg[4]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.139 r  left_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    p_0_in[5]
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[5]/C
                         clock pessimism              0.233    -0.498    
                         clock uncertainty            0.155    -0.342    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.237    left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X82Y148        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.183    -0.239    SPRITE_STATE[0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I0_O)        0.042    -0.197 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.197    VISIBLE_stand_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X82Y148        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X82Y148        FDRE (Hold_fdre_C_D)         0.107    -0.301    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.601    -0.563    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    count_reg_n_0_[0]
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    p_0_in__0[0]
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.873    -0.800    clk
    SLICE_X83Y148        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.155    -0.408    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.091    -0.317    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.152%)  route 0.080ns (21.848%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.666    -0.498    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  left_reg[3]/Q
                         net (fo=13, routed)          0.080    -0.277    left_reg[3]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.131 r  left_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.131    p_0_in[4]
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.942    -0.731    clk
    SLICE_X81Y151        FDRE                                         r  left_reg[4]/C
                         clock pessimism              0.233    -0.498    
                         clock uncertainty            0.155    -0.342    
    SLICE_X81Y151        FDRE (Hold_fdre_C_D)         0.105    -0.237    left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.107    





