// Seed: 3646258000
module module_0 (
    output id_0
    , id_3,
    input reg id_1,
    input id_2
);
  wire  id_4;
  logic id_5 = (1);
  always @(id_3) id_3 = id_4;
  logic id_6;
  logic id_7 = 1;
  logic id_8;
  logic id_9;
  assign id_8 = 1;
  logic id_10 = id_5 + 1 ? id_6 : 1;
  logic id_11;
  always @(1 or posedge 1) begin
    id_4[1==1'b0] <= #id_5 id_1;
  end
  logic id_12 = 1'b0;
  assign id_5 = id_3#(
      .id_11(1'b0),
      .id_7 (!1)
  ) [1&1'b0];
  specify
    (id_13 => id_14) = (1, ~id_1  : id_11  : 1);
  endspecify
endmodule
