
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rstmgr_pkg.sv rstmgr_reg_pkg.sv top_pkg.sv tlul_pkg.sv alert_handler_reg_pkg.sv alert_pkg.sv entropy_src_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv lc_ctrl_pkg.sv prim_clock_mux2.sv prim_flop.sv prim_flop_2sync.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv rstmgr.sv rstmgr_ctrl.sv rstmgr_por.sv rstmgr_reg_top.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv prim_alert_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rstmgr_pkg.sv rstmgr_reg_pkg.sv top_pkg.sv tlul_pkg.sv alert_handler_reg_pkg.sv alert_pkg.sv entropy_src_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv lc_ctrl_pkg.sv prim_clock_mux2.sv prim_flop.sv prim_flop_2sync.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv rstmgr.sv rstmgr_ctrl.sv rstmgr_por.sv rstmgr_reg_top.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'SYSRST_CTRL_AON_WKUP_REQ_IDX' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:12: parameter 'ADC_CTRL_AON_WKUP_REQ_IDX' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:13: parameter 'PINMUX_AON_PIN_WKUP_REQ_IDX' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:14: parameter 'PINMUX_AON_USB_WKUP_REQ_IDX' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:15: parameter 'AON_TIMER_AON_WKUP_REQ_IDX' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:16: parameter 'SENSOR_CTRL_WKUP_REQ_IDX' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:17: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:18: parameter 'NumAlerts' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:21: parameter 'BlockAw' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:195: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:196: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:197: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:198: parameter 'PWRMGR_ALERT_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:200: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:201: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:202: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:203: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:204: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:205: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:206: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:207: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:208: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:209: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:210: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:211: parameter 'PWRMGR_FAULT_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:214: parameter 'PWRMGR_INTR_TEST_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:215: parameter 'PWRMGR_INTR_TEST_WAKEUP_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:216: parameter 'PWRMGR_ALERT_TEST_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:217: parameter 'PWRMGR_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:218: parameter 'PWRMGR_CTRL_CFG_REGWEN_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:219: parameter 'PWRMGR_CTRL_CFG_REGWEN_EN_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:220: parameter 'PWRMGR_WAKE_INFO_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:221: parameter 'PWRMGR_WAKE_INFO_REASONS_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:222: parameter 'PWRMGR_WAKE_INFO_FALL_THROUGH_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:223: parameter 'PWRMGR_WAKE_INFO_ABORT_RESVAL' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:247: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:12: parameter 'PowerDomains' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:13: parameter 'DomainAonSel' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:14: parameter 'Domain0Sel' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:17: parameter 'OffDomains' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:20: parameter 'SPI_DEVICE' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:21: parameter 'USB' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:29: parameter 'RSTMGR_AST_DEFAULT' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:66: parameter 'RSTMGR_CPU_DEFAULT' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:10: parameter 'RdWidth' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:11: parameter 'IdxWidth' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:12: parameter 'NumSwResets' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:15: parameter 'BlockAw' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:97: parameter 'RSTMGR_RESET_INFO_OFFSET' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:98: parameter 'RSTMGR_ALERT_INFO_CTRL_OFFSET' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:99: parameter 'RSTMGR_ALERT_INFO_ATTR_OFFSET' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:100: parameter 'RSTMGR_ALERT_INFO_OFFSET' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:101: parameter 'RSTMGR_SW_RST_REGWEN_OFFSET' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:102: parameter 'RSTMGR_SW_RST_CTRL_N_OFFSET' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:105: parameter 'RSTMGR_ALERT_INFO_ATTR_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:106: parameter 'RSTMGR_ALERT_INFO_ATTR_CNT_AVAIL_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:107: parameter 'RSTMGR_ALERT_INFO_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:108: parameter 'RSTMGR_ALERT_INFO_VALUE_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:109: parameter 'RSTMGR_SW_RST_CTRL_N_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:110: parameter 'RSTMGR_SW_RST_CTRL_N_VAL_0_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:111: parameter 'RSTMGR_SW_RST_CTRL_N_VAL_1_RESVAL' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_reg_pkg.sv:124: parameter 'RSTMGR_PERMIT' declared inside package 'rstmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'alert_handler_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:10: parameter 'NAlerts' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:11: parameter 'EscCntDw' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:12: parameter 'AccuCntDw' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:13: parameter 'AsyncOn' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:14: parameter 'N_CLASSES' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:15: parameter 'N_ESC_SEV' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:16: parameter 'N_PHASES' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:17: parameter 'N_LOC_ALERT' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:18: parameter 'PING_CNT_DW' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:19: parameter 'PHASE_DW' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:20: parameter 'CLASS_DW' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:528: parameter 'ALERT_HANDLER_INTR_STATE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:529: parameter 'ALERT_HANDLER_INTR_ENABLE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:530: parameter 'ALERT_HANDLER_INTR_TEST_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:531: parameter 'ALERT_HANDLER_REGEN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:532: parameter 'ALERT_HANDLER_PING_TIMEOUT_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:533: parameter 'ALERT_HANDLER_ALERT_EN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:534: parameter 'ALERT_HANDLER_ALERT_CLASS_0_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:535: parameter 'ALERT_HANDLER_ALERT_CLASS_1_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:536: parameter 'ALERT_HANDLER_ALERT_CAUSE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:537: parameter 'ALERT_HANDLER_LOC_ALERT_EN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:538: parameter 'ALERT_HANDLER_LOC_ALERT_CLASS_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:539: parameter 'ALERT_HANDLER_LOC_ALERT_CAUSE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:540: parameter 'ALERT_HANDLER_CLASSA_CTRL_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:541: parameter 'ALERT_HANDLER_CLASSA_CLREN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:542: parameter 'ALERT_HANDLER_CLASSA_CLR_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:543: parameter 'ALERT_HANDLER_CLASSA_ACCUM_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:544: parameter 'ALERT_HANDLER_CLASSA_ACCUM_THRESH_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:545: parameter 'ALERT_HANDLER_CLASSA_TIMEOUT_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:546: parameter 'ALERT_HANDLER_CLASSA_PHASE0_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:547: parameter 'ALERT_HANDLER_CLASSA_PHASE1_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:548: parameter 'ALERT_HANDLER_CLASSA_PHASE2_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:549: parameter 'ALERT_HANDLER_CLASSA_PHASE3_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:550: parameter 'ALERT_HANDLER_CLASSA_ESC_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:551: parameter 'ALERT_HANDLER_CLASSA_STATE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:552: parameter 'ALERT_HANDLER_CLASSB_CTRL_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:553: parameter 'ALERT_HANDLER_CLASSB_CLREN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:554: parameter 'ALERT_HANDLER_CLASSB_CLR_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:555: parameter 'ALERT_HANDLER_CLASSB_ACCUM_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:556: parameter 'ALERT_HANDLER_CLASSB_ACCUM_THRESH_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:557: parameter 'ALERT_HANDLER_CLASSB_TIMEOUT_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:558: parameter 'ALERT_HANDLER_CLASSB_PHASE0_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:559: parameter 'ALERT_HANDLER_CLASSB_PHASE1_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:560: parameter 'ALERT_HANDLER_CLASSB_PHASE2_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:561: parameter 'ALERT_HANDLER_CLASSB_PHASE3_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:562: parameter 'ALERT_HANDLER_CLASSB_ESC_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:563: parameter 'ALERT_HANDLER_CLASSB_STATE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:564: parameter 'ALERT_HANDLER_CLASSC_CTRL_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:565: parameter 'ALERT_HANDLER_CLASSC_CLREN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:566: parameter 'ALERT_HANDLER_CLASSC_CLR_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:567: parameter 'ALERT_HANDLER_CLASSC_ACCUM_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:568: parameter 'ALERT_HANDLER_CLASSC_ACCUM_THRESH_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:569: parameter 'ALERT_HANDLER_CLASSC_TIMEOUT_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:570: parameter 'ALERT_HANDLER_CLASSC_PHASE0_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:571: parameter 'ALERT_HANDLER_CLASSC_PHASE1_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:572: parameter 'ALERT_HANDLER_CLASSC_PHASE2_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:573: parameter 'ALERT_HANDLER_CLASSC_PHASE3_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:574: parameter 'ALERT_HANDLER_CLASSC_ESC_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:575: parameter 'ALERT_HANDLER_CLASSC_STATE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:576: parameter 'ALERT_HANDLER_CLASSD_CTRL_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:577: parameter 'ALERT_HANDLER_CLASSD_CLREN_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:578: parameter 'ALERT_HANDLER_CLASSD_CLR_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:579: parameter 'ALERT_HANDLER_CLASSD_ACCUM_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:580: parameter 'ALERT_HANDLER_CLASSD_ACCUM_THRESH_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:581: parameter 'ALERT_HANDLER_CLASSD_TIMEOUT_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:582: parameter 'ALERT_HANDLER_CLASSD_PHASE0_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:583: parameter 'ALERT_HANDLER_CLASSD_PHASE1_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:584: parameter 'ALERT_HANDLER_CLASSD_PHASE2_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:585: parameter 'ALERT_HANDLER_CLASSD_PHASE3_CYC_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:586: parameter 'ALERT_HANDLER_CLASSD_ESC_CNT_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:587: parameter 'ALERT_HANDLER_CLASSD_STATE_OFFSET' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] alert_handler_reg_pkg.sv:655: parameter 'ALERT_HANDLER_PERMIT' declared inside package 'alert_handler_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'alert_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:10: parameter 'EsFifoDepth' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:449: parameter 'ENTROPY_SRC_INTR_STATE_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:450: parameter 'ENTROPY_SRC_INTR_ENABLE_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:451: parameter 'ENTROPY_SRC_INTR_TEST_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:452: parameter 'ENTROPY_SRC_ALERT_TEST_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:453: parameter 'ENTROPY_SRC_REGEN_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:454: parameter 'ENTROPY_SRC_REV_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:455: parameter 'ENTROPY_SRC_CONF_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:456: parameter 'ENTROPY_SRC_RATE_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:457: parameter 'ENTROPY_SRC_ENTROPY_CONTROL_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:458: parameter 'ENTROPY_SRC_ENTROPY_DATA_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:459: parameter 'ENTROPY_SRC_HEALTH_TEST_WINDOWS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:460: parameter 'ENTROPY_SRC_REPCNT_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:461: parameter 'ENTROPY_SRC_ADAPTP_HI_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:462: parameter 'ENTROPY_SRC_ADAPTP_LO_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:463: parameter 'ENTROPY_SRC_BUCKET_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:464: parameter 'ENTROPY_SRC_MARKOV_HI_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:465: parameter 'ENTROPY_SRC_MARKOV_LO_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:466: parameter 'ENTROPY_SRC_EXTHT_HI_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:467: parameter 'ENTROPY_SRC_EXTHT_LO_THRESHOLDS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:468: parameter 'ENTROPY_SRC_REPCNT_HI_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:469: parameter 'ENTROPY_SRC_ADAPTP_HI_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:470: parameter 'ENTROPY_SRC_ADAPTP_LO_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:471: parameter 'ENTROPY_SRC_EXTHT_HI_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:472: parameter 'ENTROPY_SRC_EXTHT_LO_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:473: parameter 'ENTROPY_SRC_BUCKET_HI_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:474: parameter 'ENTROPY_SRC_MARKOV_HI_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:475: parameter 'ENTROPY_SRC_MARKOV_LO_WATERMARKS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:476: parameter 'ENTROPY_SRC_REPCNT_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:477: parameter 'ENTROPY_SRC_ADAPTP_HI_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:478: parameter 'ENTROPY_SRC_ADAPTP_LO_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:479: parameter 'ENTROPY_SRC_BUCKET_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:480: parameter 'ENTROPY_SRC_MARKOV_HI_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:481: parameter 'ENTROPY_SRC_MARKOV_LO_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:482: parameter 'ENTROPY_SRC_EXTHT_HI_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:483: parameter 'ENTROPY_SRC_EXTHT_LO_TOTAL_FAILS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:484: parameter 'ENTROPY_SRC_ALERT_THRESHOLD_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:485: parameter 'ENTROPY_SRC_ALERT_FAIL_COUNTS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:486: parameter 'ENTROPY_SRC_EXTHT_FAIL_COUNTS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:487: parameter 'ENTROPY_SRC_DEBUG_STATUS_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:488: parameter 'ENTROPY_SRC_SEED_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:489: parameter 'ENTROPY_SRC_ERR_CODE_OFFSET' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_reg_pkg.sv:538: parameter 'ENTROPY_SRC_PERMIT' declared inside package 'entropy_src_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:12: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:41: parameter 'CS_AES_HALT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'CS_AES_HALT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:54: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:55: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:74: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:75: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_mux2.sv:28: parameter 'Impl' becomes localparam in 'prim_clock_mux2' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr_ctrl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr_por.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top rstmgr -tech genesis2 -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rstmgr

3.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] rstmgr.sv:101: port 'intg_err_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] rstmgr.sv:184: port 'we' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] rstmgr.sv:11: compiling module 'rstmgr'
VERIFIC-INFO [VERI-1018] rstmgr_por.sv:9: compiling module 'rstmgr_por'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_clock_mux2.sv:16: compiling module 'prim_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_clock_mux2.sv:6: compiling module 'prim_generic_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] rstmgr_reg_top.sv:8: compiling module 'rstmgr_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=5)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] rstmgr_ctrl.sv:9: compiling module 'rstmgr_ctrl'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=2,ResetValue=2'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=2,ResetValue=2'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=2,ResetValue=2'b0)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-WARNING [VERI-1209] rstmgr.sv:582: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VDB-1053] rstmgr.sv:184: input port 'we' remains unconnected for this instance
Importing module rstmgr.
Importing module prim_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module rstmgr_ctrl.
Importing module prim_flop.
Importing module prim_flop_2sync(Width=2,ResetValue=2'b0).
Importing module prim_generic_flop_2sync(Width=2,ResetValue=2'b0).
Importing module prim_generic_flop(Width=2,ResetValue=2'b0).
Importing module rstmgr_por.
Importing module prim_flop(ResetValue=1'b0).
Importing module rstmgr_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0100).
Importing module tlul_adapter_reg(RegAw=5).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.5.1. Analyzing design hierarchy..
Top module:  \rstmgr
Used module:     \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:         \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:             \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_clock_mux2(NoFpgaBufG=1'b1)
Used module:         \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:     \rstmgr_ctrl
Used module:         \prim_flop
Used module:         \prim_flop_2sync(Width=2,ResetValue=2'b0)
Used module:             \prim_generic_flop_2sync(Width=2,ResetValue=2'b0)
Used module:                 \prim_generic_flop(Width=2,ResetValue=2'b0)
Used module:     \rstmgr_reg_top
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \tlul_adapter_reg(RegAw=5)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \rstmgr_por
Used module:         \prim_flop(ResetValue=1'b0)

3.5.2. Analyzing design hierarchy..
Top module:  \rstmgr
Used module:     \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:         \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:             \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_clock_mux2(NoFpgaBufG=1'b1)
Used module:         \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:     \rstmgr_ctrl
Used module:         \prim_flop
Used module:         \prim_flop_2sync(Width=2,ResetValue=2'b0)
Used module:             \prim_generic_flop_2sync(Width=2,ResetValue=2'b0)
Used module:                 \prim_generic_flop(Width=2,ResetValue=2'b0)
Used module:     \rstmgr_reg_top
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \tlul_adapter_reg(RegAw=5)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \rstmgr_por
Used module:         \prim_flop(ResetValue=1'b0)
Removed 0 unused modules.

yosys> proc

3.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=5).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0100).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module rstmgr_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_flop(ResetValue=1'b0).
Optimizing module rstmgr_por.
<suppressed ~4 debug messages>
Optimizing module prim_generic_flop(Width=2,ResetValue=2'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=2,ResetValue=2'b0).
Optimizing module prim_flop_2sync(Width=2,ResetValue=2'b0).
Optimizing module prim_flop.
Optimizing module rstmgr_ctrl.
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module rstmgr.
<suppressed ~5 debug messages>

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_flop.
Deleting now unused module prim_flop(ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=2,ResetValue=2'b0).
Deleting now unused module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(Width=2,ResetValue=2'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=2,ResetValue=2'b0).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b0100).
Deleting now unused module rstmgr_ctrl.
Deleting now unused module rstmgr_por.
Deleting now unused module rstmgr_reg_top.
Deleting now unused module tlul_adapter_reg(RegAw=5).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~80 debug messages>

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~11 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 189 unused cells and 2622 unused wires.
<suppressed ~568 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module rstmgr...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$slots_q_reg$rstmgr.sv:615$497 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $verific$first_reset_reg$rstmgr.sv:570$478 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_sys_src.\u_lc.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$616 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_sys_src.\u_lc.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$616 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_sys_src.\u_aon_rst.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_sys_src.\gen_rst_pd_n[0].u_pd_rst.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_rst_regwen_en_1.$verific$q_reg[0]$prim_subreg.sv:72$1595 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_rst_regwen_en_0.$verific$q_reg[0]$prim_subreg.sv:72$1595 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reset_info_por.$verific$q_reg[0]$prim_subreg.sv:72$1633 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reset_info_ndm_reset.$verific$q_reg[0]$prim_subreg.sv:72$1612 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reset_info_low_power_exit.$verific$q_reg[0]$prim_subreg.sv:72$1612 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reset_info_hw_req.$verific$q_reg[0]$prim_subreg.sv:72$1612 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$rst_filter_n_reg$rstmgr_por.sv:54$648 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$1744 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$1743 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$1742 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$1752 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$1732 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$cnt_reg$rstmgr_por.sv:86$669 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$1753 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_alert_info_ctrl_index.$verific$q_reg$prim_subreg.sv:72$1652 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_alert_info_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$1574 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_lc_src.\u_lc.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$616 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_lc_src.\u_lc.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$616 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_lc_src.\u_aon_rst.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_lc_src.\gen_rst_pd_n[0].u_pd_rst.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_cpu_reset_synced.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_cpu_reset_synced.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_sys_io_div4.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_sys_io_div4.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_sys_aon.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_sys_aon.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_io_div4.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_io_div4.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_io_div2.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_io_div2.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_io.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por_io.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_aon_por.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_sys_io_div4.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_sys_io_div4.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_sys_io.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_sys_io.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_spi_device.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_spi_device.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_lc_io_div4.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_lc_io_div4.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_lc.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\u_0_lc.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_sw_rst_ext_regs[1].u_rst_sw_ctrl_reg.$verific$q_reg[0]$prim_subreg.sv:72$552 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.$verific$q_reg[0]$prim_subreg.sv:72$552 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.\u_rst_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.\rst_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.
Changing const-value async load to async reset on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.\rst_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($aldff) from module rstmgr.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.24. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.24.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking rstmgr.u_lc_src.u_lc.gen_generic.u_impl_generic.u_sync_1.q_o as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking rstmgr.u_reg.u_alert_info_ctrl_index.q as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..

yosys> fsm_opt

3.24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge -nomux

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.30. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.31. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$slots_q_reg$rstmgr.sv:615$497 ($adff) from module rstmgr (D = { 28'0000000000000000000000000000 \alert_dump_i.alert_cause \alert_dump_i.loc_alert_cause \alert_dump_i.class_accum_cnt[3] \alert_dump_i.class_accum_cnt[2] \alert_dump_i.class_accum_cnt[1] \alert_dump_i.class_accum_cnt[0] \alert_dump_i.class_esc_cnt[3] \alert_dump_i.class_esc_cnt[2] \alert_dump_i.class_esc_cnt[1] \alert_dump_i.class_esc_cnt[0] \alert_dump_i.class_esc_state[3] \alert_dump_i.class_esc_state[2] \alert_dump_i.class_esc_state[1] \alert_dump_i.class_esc_state[0] }, Q = { \slots_q[7] \slots_q[6] \slots_q[5] \slots_q[4] \slots_q[3] \slots_q[2] \slots_q[1] \slots_q[0] }).
Adding EN signal on $verific$first_reset_reg$rstmgr.sv:570$478 ($adff) from module rstmgr (D = 1'0, Q = \first_reset).
Handling D = Q on $flatten\u_reg.\u_sw_rst_regwen_en_1.$verific$q_reg[0]$prim_subreg.sv:72$1595 ($adff) from module rstmgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sw_rst_regwen_en_0.$verific$q_reg[0]$prim_subreg.sv:72$1595 ($adff) from module rstmgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_reset_info_por.$verific$q_reg[0]$prim_subreg.sv:72$1633 ($adff) from module rstmgr (removing D path).
Adding EN signal on $flatten\u_reg.\u_reset_info_ndm_reset.$verific$q_reg[0]$prim_subreg.sv:72$1612 ($adff) from module rstmgr (D = 1'1, Q = \u_reg.u_reset_info_ndm_reset.q).
Adding EN signal on $flatten\u_reg.\u_reset_info_low_power_exit.$verific$q_reg[0]$prim_subreg.sv:72$1612 ($adff) from module rstmgr (D = 1'1, Q = \u_reg.u_reset_info_low_power_exit.q).
Adding EN signal on $flatten\u_reg.\u_reset_info_hw_req.$verific$q_reg[0]$prim_subreg.sv:72$1612 ($adff) from module rstmgr (D = \u_reg.hw2reg.reset_info.hw_req.d, Q = \u_reg.u_reset_info_hw_req.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$1744 ($adff) from module rstmgr (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$1743 ($adff) from module rstmgr (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$1742 ($adff) from module rstmgr (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$1752 ($adff) from module rstmgr (D = $flatten\u_reg.\u_reg_if.$verific$n180$1702, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$1732 ($adff) from module rstmgr (D = $flatten\u_reg.\u_reg_if.$verific$n73$1682, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$1753 ($adff) from module rstmgr (D = $flatten\u_reg.\u_reg_if.$verific$n246$1684, Q = \u_reg.u_reg_if.error).
Handling D = Q on $flatten\u_reg.\u_alert_info_ctrl_index.$verific$q_reg$prim_subreg.sv:72$1652 ($adff) from module rstmgr (removing D path).
Adding EN signal on $flatten\u_reg.\u_alert_info_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$1574 ($adff) from module rstmgr (D = 1'0, Q = \u_reg.u_alert_info_ctrl_en.q).
Handling D = Q on $flatten\gen_sw_rst_ext_regs[1].u_rst_sw_ctrl_reg.$verific$q_reg[0]$prim_subreg.sv:72$552 ($adff) from module rstmgr (removing D path).
Handling D = Q on $flatten\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.$verific$q_reg[0]$prim_subreg.sv:72$552 ($adff) from module rstmgr (removing D path).
Adding EN signal on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.\u_rst_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$532 ($adff) from module rstmgr (D = \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_nd, Q = \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.u_rst_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$cnt_reg$rstmgr_por.sv:86$669 ($adff) from module rstmgr (D = $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$n73$634, Q = \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.cnt).
Setting constant 1-bit at position 0 on $flatten\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.$verific$q_reg[0]$prim_subreg.sv:72$552 ($dlatch) from module rstmgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_reset_info_por.$verific$q_reg[0]$prim_subreg.sv:72$1633 ($dlatch) from module rstmgr.
Setting constant 1-bit at position 0 on $flatten\gen_sw_rst_ext_regs[1].u_rst_sw_ctrl_reg.$verific$q_reg[0]$prim_subreg.sv:72$552 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_alert_info_ctrl_index.$verific$q_reg$prim_subreg.sv:72$1652 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_alert_info_ctrl_index.$verific$q_reg$prim_subreg.sv:72$1652 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_alert_info_ctrl_index.$verific$q_reg$prim_subreg.sv:72$1652 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_alert_info_ctrl_index.$verific$q_reg$prim_subreg.sv:72$1652 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2738 ($adffe) from module rstmgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2730 ($adffe) from module rstmgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2730 ($adffe) from module rstmgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_sw_rst_regwen_en_0.$verific$q_reg[0]$prim_subreg.sv:72$1595 ($dlatch) from module rstmgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_sw_rst_regwen_en_1.$verific$q_reg[0]$prim_subreg.sv:72$1595 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 228 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 229 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 230 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 231 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 232 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 233 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 234 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 235 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 236 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 237 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 238 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 239 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 240 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 241 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 242 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 243 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 244 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 245 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 246 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 247 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 248 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 249 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 250 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 251 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 252 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 253 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 254 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.
Setting constant 0-bit at position 255 on $auto$ff.cc:262:slice$2725 ($adffe) from module rstmgr.

yosys> opt_clean

3.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 11 unused cells and 11 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~3 debug messages>

yosys> opt_muxtree

3.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce

3.35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_127$rstmgr_reg_top.sv:497$1549: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n681$742 $flatten\u_reg.$verific$n684$745 $auto$opt_reduce.cc:134:opt_pmux$2748 $flatten\u_reg.$verific$n692$753 }
  Optimizing cells in module \rstmgr.
Performed a total of 2 changes.

yosys> opt_merge

3.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.37. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.38. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$2746 ($adffe) from module rstmgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 64 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 65 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 66 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 67 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 68 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 69 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 70 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 71 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 72 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 73 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 74 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 75 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 76 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 77 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 78 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 79 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 80 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 81 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 82 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 83 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 84 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 85 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 86 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 87 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 88 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 89 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 90 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 91 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 92 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 93 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 94 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 95 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 96 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 97 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 98 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 99 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 100 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 101 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 102 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 103 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 104 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 105 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 106 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 107 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 108 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 109 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 110 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 111 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 112 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 113 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 114 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 115 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 116 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 117 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 118 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 119 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 120 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 121 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 122 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 123 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 124 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 125 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 126 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 127 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 128 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 129 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 130 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 131 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 132 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 133 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 134 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 135 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 136 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 137 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 138 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 139 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 140 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 141 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 142 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 143 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 144 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 145 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 146 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 147 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 148 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 149 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 150 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 151 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 152 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 153 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 154 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 155 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 156 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 157 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 158 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 159 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 160 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 161 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 162 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 163 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 164 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 165 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 166 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 167 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 168 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 169 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 170 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 171 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 172 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 173 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 174 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 175 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 176 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 177 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 178 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 179 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 180 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 181 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 182 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 183 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 184 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 185 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 186 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 187 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 188 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 189 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 190 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 191 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 192 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 193 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 194 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 195 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 196 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 197 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 198 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 199 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 200 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 201 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 202 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 203 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 204 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 205 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 206 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 207 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 208 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 209 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 210 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 211 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 212 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 213 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 214 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 215 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 216 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 217 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 218 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 219 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 220 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 221 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 222 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 223 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 224 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 225 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 226 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.
Setting constant 0-bit at position 227 on $auto$ff.cc:262:slice$2746 ($dlatch) from module rstmgr.

yosys> opt_clean

3.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 4 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_muxtree

3.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_127$rstmgr_reg_top.sv:497$1549: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n681$742 $auto$opt_reduce.cc:134:opt_pmux$2748 $flatten\u_reg.$verific$n692$753 }
  Optimizing cells in module \rstmgr.
Performed a total of 1 changes.

yosys> opt_merge

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.44. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.45. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_muxtree

3.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.51. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.52. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.55. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell rstmgr.$verific$equal_42$rstmgr.sv:552$467 ($eq).
Removed top 2 bits (of 3) from port B of cell rstmgr.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$1712 ($eq).
Removed top 2 bits (of 3) from port B of cell rstmgr.$flatten\u_reg.$verific$equal_21$rstmgr_reg_top.sv:413$1473 ($eq).
Removed top 1 bits (of 3) from port B of cell rstmgr.$flatten\u_reg.$verific$equal_23$rstmgr_reg_top.sv:414$1474 ($eq).
Removed top 1 bits (of 3) from port B of cell rstmgr.$flatten\u_reg.$verific$equal_25$rstmgr_reg_top.sv:415$1475 ($eq).
Removed top 31 bits (of 32) from port A of cell rstmgr.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$2361 ($shl).
Removed top 28 bits (of 32) from port Y of cell rstmgr.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$2361 ($shl).
Removed top 1 bits (of 2) from FF cell rstmgr.$flatten\u_lc_src.\u_lc.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$616 ($adff).
Removed top 1 bits (of 2) from FF cell rstmgr.$flatten\u_lc_src.\u_lc.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$616 ($adff).
Removed top 5 bits (of 6) from port B of cell rstmgr.$flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$add_26$rstmgr_por.sv:85$665 ($add).
Removed top 3 bits (of 4) from wire rstmgr.$flatten\u_reg.$verific$n539$757.

yosys> peepopt

3.56. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.58. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.59. Printing statistics.

=== rstmgr ===

   Number of wires:               1207
   Number of wire bits:           4050
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            1
     $adff                          43
     $adffe                         12
     $and                           34
     $bmux                           3
     $eq                            10
     $logic_not                      3
     $mux                           32
     $ne                             2
     $not                           36
     $or                            22
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> wreduce t:$mul

3.60. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

3.61. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

3.62. Executing TECHMAP pass (map to technology primitives).

3.62.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.63. Printing statistics.

=== rstmgr ===

   Number of wires:               1207
   Number of wire bits:           4050
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            1
     $adff                          43
     $adffe                         12
     $and                           34
     $bmux                           3
     $eq                            10
     $logic_not                      3
     $mux                           32
     $ne                             2
     $not                           36
     $or                            22
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.64. Executing TECHMAP pass (map to technology primitives).

3.64.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.64.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

3.65. Executing TECHMAP pass (map to technology primitives).

3.65.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.65.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

3.66. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

3.67. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.68. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rstmgr:
  creating $macc model for $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$add_26$rstmgr_por.sv:85$665 ($add).
  creating $alu model for $macc $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$add_26$rstmgr_por.sv:85$665.
  creating $alu cell for $flatten\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.$verific$add_26$rstmgr_por.sv:85$665: $auto$alumacc.cc:485:replace_alu$2750
  created 1 $alu and 0 $macc cells.

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge -nomux

3.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.74. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.75. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..

yosys> opt_expr

3.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> stat

3.78. Printing statistics.

=== rstmgr ===

   Number of wires:               1209
   Number of wire bits:           4062
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $adff                          43
     $adffe                         12
     $alu                            1
     $and                           34
     $bmux                           3
     $eq                            10
     $logic_not                      3
     $mux                           32
     $ne                             2
     $not                           36
     $or                            22
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> memory -nomap

3.79. Executing MEMORY pass.

yosys> opt_mem

3.79.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.79.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.79.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.79.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.79.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.79.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..

yosys> memory_share

3.79.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.79.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.79.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..

yosys> memory_collect

3.79.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.80. Printing statistics.

=== rstmgr ===

   Number of wires:               1209
   Number of wire bits:           4062
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $adff                          43
     $adffe                         12
     $alu                            1
     $and                           34
     $bmux                           3
     $eq                            10
     $logic_not                      3
     $mux                           32
     $ne                             2
     $not                           36
     $or                            22
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> muxpack

3.81. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~32 debug messages>

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

3.83. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

3.84. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> rs_bram_split -new_mapping

3.85. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

3.86. Executing TECHMAP pass (map to technology primitives).

3.86.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

3.87. Executing TECHMAP pass (map to technology primitives).

3.87.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> pmuxtree

3.88. Executing PMUXTREE pass.

yosys> muxpack

3.89. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~35 debug messages>

yosys> memory_map

3.90. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.91. Printing statistics.

=== rstmgr ===

   Number of wires:               1216
   Number of wire bits:           4193
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                251
     $adff                          43
     $adffe                         12
     $alu                            1
     $and                           34
     $bmux                           3
     $eq                            10
     $logic_not                      3
     $mux                           36
     $ne                             2
     $not                           37
     $or                            23
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

3.92. Executing TECHMAP pass (map to technology primitives).

3.92.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.92.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.92.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~749 debug messages>

yosys> stat

3.93. Printing statistics.

=== rstmgr ===

   Number of wires:               1466
   Number of wire bits:           8156
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1159
     $_AND_                         63
     $_DFFE_PN0P_                   55
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     47
     $_MUX_                        220
     $_NOT_                         63
     $_OR_                          98
     $_XOR_                        612


yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~409 debug messages>

yosys> opt_merge -nomux

3.95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
<suppressed ~633 debug messages>
Removed a total of 211 cells.

yosys> opt_muxtree

3.96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.97. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.99. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.100. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 9 unused cells and 159 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~23 debug messages>

yosys> opt_muxtree

3.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.104. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.106. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.107. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~33 debug messages>

yosys> techmap -map +/techmap.v

3.111. Executing TECHMAP pass (map to technology primitives).

3.111.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

3.112. Printing statistics.

=== rstmgr ===

   Number of wires:               1303
   Number of wire bits:           4555
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                576
     $_AND_                         64
     $_DFFE_PN0P_                   28
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     47
     $_MUX_                         38
     $_NOT_                         64
     $_OR_                          89
     $_XOR_                        245


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

3.113. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.114. Printing statistics.

=== rstmgr ===

   Number of wires:               1303
   Number of wire bits:           4555
   Number of public wires:        1110
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                576
     $_AND_                         64
     $_DFFE_PN0P_                   28
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     47
     $_MUX_                         38
     $_NOT_                         64
     $_OR_                          89
     $_XOR_                        245


yosys> opt_expr

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge -nomux

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.120. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> abc -dff -keepff

3.123. Executing ABC pass (technology mapping using ABC).

3.123.1. Summary of detected clock domains:
  32 cells in clk=\clk_aon_i, en=$auto$opt_dff.cc:194:make_patterns_logic$2743, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  5 cells in clk=\clk_aon_i, en={ }, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n, srst={ }
  3 cells in clk=\clk_aon_i, en={ }, arst=!\ast_i.aon_pok, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div2_i, en={ }, arst=!\u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!\u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!\u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  4 cells in clk=\clk_main_i, en={ }, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_i, en={ }, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div2_i, en={ }, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_aon_i, en={ }, arst=!\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  1 cells in clk=\clk_i, en={ }, arst=!\u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  6 cells in clk=\clk_i, en=\u_reg.u_reset_info_low_power_exit.wr_en, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\u_reg.u_reset_info_hw_req.wr_en, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$2735, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  435 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$auto$opt_dff.cc:194:make_patterns_logic$2740, arst=!\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  1 cells in clk=\clk_i, en={ }, arst=!\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  25 cells in clk=\clk_i, en={ }, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  2 cells in clk=\clk_i, en=\u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_reg.u_reset_info_ndm_reset.wr_en, arst=!\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }

3.123.2. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2743, asynchronously reset by !\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 32 gates and 38 wires to a netlist network with 6 inputs and 13 outputs.

3.123.2.1. Executing ABC.

3.123.3. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n
Extracted 5 gates and 6 wires to a netlist network with 0 inputs and 4 outputs.

3.123.3.1. Executing ABC.

3.123.4. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\ast_i.aon_pok
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.4.1. Executing ABC.

3.123.5. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.5.1. Executing ABC.

3.123.6. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.6.1. Executing ABC.

3.123.7. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !\u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.7.1. Executing ABC.

3.123.8. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.8.1. Executing ABC.

3.123.9. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !\u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.9.1. Executing ABC.

3.123.10. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.123.10.1. Executing ABC.

3.123.11. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.11.1. Executing ABC.

3.123.12. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.12.1. Executing ABC.

3.123.13. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.13.1. Executing ABC.

3.123.14. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.14.1. Executing ABC.

3.123.15. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.15.1. Executing ABC.

3.123.16. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.16.1. Executing ABC.

3.123.17. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.17.1. Executing ABC.

3.123.18. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.18.1. Executing ABC.

3.123.19. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.123.19.1. Executing ABC.

3.123.20. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reset_info_low_power_exit.wr_en, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 6 gates and 12 wires to a netlist network with 4 inputs and 3 outputs.

3.123.20.1. Executing ABC.

3.123.21. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reset_info_hw_req.wr_en, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 3 outputs.

3.123.21.1. Executing ABC.

3.123.22. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2735, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.22.1. Executing ABC.

3.123.23. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 435 gates and 543 wires to a netlist network with 106 inputs and 28 outputs.

3.123.23.1. Executing ABC.

3.123.24. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2740, asynchronously reset by !$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.123.24.1. Executing ABC.

3.123.25. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.123.25.1. Executing ABC.

3.123.26. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 25 gates and 35 wires to a netlist network with 9 inputs and 15 outputs.

3.123.26.1. Executing ABC.

3.123.27. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

3.123.27.1. Executing ABC.

3.123.28. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reset_info_ndm_reset.wr_en, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 5 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.123.28.1. Executing ABC.

yosys> abc -dff -keepff

3.124. Executing ABC pass (technology mapping using ABC).

3.124.1. Summary of detected clock domains:
  3 cells in clk=\clk_i, en=$abc$4570$u_reg.u_reset_info_low_power_exit.wr_en, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  2 cells in clk=\clk_i, en={ }, arst=!$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div2_i, en={ }, arst=!$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  5 cells in clk=\clk_i, en=$abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  2 cells in clk=\clk_aon_i, en={ }, arst=!\ast_i.aon_pok, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  2 cells in clk=\clk_i, en={ }, arst=!$abc$4941$u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  5 cells in clk=\clk_aon_i, en=$abc$4930$auto$opt_dff.cc:194:make_patterns_logic$2740, arst=!$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  2 cells in clk=\clk_io_div2_i, en={ }, arst=!$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  4 cells in clk=\clk_io_i, en={ }, arst=!$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  25 cells in clk=\clk_aon_i, en=$abc$4436$auto$opt_dff.cc:194:make_patterns_logic$2743, arst=!$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  3 cells in clk=\clk_aon_i, en={ }, arst=!$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  332 cells in clk=\clk_i, en=$abc$4588$u_reg.u_reg_if.a_ack, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  4 cells in clk=\clk_i, en=$abc$4582$auto$opt_dff.cc:194:make_patterns_logic$2735, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$4576$u_reg.u_reset_info_hw_req.wr_en, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  11 cells in clk=\clk_aon_i, en={ }, arst=!$abc$4476$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n, srst={ }
  18 cells in clk=\clk_i, en={ }, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$4977$u_reg.u_reset_info_ndm_reset.wr_en, arst=!$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }

3.124.2. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4570$u_reg.u_reset_info_low_power_exit.wr_en, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.124.2.1. Executing ABC.

3.124.3. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.3.1. Executing ABC.

3.124.4. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.124.4.1. Executing ABC.

3.124.5. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.5.1. Executing ABC.

3.124.6. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.6.1. Executing ABC.

3.124.7. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs.

3.124.7.1. Executing ABC.

3.124.8. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\ast_i.aon_pok
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

3.124.8.1. Executing ABC.

3.124.9. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.9.1. Executing ABC.

3.124.10. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.10.1. Executing ABC.

3.124.11. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$4941$u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.124.11.1. Executing ABC.

3.124.12. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$4930$auto$opt_dff.cc:194:make_patterns_logic$2740, asynchronously reset by !$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.124.12.1. Executing ABC.

3.124.13. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

3.124.13.1. Executing ABC.

3.124.14. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_i, asynchronously reset by !$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.124.14.1. Executing ABC.

3.124.15. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.15.1. Executing ABC.

3.124.16. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.16.1. Executing ABC.

3.124.17. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.17.1. Executing ABC.

3.124.18. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.18.1. Executing ABC.

3.124.19. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.19.1. Executing ABC.

3.124.20. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$4436$auto$opt_dff.cc:194:make_patterns_logic$2743, asynchronously reset by !$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 25 gates and 34 wires to a netlist network with 9 inputs and 14 outputs.

3.124.20.1. Executing ABC.

3.124.21. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.21.1. Executing ABC.

3.124.22. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4588$u_reg.u_reg_if.a_ack, asynchronously reset by !$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 332 gates and 441 wires to a netlist network with 109 inputs and 29 outputs.

3.124.22.1. Executing ABC.

3.124.23. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.23.1. Executing ABC.

3.124.24. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4582$auto$opt_dff.cc:194:make_patterns_logic$2735, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.24.1. Executing ABC.

3.124.25. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4576$u_reg.u_reset_info_hw_req.wr_en, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.124.25.1. Executing ABC.

3.124.26. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !$abc$4476$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 11 outputs.

3.124.26.1. Executing ABC.

3.124.27. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 18 gates and 27 wires to a netlist network with 8 inputs and 14 outputs.

3.124.27.1. Executing ABC.

3.124.28. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5010$abc$4977$u_reg.u_reset_info_ndm_reset.wr_en, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.124.28.1. Executing ABC.

yosys> abc -dff -keepff

3.125. Executing ABC pass (technology mapping using ABC).

3.125.1. Summary of detected clock domains:
  3 cells in clk=\clk_i, en=$abc$4984$abc$4570$u_reg.u_reset_info_low_power_exit.wr_en, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  17 cells in clk=\clk_aon_i, en={ }, arst=!$abc$5484$abc$4476$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n, srst={ }
  2 cells in clk=\clk_i, en={ }, arst=!$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div2_i, en={ }, arst=!$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  4 cells in clk=\clk_i, en=$abc$5499$abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  2 cells in clk=\clk_aon_i, en={ }, arst=!\ast_i.aon_pok, srst={ }
  4 cells in clk=\clk_usb_i, en={ }, arst=!$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  4 cells in clk=\clk_i, en=$abc$5479$abc$4576$u_reg.u_reset_info_hw_req.wr_en, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  2 cells in clk=\clk_i, en={ }, arst=!$abc$5499$abc$4941$u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  1 cells in clk=\clk_aon_i, en=$abc$5036$abc$4930$auto$opt_dff.cc:194:make_patterns_logic$2740, arst=!$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  2 cells in clk=\clk_io_div2_i, en={ }, arst=!$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_i, en={ }, arst=!$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  4 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  4 cells in clk=\clk_i, en=$abc$5473$abc$4582$auto$opt_dff.cc:194:make_patterns_logic$2735, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  22 cells in clk=\clk_aon_i, en=$abc$5085$abc$4436$auto$opt_dff.cc:194:make_patterns_logic$2743, arst=!$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  3 cells in clk=\clk_aon_i, en={ }, arst=!$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  339 cells in clk=\clk_i, en=$abc$5117$abc$4588$u_reg.u_reg_if.a_ack, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  18 cells in clk=\clk_i, en={ }, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$5010$abc$4977$u_reg.u_reset_info_ndm_reset.wr_en, arst=!$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }

3.125.2. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$4984$abc$4570$u_reg.u_reset_info_low_power_exit.wr_en, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.125.2.1. Executing ABC.

3.125.3. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.3.1. Executing ABC.

3.125.4. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !$abc$5484$abc$4476$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 14 outputs.

3.125.4.1. Executing ABC.

3.125.5. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.125.5.1. Executing ABC.

3.125.6. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.6.1. Executing ABC.

3.125.7. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.7.1. Executing ABC.

3.125.8. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5499$abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.125.8.1. Executing ABC.

3.125.9. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\ast_i.aon_pok
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

3.125.9.1. Executing ABC.

3.125.10. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.125.10.1. Executing ABC.

3.125.11. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5479$abc$4576$u_reg.u_reset_info_hw_req.wr_en, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.125.11.1. Executing ABC.

3.125.12. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.12.1. Executing ABC.

3.125.13. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$5499$abc$4941$u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.125.13.1. Executing ABC.

3.125.14. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$5545$abc$5036$abc$4930$auto$opt_dff.cc:194:make_patterns_logic$2740, asynchronously reset by !$abc$5545$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.125.14.1. Executing ABC.

3.125.15. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

3.125.15.1. Executing ABC.

3.125.16. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.16.1. Executing ABC.

3.125.17. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.17.1. Executing ABC.

3.125.18. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.18.1. Executing ABC.

3.125.19. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.19.1. Executing ABC.

3.125.20. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$5610$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.125.20.1. Executing ABC.

3.125.21. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$5610$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.21.1. Executing ABC.

3.125.22. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.22.1. Executing ABC.

3.125.23. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5473$abc$4582$auto$opt_dff.cc:194:make_patterns_logic$2735, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.23.1. Executing ABC.

3.125.24. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$5085$abc$4436$auto$opt_dff.cc:194:make_patterns_logic$2743, asynchronously reset by !$abc$5545$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 22 gates and 30 wires to a netlist network with 8 inputs and 14 outputs.

3.125.24.1. Executing ABC.

3.125.25. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.25.1. Executing ABC.

3.125.26. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5117$abc$4588$u_reg.u_reg_if.a_ack, asynchronously reset by !$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 339 gates and 448 wires to a netlist network with 109 inputs and 29 outputs.

3.125.26.1. Executing ABC.

3.125.27. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 18 gates and 27 wires to a netlist network with 8 inputs and 14 outputs.

3.125.27.1. Executing ABC.

3.125.28. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5581$abc$5010$abc$4977$u_reg.u_reset_info_ndm_reset.wr_en, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.125.28.1. Executing ABC.

yosys> abc -dff -keepff

3.126. Executing ABC pass (technology mapping using ABC).

3.126.1. Summary of detected clock domains:
  3 cells in clk=\clk_i, en=$abc$5534$abc$4984$abc$4570$u_reg.u_reset_info_low_power_exit.wr_en, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  2 cells in clk=\clk_i, en={ }, arst=!$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div2_i, en={ }, arst=!$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  4 cells in clk=\clk_i, en=$abc$6041$abc$5499$abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  3 cells in clk=\clk_aon_i, en={ }, arst=!\ast_i.aon_pok, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  4 cells in clk=\clk_i, en=$abc$5599$abc$5479$abc$4576$u_reg.u_reset_info_hw_req.wr_en, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  2 cells in clk=\clk_i, en={ }, arst=!$abc$6041$abc$5499$abc$4941$u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  6 cells in clk=\clk_aon_i, en=$abc$5545$abc$5036$abc$4930$auto$opt_dff.cc:194:make_patterns_logic$2740, arst=!$abc$5545$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  2 cells in clk=\clk_io_div2_i, en={ }, arst=!$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  4 cells in clk=\clk_io_i, en={ }, arst=!$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  10 cells in clk=\clk_aon_i, en={ }, arst=!$abc$5545$abc$5484$abc$4476$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_io_div4_i, en={ }, arst=!$abc$5610$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$5610$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_main_i, en={ }, arst=!$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no, srst={ }
  4 cells in clk=\clk_i, en=$abc$5664$abc$5473$abc$4582$auto$opt_dff.cc:194:make_patterns_logic$2735, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  329 cells in clk=\clk_i, en=$abc$5701$abc$5117$abc$4588$u_reg.u_reg_if.a_ack, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  24 cells in clk=\clk_aon_i, en=$abc$5670$abc$5085$abc$4436$auto$opt_dff.cc:194:make_patterns_logic$2743, arst=!$abc$5545$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n, srst={ }
  3 cells in clk=\clk_aon_i, en={ }, arst=!$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  3 cells in clk=\clk_usb_i, en={ }, arst=!$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o, srst={ }
  18 cells in clk=\clk_i, en={ }, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$5581$abc$5010$abc$4977$u_reg.u_reset_info_ndm_reset.wr_en, arst=!$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni, srst={ }

3.126.2. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5534$abc$4984$abc$4570$u_reg.u_reset_info_low_power_exit.wr_en, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.126.2.1. Executing ABC.

3.126.3. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.3.1. Executing ABC.

3.126.4. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.126.4.1. Executing ABC.

3.126.5. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$6087$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.5.1. Executing ABC.

3.126.6. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$6087$abc$5566$abc$4995$abc$4938$u_sys_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.6.1. Executing ABC.

3.126.7. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6041$abc$5499$abc$4941$u_cpu_reset_synced.gen_generic.u_impl_generic.u_sync_2.q_o, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.126.7.1. Executing ABC.

3.126.8. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\ast_i.aon_pok
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.8.1. Executing ABC.

3.126.9. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.9.1. Executing ABC.

3.126.10. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5599$abc$5479$abc$4576$u_reg.u_reset_info_hw_req.wr_en, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.126.10.1. Executing ABC.

3.126.11. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$6041$abc$5499$abc$4941$u_lc_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.126.11.1. Executing ABC.

3.126.12. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$5545$abc$5036$abc$4930$auto$opt_dff.cc:194:make_patterns_logic$2740, asynchronously reset by !$abc$5545$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.126.12.1. Executing ABC.

3.126.13. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div2_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

3.126.13.1. Executing ABC.

3.126.14. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_i, asynchronously reset by !$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.126.14.1. Executing ABC.

3.126.15. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !$abc$6108$abc$5545$abc$5484$abc$4476$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n
Extracted 10 gates and 17 wires to a netlist network with 6 inputs and 10 outputs.

3.126.15.1. Executing ABC.

3.126.16. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$6141$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.16.1. Executing ABC.

3.126.17. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.17.1. Executing ABC.

3.126.18. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.18.1. Executing ABC.

3.126.19. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_io_div4_i, asynchronously reset by !$abc$6125$abc$5610$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.19.1. Executing ABC.

3.126.20. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$6125$abc$5610$abc$5033$abc$4567$u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.20.1. Executing ABC.

3.126.21. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !$abc$6141$abc$5592$abc$5048$abc$4512$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.21.1. Executing ABC.

3.126.22. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5664$abc$5473$abc$4582$auto$opt_dff.cc:194:make_patterns_logic$2735, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.22.1. Executing ABC.

3.126.23. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$5701$abc$5117$abc$4588$u_reg.u_reg_if.a_ack, asynchronously reset by !$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 329 gates and 438 wires to a netlist network with 109 inputs and 29 outputs.

3.126.23.1. Executing ABC.

3.126.24. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$5670$abc$5085$abc$4436$auto$opt_dff.cc:194:make_patterns_logic$2743, asynchronously reset by !$abc$5545$abc$5085$abc$4436$gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n
Extracted 24 gates and 34 wires to a netlist network with 10 inputs and 14 outputs.

3.126.24.1. Executing ABC.

3.126.25. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.25.1. Executing ABC.

3.126.26. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_i, asynchronously reset by !$abc$6041$abc$5499$abc$4941$u_sys_src.u_aon_rst.gen_generic.u_impl_generic.q_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.126.26.1. Executing ABC.

3.126.27. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !$abc$6204$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 18 gates and 27 wires to a netlist network with 8 inputs and 14 outputs.

3.126.27.1. Executing ABC.

3.126.28. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6102$abc$5581$abc$5010$abc$4977$u_reg.u_reset_info_ndm_reset.wr_en, asynchronously reset by !$abc$6204$abc$5701$abc$5117$abc$4525$gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.126.28.1. Executing ABC.

yosys> opt_ffinv

3.127. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge -nomux

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.131. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.133. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.134. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 2476 unused wires.
<suppressed ~48 debug messages>

yosys> opt_expr

3.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.137. Executing BMUXMAP pass.

yosys> demuxmap

3.138. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_gdOx65/abc_tmp_1.scr

3.139. Executing ABC pass (technology mapping using ABC).

3.139.1. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Extracted 380 gates and 523 wires to a netlist network with 143 inputs and 54 outputs.

3.139.1.1. Executing ABC.
DE:   #PIs = 143  #Luts =   138  Max Lvl =   4  Avg Lvl =   1.28  [   0.18 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 143  #Luts =   115  Max Lvl =   6  Avg Lvl =   1.44  [   1.29 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 143  #Luts =   114  Max Lvl =   6  Avg Lvl =   1.37  [   2.05 sec. at Pass 2]{map}[2]
DE:   #PIs = 143  #Luts =   112  Max Lvl =   6  Avg Lvl =   1.48  [   1.11 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 143  #Luts =   112  Max Lvl =   6  Avg Lvl =   1.48  [   0.47 sec. at Pass 4]{map}[12]
DE:   #PIs = 143  #Luts =   112  Max Lvl =   6  Avg Lvl =   1.48  [   0.69 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 143  #Luts =   111  Max Lvl =   6  Avg Lvl =   1.39  [   1.28 sec. at Pass 6]{map}[16]
DE:   #PIs = 143  #Luts =   111  Max Lvl =   6  Avg Lvl =   1.39  [   0.71 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 143  #Luts =   111  Max Lvl =   6  Avg Lvl =   1.39  [   0.42 sec. at Pass 8]{map}[16]
DE:   #PIs = 143  #Luts =   110  Max Lvl =   5  Avg Lvl =   1.37  [   0.67 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 143  #Luts =   110  Max Lvl =   5  Avg Lvl =   1.37  [   0.65 sec. at Pass 10]{map}[16]
DE:   #PIs = 143  #Luts =   110  Max Lvl =   5  Avg Lvl =   1.37  [   1.07 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 143  #Luts =   110  Max Lvl =   5  Avg Lvl =   1.37  [   0.72 sec. at Pass 12]{map}[16]
DE:   #PIs = 143  #Luts =   110  Max Lvl =   5  Avg Lvl =   1.37  [   0.74 sec. at Pass 13]{pushMap}[16]
DE:   #PIs = 143  #Luts =   110  Max Lvl =   5  Avg Lvl =   1.37  [   0.19 sec. at Pass 14]{finalMap}[16]

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge -nomux

3.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.143. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.145. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.146. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 523 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.149. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.150. Printing statistics.

=== rstmgr ===

   Number of wires:               1367
   Number of wire bits:           4124
   Number of public wires:        1062
   Number of public wire bits:    3819
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                185
     $_DFFE_PN0P_                   29
     $_DFF_PN0_                     47
     $lut                          109


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

3.151. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.152. Printing statistics.

=== rstmgr ===

   Number of wires:               1367
   Number of wire bits:           4124
   Number of public wires:        1062
   Number of public wire bits:    3819
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                185
     $_DFFE_PN0P_                   29
     $_DFF_PN0_                     47
     $lut                          109


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

3.153. Executing TECHMAP pass (map to technology primitives).

3.153.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.153.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.153.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~396 debug messages>

yosys> opt_expr -mux_undef

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~1397 debug messages>

yosys> simplemap

3.155. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
<suppressed ~2691 debug messages>
Removed a total of 897 cells.

yosys> opt_dff -nodffe -nosdff

3.158. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 585 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.165. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.166. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_gdOx65/abc_tmp_2.scr

3.169. Executing ABC pass (technology mapping using ABC).

3.169.1. Extracting gate netlist of module `\rstmgr' to `<abc-temp-dir>/input.blif'..
Extracted 570 gates and 720 wires to a netlist network with 148 inputs and 60 outputs.

3.169.1.1. Executing ABC.
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   0.19 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   1.51 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   0.97 sec. at Pass 2]{map}[2]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   2.05 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   1.79 sec. at Pass 4]{map}[10]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   0.67 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   1.52 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 148  #Luts =   115  Max Lvl =   5  Avg Lvl =   1.22  [   1.12 sec. at Pass 7]{finalMap}[16]

yosys> opt_expr

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.

yosys> opt_merge -nomux

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rstmgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rstmgr.
Performed a total of 0 changes.

yosys> opt_merge

3.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rstmgr'.
Removed a total of 0 cells.

yosys> opt_share

3.175. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.176. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 533 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module rstmgr.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.179. Executing HIERARCHY pass (managing design hierarchy).

3.179.1. Analyzing design hierarchy..
Top module:  \rstmgr

3.179.2. Analyzing design hierarchy..
Top module:  \rstmgr
Removed 0 unused modules.

yosys> stat

3.180. Printing statistics.

=== rstmgr ===

   Number of wires:               1367
   Number of wire bits:           4124
   Number of public wires:        1054
   Number of public wire bits:    3811
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                191
     $lut                          115
     dffr                           47
     dffre                          29


yosys> opt_clean -purge

3.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rstmgr..
Removed 0 unused cells and 905 unused wires.
<suppressed ~905 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.182. Executing Verilog backend.
Dumping module `\rstmgr'.

Warnings: 380 unique messages, 380 total
End of script. Logfile hash: 65b85402b4, CPU: user 3.49s system 0.33s, MEM: 36.57 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 96% 6x abc (85 sec), 0% 22x opt_clean (0 sec), ...
real 66.07
user 69.68
sys 18.92
