Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Jan 10 16:56:20 2021
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file platform_wrapper_power_routed.rpt -pb platform_wrapper_power_summary_routed.pb -rpx platform_wrapper_power_routed.rpx
| Design           : platform_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.850        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.707        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.7         |
| Junction Temperature (C) | 46.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |        6 |       --- |             --- |
| Slice Logic             |     0.004 |    18870 |       --- |             --- |
|   LUT as Logic          |     0.004 |     7201 |     53200 |           13.54 |
|   Register              |    <0.001 |     9481 |    106400 |            8.91 |
|   CARRY4                |    <0.001 |       84 |     13300 |            0.63 |
|   F7/F8 Muxes           |    <0.001 |      842 |     53200 |            1.58 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   Others                |     0.000 |      248 |       --- |             --- |
| Signals                 |     0.007 |    15333 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       140 |            0.36 |
| MMCM                    |     0.085 |        1 |         4 |           25.00 |
| PS7                     |     1.599 |        1 |       --- |             --- |
| Static Power            |     0.143 |          |           |                 |
| Total                   |     1.850 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.023 |      0.016 |
| Vccaux    |       1.800 |     0.063 |       0.047 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.825 |       0.793 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+-------------------------------------------------------------------------------------+-----------------+
| Clock                             | Domain                                                                              | Constraint (ns) |
+-----------------------------------+-------------------------------------------------------------------------------------+-----------------+
| clk_aes_chip_platform_clk_wiz_0_0 | platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0 |            33.3 |
| clk_aes_tx_platform_clk_wiz_0_0   | platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0   |           200.0 |
| clk_fpga_0                        | platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                         |            20.0 |
| clkfbout_platform_clk_wiz_0_0     | platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_platform_clk_wiz_0_0     |           100.0 |
+-----------------------------------+-------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| platform_wrapper            |     1.707 |
|   platform_i                |     1.707 |
|     aesVerifyPlatformData_0 |     0.011 |
|       inst                  |     0.011 |
|     aes_top_0               |     0.007 |
|       inst                  |     0.007 |
|     clk_wiz_0               |     0.087 |
|       inst                  |     0.087 |
|     processing_system7_0    |     1.600 |
|       inst                  |     1.600 |
|     ps7_0_axi_periph        |     0.002 |
|       s00_couplers          |     0.002 |
+-----------------------------+-----------+


