#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 30 11:11:59 2025
# Process ID: 20960
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20468 C:\Users\VICTUS\Desktop\FPGAthi\Câu3\uart_hienthi_led\uart_loopback.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 699.207 ; gain = 79.070
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 30 11:12:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Mon Jun 30 11:12:48 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 11:24:09 2025...
