rom: Memory.MappedMemory @ sysbus 0x0
    size: 0x10000

sram: Memory.MappedMemory @ sysbus 0x10000000
    size: 0x8000

spiflash: Memory.MappedMemory @ sysbus 0x20000000
    size: 0x1000000

main_ram: Memory.MappedMemory @ sysbus 0x40000000
    size: 0x10000000

cpu: CPU.VexRiscv @ sysbus
    cpuType: "rv32ima"
    privilegeArchitecture: PrivilegeArchitecture.Priv1_10
    timeProvider: cpu_timer

ctrl: Miscellaneous.LiteX_SoC_Controller @ sysbus 0xf0000000

cpu_timer: Timers.LiteX_CPUTimer @ sysbus 0xf0000800
    frequency: 100000000
    IRQ -> cpu@100

uart: UART.LiteX_UART @ sysbus 0xf0002000
    -> cpu@0

timer0: Timers.LiteX_Timer @ sysbus 0xf0002800
    -> cpu@1
    frequency: 100000000

cas: GPIOPort.LiteX_ControlAndStatus @ sysbus 0xf0004800

spi: SPI.LiteX_SPI_Flash @ sysbus 0xf0005000

mt25q: SPI.Micron_MT25Q @ spi
    underlyingMemory: spiflash

ethmac: Network.LiteX_Ethernet @ {
    sysbus 0xf0006000;
    sysbus new Bus.BusMultiRegistration { address: 0xb0000000; size: 0x2000; region: "buffer" };
    sysbus new Bus.BusMultiRegistration { address: 0xf0005800; size: 0x800; region: "phy" }
}
    -> cpu@2


ethphy: Network.EthernetPhysicalLayer @ ethmac 0
    VendorSpecific1: 0x4400 // MDIO status: 100Mbps + link up

sysbus:
    init add:
        SilenceRange <4026544128 0x200> # ddrphy
        SilenceRange <4026546176 0x200> # sdram
