
*** Running vivado
    with args -log bd_d92b_csc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_d92b_csc_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_d92b_csc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 582.531 ; gain = 180.102

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Orthr' on host 'vulcan' (Windows NT_amd64 version 6.2) on Mon May 06 14:31:49 +0800 2024
INFO: [HLS 200-10] In directory 'C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1'
Sourcing Tcl script 'C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_csc 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src  c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 6.737 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.737ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_d92b_csc_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 65.812 MB.
INFO: [HLS 200-10] Analyzing design file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 28 such instances of non-canonical statements in the dataflow region (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 86.521 seconds; current allocated memory: 65.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,266 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,094 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 850 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 860 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 680 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 680 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 760 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 816 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 823 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 754 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<36, ap_uint<12> >(ap_uint<36>, int, int, ap_uint<12>&)' into 'void hls::AXIGetBitFields<36, ap_uint<12> >(hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<12>&)' (c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<12> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:517:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<36, ap_uint<12> >(hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<12>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:573:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<36, ap_uint<12> >(hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<12>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:572:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<36, ap_uint<12> >(hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<12>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:571:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<12> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<14>&, ap_int<14>&, ap_int<14>&, ap_uint<12>&, ap_uint<12>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<14>&, ap_int<14>&, ap_int<14>&, ap_uint<12>&, ap_uint<12>&, hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:127:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<12> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<14>&, ap_int<14>&, ap_int<14>&, ap_uint<12>&, ap_uint<12>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<14>&, ap_int<14>&, ap_int<14>&, ap_uint<12>&, ap_uint<12>&, hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:128:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<12> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<12> >, 0>&, hls::stream<hls::axis<ap_uint<36>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:615:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'dstPix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'srcPix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:517:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'dstPix' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:128:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'srcPix' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:127:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:615:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_688_3' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_690_4' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_3' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:142:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_563_1' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:563:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_565_2' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:565:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_688_3' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:613:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_690_4' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:613:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_3' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:142:22) in function 'v_csc_core' completely with a factor of 1 (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:104:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_563_1' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:563:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:514:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_565_2' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:565:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:514:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_csc' with compact=bit mode in 36-bits (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:434:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 36-bits (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:431:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.131 seconds; current allocated memory: 65.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 65.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 65.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 65.812 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_664_2' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_664_2' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_664_2' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_662_1' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_662_1' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_662_1' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:33) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_width' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:33) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:33) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:33) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_height' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:33) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:33) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_csc' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:220:1), detected/extracted 4 process function(s): 
	 'Block_entry3_proc'
	 'AXIvideo2MultiPixStream'
	 'v_csc_core'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:139:9) to (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136:21) in function 'v_csc_core'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.737 seconds; current allocated memory: 65.812 MB.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 65.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_csc' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 70.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 103.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 104.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 104.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 105.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 105.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 105.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 105.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 106.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 106.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 106.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 106.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core_Pipeline_VITIS_LOOP_136_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln194_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_136_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.278 seconds; current allocated memory: 108.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 109.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 109.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 109.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_664_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 110.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 110.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 110.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 110.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_OutVideoFormat_channel (from Block_entry3_proc_U0 to MultiPixStream2AXIvideo_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 111.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 112.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 118.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 122.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 122.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 123.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 125.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 126.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core_Pipeline_VITIS_LOOP_136_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_csc_core_Pipeline_VITIS_LOOP_136_2' pipeline 'VITIS_LOOP_136_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_16s_26s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_16s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core_Pipeline_VITIS_LOOP_136_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 129.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 133.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' pipeline 'VITIS_LOOP_664_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 135.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 136.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/InVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/OutVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_csc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'InVideoFormat', 'OutVideoFormat', 'width', 'height', 'ColStart', 'ColEnd', 'RowStart', 'RowEnd', 'K11', 'K12', 'K13', 'K21', 'K22', 'K23', 'K31', 'K32', 'K33', 'ROffset', 'GOffset', 'BOffset', 'ClampMin', 'ClipMax', 'K11_2', 'K12_2', 'K13_2', 'K21_2', 'K22_2', 'K23_2', 'K31_2', 'K32_2', 'K33_2', 'ROffset_2', 'GOffset_2', 'BOffset_2', 'ClampMin_2', 'ClipMax_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_InVideoFormat_channel_U(bd_d92b_csc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_OutVideoFormat_channel_U(bd_d92b_csc_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColStart_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColEnd_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowStart_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowEnd_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_channel_U(bd_d92b_csc_0_fifo_w14_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_channel_U(bd_d92b_csc_0_fifo_w14_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_channel_U(bd_d92b_csc_0_fifo_w14_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_channel_U(bd_d92b_csc_0_fifo_w12_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_channel_U(bd_d92b_csc_0_fifo_w12_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_2_channel_U(bd_d92b_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_2_channel_U(bd_d92b_csc_0_fifo_w14_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_2_channel_U(bd_d92b_csc_0_fifo_w14_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_2_channel_U(bd_d92b_csc_0_fifo_w14_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_2_channel_U(bd_d92b_csc_0_fifo_w12_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_2_channel_U(bd_d92b_csc_0_fifo_w12_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c12_channel_U(bd_d92b_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c14_channel_U(bd_d92b_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_d92b_csc_0_fifo_w36_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c11_U(bd_d92b_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c13_U(bd_d92b_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_csc_U(bd_d92b_csc_0_fifo_w36_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(bd_d92b_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(bd_d92b_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 140.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 165.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.335 seconds; current allocated memory: 177.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_csc with prefix bd_d92b_csc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_csc with prefix bd_d92b_csc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 209.12 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 116.813 seconds; current allocated memory: 112.371 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 586.855 ; gain = 175.688
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:34:13 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.476 seconds; current allocated memory: 9.934 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 1 seconds. Total elapsed time: 146.368 seconds; peak allocated memory: 188.246 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon May  6 14:34:13 2024...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:02:33 . Memory (MB): peak = 597.121 ; gain = 0.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d92b_csc_0
Command: synth_design -top bd_d92b_csc_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1606.465 ; gain = 439.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/synth/bd_d92b_csc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_v_csc' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_CTRL_s_axi' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_CTRL_s_axi.v:485]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_CTRL_s_axi' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_Block_entry3_proc' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_Block_entry3_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_Block_entry3_proc' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_Block_entry3_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_flow_control_loop_pipe_sequential_init' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_flow_control_loop_pipe_sequential_init' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_reg_unsigned_short_s' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_reg_unsigned_short_s' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_regslice_both' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_regslice_both' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_regslice_both__parameterized0' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_regslice_both__parameterized0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_regslice_both__parameterized1' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_regslice_both__parameterized1' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_AXIvideo2MultiPixStream' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_v_csc_core' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_mul_16s_12ns_28_1_1' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mul_16s_12ns_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_mul_16s_12ns_28_1_1' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mul_16s_12ns_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_mul_12ns_16s_28_1_1' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mul_12ns_16s_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_mul_12ns_16s_28_1_1' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mul_12ns_16s_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_v_csc_core' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_MultiPixStream2AXIvideo' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_MultiPixStream2AXIvideo' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w8_d2_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w8_d2_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w8_d4_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w8_d4_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w16_d3_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w16_d3_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w14_d3_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w14_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w14_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w14_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w14_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w14_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w14_d3_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w14_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w12_d3_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w12_d3_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w12_d2_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w12_d2_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w36_d16_S' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w36_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w36_d16_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w36_d16_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg' is unconnected for instance 'U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg' [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w36_d16_S.v:53]
WARNING: [Synth 8-7023] instance 'U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg' of module 'bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w36_d16_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_fifo_w36_d16_S' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w36_d16_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0_v_csc' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_d92b_csc_0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/synth/bd_d92b_csc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_CTRL_s_axi.v:686]
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module bd_d92b_csc_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[4] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[3] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[4] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[3] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[2] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[1] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[0] in module bd_d92b_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[4] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[3] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[4] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[3] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[0] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[4] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[3] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[0] in module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[4] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[3] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[4] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[3] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_fifo_cap[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[4] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[3] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[0] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_fifo_cap[2] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_fifo_cap[1] in module bd_d92b_csc_0_v_csc_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1757.520 ; gain = 590.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1757.520 ; gain = 590.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1757.520 ; gain = 590.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1757.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/bd_d92b_csc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/bd_d92b_csc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/bd_d92b_csc_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/bd_d92b_csc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1858.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1859.812 ; gain = 1.414
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_d92b_csc_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_d92b_csc_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_d92b_csc_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_d92b_csc_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 3     
	   2 Input   29 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 80    
+---XORs : 
	   2 Input      1 Bit         XORs := 75    
+---Registers : 
	               40 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 6     
	               24 Bit    Registers := 6     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 46    
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 46    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 13    
	                3 Bit    Registers := 81    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 249   
+---Muxes : 
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 4     
	  41 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 53    
	   2 Input   14 Bit        Muxes := 15    
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 33    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 141   
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 239   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '40' to '36' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '40' to '36' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1.v:34]
DSP Debug: swapped A/B pins for adder 000002B23D0975A0
DSP Debug: swapped A/B pins for adder 000002B23D095C80
DSP Debug: swapped A/B pins for adder 000002B23D0975A0
DSP Debug: swapped A/B pins for adder 000002B23D095C80
DSP Debug: swapped A/B pins for adder 000002B23D09C8E0
DSP Debug: swapped A/B pins for adder 000002B23D099AC0
DSP Debug: swapped A/B pins for adder 000002B23D09C8E0
DSP Debug: swapped A/B pins for adder 000002B23D099AC0
DSP Debug: swapped A/B pins for adder 000002B23D09D960
DSP Debug: swapped A/B pins for adder 000002B23D09D360
DSP Debug: swapped A/B pins for adder 000002B23D09D960
DSP Debug: swapped A/B pins for adder 000002B23D09D360
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_12ns_16s_28_1_1_U93/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg, operation Mode is: (C+(A*B'')')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/add_ln192_4_fu_690_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_16s_12ns_28_1_1_U92/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_16s_12ns_28_1_1_U92/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_12ns_16s_28_1_1_U95/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg, operation Mode is: (C+(A*B'')')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/add_ln194_4_fu_736_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_16s_12ns_28_1_1_U94/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_16s_12ns_28_1_1_U94/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_12ns_16s_28_1_1_U97/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg, operation Mode is: (C+(A*B'')')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/add_ln196_4_fu_782_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_16s_12ns_28_1_1_U96/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_16s_12ns_28_1_1_U96/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120/ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg' and it is trimmed from '13' to '12' bits. [c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.v:206]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_d92b_csc_0_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_d92b_csc_0_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U100/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 3257 3257 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U98/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 3257 3257 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mac_muladd_12ns_16s_26s_29_4_1_U99/bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 3257 3257 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_e : 0 0 : 1646 1646 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_d : 0 0 : 1646 1646 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_b : 0 0 : 1646 1646 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_9 : 0 0 : 1551 1551 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_reg_1183_reg_a : 0 0 : 1551 1551 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_6 : 0 0 : 1551 1551 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_reg_1200_reg_7 : 0 0 : 1551 1551 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_2 : 0 0 : 1551 1551 : Used 1 time 0
 Sort Area is  grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_reg_1217_reg_4 : 0 0 : 1551 1551 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 16     | 13     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|bd_d92b_csc_0_v_csc_core | (C+(A*B'')')' | 16     | 13     | 24     | -      | 24     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A2*B2)')' | 25     | 17     | 26     | -      | 29     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 16     | 13     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 16     | 13     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|bd_d92b_csc_0_v_csc_core | (C+(A*B'')')' | 16     | 13     | 24     | -      | 24     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A2*B2)')' | 25     | 17     | 26     | -      | 29     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 16     | 13     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 16     | 13     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|bd_d92b_csc_0_v_csc_core | (C+(A*B'')')' | 16     | 13     | 24     | -      | 24     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A2*B2)')' | 25     | 17     | 26     | -      | 29     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 16     | 13     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_d92b_csc_0_v_csc | v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/ap_loop_exit_ready_pp0_iter4_reg_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2]  | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[15] | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 30     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A*B'')')' | 30     | 12     | 48     | -      | 24     | 0    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 30     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 30     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A*B'')')' | 30     | 12     | 48     | -      | 24     | 0    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 30     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 30     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A*B'')')' | 30     | 12     | 48     | -      | 24     | 0    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (A*B'')'      | 30     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A'*B')')' | 12     | 18     | 48     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A'*B')')' | 12     | 18     | 48     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_d92b_csc_0_v_csc_core | (C+(A'*B')')' | 12     | 18     | 48     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   134|
|2     |DSP48E1 |    12|
|5     |LUT1    |    15|
|6     |LUT2    |   380|
|7     |LUT3    |   999|
|8     |LUT4    |   800|
|9     |LUT5    |   196|
|10    |LUT6    |   672|
|11    |MUXF7   |    41|
|12    |MUXF8   |    13|
|13    |SRL16E  |   565|
|14    |FDRE    |  2057|
|15    |FDSE    |   177|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1859.812 ; gain = 692.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1859.812 ; gain = 590.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1859.812 ; gain = 692.805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1859.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 82c719b1
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1859.812 ; gain = 1262.691
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1859.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/bd_d92b_csc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_d92b_csc_0, cache-ID = 8537eee88e1d6c46
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1859.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/bd_d92b_csc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_d92b_csc_0_utilization_synth.rpt -pb bd_d92b_csc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:35:02 2024...
