<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class RegisterClassInfo: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page07B48764685F9513"><span>class RegisterClassInfo</span></a></li></ul></nav><main class="content"><h1>class RegisterClassInfo</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class RegisterClassInfo { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L30">llvm/include/llvm/CodeGen/RegisterClassInfo.h:30</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#99D84F0E63EAADFA"><b>RegisterClassInfo</b></a>()</li><li class="is-family-code">protected unsigned int  <a href="#9E6813019EFD1B5E"><b>computePSetLimit</b></a>(unsigned int Idx) const</li><li class="is-family-code">public unsigned int  <a href="#BA926A8713C252FE"><b>getLastCalleeSavedAlias</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public unsigned int  <a href="#C3DC92675F1AFFCB"><b>getLastCostChange</b></a>(const llvm::TargetRegisterClass * RC)</li><li class="is-family-code">public unsigned int  <a href="#5520E40C3506AEAB"><b>getMinCost</b></a>(const llvm::TargetRegisterClass * RC)</li><li class="is-family-code">public unsigned int  <a href="#F868DB331BC329EC"><b>getNumAllocatableRegs</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public ArrayRef&lt;llvm::MCPhysReg&gt;  <a href="#7FA755249298589C"><b>getOrder</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public unsigned int  <a href="#A8951EEE53542D61"><b>getRegPressureSetLimit</b></a>(unsigned int Idx) const</li><li class="is-family-code">public bool  <a href="#D565974E22569474"><b>isProperSubClass</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public void  <a href="#28D5A3D892FE711B"><b>runOnMachineFunction</b></a>(const llvm::MachineFunction &amp; MF)</li></ul><h2>Methods</h2><h3 id="99D84F0E63EAADFA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#99D84F0E63EAADFA">¶</a><code class="hdoc-function-code language-cpp">RegisterClassInfo()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L81">llvm/include/llvm/CodeGen/RegisterClassInfo.h:81</a></p><h3 id="9E6813019EFD1B5E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9E6813019EFD1B5E">¶</a><code class="hdoc-function-code language-cpp">unsigned int computePSetLimit(
    unsigned int Idx) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L144">llvm/include/llvm/CodeGen/RegisterClassInfo.h:144</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="BA926A8713C252FE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BA926A8713C252FE">¶</a><code class="hdoc-function-code language-cpp">unsigned int getLastCalleeSavedAlias(
    unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>getLastCalleeSavedAlias - Returns the last callee saved register that overlaps PhysReg, or 0 if Reg doesn&apos;t overlap a CalleeSavedAliases.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L112">llvm/include/llvm/CodeGen/RegisterClassInfo.h:112</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="C3DC92675F1AFFCB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C3DC92675F1AFFCB">¶</a><code class="hdoc-function-code language-cpp">unsigned int getLastCostChange(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC)</code></pre></h3><h4>Description</h4><p>Get the position of the last cost change in getOrder(RC). All registers in getOrder(RC).slice(getLastCostChange(RC)) will have the same cost according to TRI-&gt;getCostPerUse().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L130">llvm/include/llvm/CodeGen/RegisterClassInfo.h:130</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="5520E40C3506AEAB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5520E40C3506AEAB">¶</a><code class="hdoc-function-code language-cpp">unsigned int getMinCost(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC)</code></pre></h3><h4>Description</h4><p>Get the minimum register cost in RC&apos;s allocation order. This is the smallest value returned by TRI-&gt;getCostPerUse(Reg) for all the registers in getOrder(RC).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L122">llvm/include/llvm/CodeGen/RegisterClassInfo.h:122</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="F868DB331BC329EC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F868DB331BC329EC">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumAllocatableRegs(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current function.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L89">llvm/include/llvm/CodeGen/RegisterClassInfo.h:89</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="7FA755249298589C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7FA755249298589C">¶</a><code class="hdoc-function-code language-cpp"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt; getOrder(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>getOrder - Returns the preferred allocation order for RC. The order contains no reserved registers, and registers that alias callee saved registers come last.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L96">llvm/include/llvm/CodeGen/RegisterClassInfo.h:96</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="A8951EEE53542D61"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A8951EEE53542D61">¶</a><code class="hdoc-function-code language-cpp">unsigned int getRegPressureSetLimit(
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Get the register unit limit for the given pressure set index. RegisterClassInfo adjusts this limit for reserved registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L137">llvm/include/llvm/CodeGen/RegisterClassInfo.h:137</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="D565974E22569474"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D565974E22569474">¶</a><code class="hdoc-function-code language-cpp">bool isProperSubClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>isProperSubClass - Returns true if RC has a legal super-class with more allocatable registers. Register classes like GR32_NOSP are not proper sub-classes because %esp is not allocatable.  Similarly, tGPR is not a proper sub-class in Thumb mode because the GPR super-class is not legal.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L106">llvm/include/llvm/CodeGen/RegisterClassInfo.h:106</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="28D5A3D892FE711B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#28D5A3D892FE711B">¶</a><code class="hdoc-function-code language-cpp">void runOnMachineFunction(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF)</code></pre></h3><h4>Description</h4><p>runOnFunction - Prepare to answer questions about MF. This must be called before any other methods are used.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/RegisterClassInfo.h#L85">llvm/include/llvm/CodeGen/RegisterClassInfo.h:85</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>