// Seed: 2117001146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7
);
  generate
    wire id_9;
  endgenerate
  always assign id_9 = 1'd0;
  assign id_7 = id_4;
  assign id_7 = id_5;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
