\doxysection{\+\_\+\+USBH\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct___u_s_b_h___handle_type_def}{}\label{struct___u_s_b_h___handle_type_def}\index{\_USBH\_HandleTypeDef@{\_USBH\_HandleTypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} HOST\+\_\+\+State\+Type\+Def {\bfseries g\+State}
\item 
ENUM\+\_\+\+State\+Type\+Def {\bfseries Enum\+State}
\item 
CMD\+\_\+\+State\+Type\+Def {\bfseries Request\+State}
\item 
\mbox{\hyperlink{struct_u_s_b_h___ctrl_type_def}{USBH\+\_\+\+Ctrl\+Type\+Def}} {\bfseries Control}
\item 
\mbox{\hyperlink{struct_u_s_b_h___device_type_def}{USBH\+\_\+\+Device\+Type\+Def}} {\bfseries device}
\item 
\mbox{\hyperlink{struct_u_s_b_h___class_type_def}{USBH\+\_\+\+Class\+Type\+Def}} \texorpdfstring{$\ast$}{*} {\bfseries p\+Class} \mbox{[}USBH\+\_\+\+MAX\+\_\+\+NUM\+\_\+\+SUPPORTED\+\_\+\+CLASS\mbox{]}
\item 
\mbox{\hyperlink{struct_u_s_b_h___class_type_def}{USBH\+\_\+\+Class\+Type\+Def}} \texorpdfstring{$\ast$}{*} {\bfseries p\+Active\+Class}
\item 
uint32\+\_\+t {\bfseries Class\+Number}
\item 
uint32\+\_\+t {\bfseries Pipes} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Timer}
\item 
uint32\+\_\+t {\bfseries Timeout}
\item 
uint8\+\_\+t {\bfseries id}
\item 
void \texorpdfstring{$\ast$}{*} {\bfseries p\+Data}
\item 
void(\texorpdfstring{$\ast$}{*} {\bfseries p\+User} )(struct \mbox{\hyperlink{struct___u_s_b_h___handle_type_def}{\+\_\+\+USBH\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}p\+Handle, uint8\+\_\+t id)
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__def_8h}{usbh\+\_\+def.\+h}}\end{DoxyCompactItemize}
