Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Sep  7 14:46:04 2022
| Host         : DESKTOP-5JBVKGD running 64-bit major release  (build 9200)
| Command      : report_drc -file ccnn_top_drc_routed.rpt -pb ccnn_top_drc_routed.pb -rpx ccnn_top_drc_routed.rpx
| Design       : ccnn_top
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 775
+-----------+----------+-------------------------+------------+
| Rule      | Severity | Description             | Violations |
+-----------+----------+-------------------------+------------+
| DPIP-2    | Warning  | Input pipelining        | 512        |
| DPOP-4    | Warning  | MREG Output pipelining  | 256        |
| PDCN-1569 | Warning  | LUT equation term check | 6          |
| RTSTAT-10 | Warning  | No routable loads       | 1          |
+-----------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out input u_conv/u_mul_array/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out input u_conv/u_mul_array/p_0_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__0 input u_conv/u_mul_array/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__0 input u_conv/u_mul_array/p_0_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__1 input u_conv/u_mul_array/p_0_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__1 input u_conv/u_mul_array/p_0_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__10 input u_conv/u_mul_array/p_0_out__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__10 input u_conv/u_mul_array/p_0_out__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__100 input u_conv/u_mul_array/p_0_out__100/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__100 input u_conv/u_mul_array/p_0_out__100/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__101 input u_conv/u_mul_array/p_0_out__101/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__101 input u_conv/u_mul_array/p_0_out__101/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__102 input u_conv/u_mul_array/p_0_out__102/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__102 input u_conv/u_mul_array/p_0_out__102/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__103 input u_conv/u_mul_array/p_0_out__103/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__103 input u_conv/u_mul_array/p_0_out__103/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__104 input u_conv/u_mul_array/p_0_out__104/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__104 input u_conv/u_mul_array/p_0_out__104/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__105 input u_conv/u_mul_array/p_0_out__105/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__105 input u_conv/u_mul_array/p_0_out__105/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__106 input u_conv/u_mul_array/p_0_out__106/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__106 input u_conv/u_mul_array/p_0_out__106/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__107 input u_conv/u_mul_array/p_0_out__107/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__107 input u_conv/u_mul_array/p_0_out__107/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__108 input u_conv/u_mul_array/p_0_out__108/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__108 input u_conv/u_mul_array/p_0_out__108/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__109 input u_conv/u_mul_array/p_0_out__109/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__109 input u_conv/u_mul_array/p_0_out__109/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__11 input u_conv/u_mul_array/p_0_out__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__11 input u_conv/u_mul_array/p_0_out__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__110 input u_conv/u_mul_array/p_0_out__110/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__110 input u_conv/u_mul_array/p_0_out__110/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__111 input u_conv/u_mul_array/p_0_out__111/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__111 input u_conv/u_mul_array/p_0_out__111/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__112 input u_conv/u_mul_array/p_0_out__112/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__112 input u_conv/u_mul_array/p_0_out__112/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__113 input u_conv/u_mul_array/p_0_out__113/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__113 input u_conv/u_mul_array/p_0_out__113/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__114 input u_conv/u_mul_array/p_0_out__114/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__114 input u_conv/u_mul_array/p_0_out__114/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__115 input u_conv/u_mul_array/p_0_out__115/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__115 input u_conv/u_mul_array/p_0_out__115/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__116 input u_conv/u_mul_array/p_0_out__116/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__116 input u_conv/u_mul_array/p_0_out__116/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__117 input u_conv/u_mul_array/p_0_out__117/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__117 input u_conv/u_mul_array/p_0_out__117/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__118 input u_conv/u_mul_array/p_0_out__118/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__118 input u_conv/u_mul_array/p_0_out__118/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__119 input u_conv/u_mul_array/p_0_out__119/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__119 input u_conv/u_mul_array/p_0_out__119/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__12 input u_conv/u_mul_array/p_0_out__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__12 input u_conv/u_mul_array/p_0_out__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__120 input u_conv/u_mul_array/p_0_out__120/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__120 input u_conv/u_mul_array/p_0_out__120/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__121 input u_conv/u_mul_array/p_0_out__121/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__121 input u_conv/u_mul_array/p_0_out__121/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__122 input u_conv/u_mul_array/p_0_out__122/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__122 input u_conv/u_mul_array/p_0_out__122/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__123 input u_conv/u_mul_array/p_0_out__123/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__123 input u_conv/u_mul_array/p_0_out__123/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__124 input u_conv/u_mul_array/p_0_out__124/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__124 input u_conv/u_mul_array/p_0_out__124/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__125 input u_conv/u_mul_array/p_0_out__125/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__125 input u_conv/u_mul_array/p_0_out__125/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__126 input u_conv/u_mul_array/p_0_out__126/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__126 input u_conv/u_mul_array/p_0_out__126/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__127 input u_conv/u_mul_array/p_0_out__127/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__127 input u_conv/u_mul_array/p_0_out__127/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__128 input u_conv/u_mul_array/p_0_out__128/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__128 input u_conv/u_mul_array/p_0_out__128/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__129 input u_conv/u_mul_array/p_0_out__129/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__129 input u_conv/u_mul_array/p_0_out__129/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__13 input u_conv/u_mul_array/p_0_out__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__13 input u_conv/u_mul_array/p_0_out__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__130 input u_conv/u_mul_array/p_0_out__130/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__130 input u_conv/u_mul_array/p_0_out__130/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__131 input u_conv/u_mul_array/p_0_out__131/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__131 input u_conv/u_mul_array/p_0_out__131/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__132 input u_conv/u_mul_array/p_0_out__132/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__132 input u_conv/u_mul_array/p_0_out__132/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__133 input u_conv/u_mul_array/p_0_out__133/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__133 input u_conv/u_mul_array/p_0_out__133/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__134 input u_conv/u_mul_array/p_0_out__134/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__134 input u_conv/u_mul_array/p_0_out__134/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__135 input u_conv/u_mul_array/p_0_out__135/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__135 input u_conv/u_mul_array/p_0_out__135/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__136 input u_conv/u_mul_array/p_0_out__136/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__136 input u_conv/u_mul_array/p_0_out__136/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__137 input u_conv/u_mul_array/p_0_out__137/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__137 input u_conv/u_mul_array/p_0_out__137/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__138 input u_conv/u_mul_array/p_0_out__138/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__138 input u_conv/u_mul_array/p_0_out__138/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__139 input u_conv/u_mul_array/p_0_out__139/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__139 input u_conv/u_mul_array/p_0_out__139/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__14 input u_conv/u_mul_array/p_0_out__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__14 input u_conv/u_mul_array/p_0_out__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__140 input u_conv/u_mul_array/p_0_out__140/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__140 input u_conv/u_mul_array/p_0_out__140/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__141 input u_conv/u_mul_array/p_0_out__141/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__141 input u_conv/u_mul_array/p_0_out__141/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__142 input u_conv/u_mul_array/p_0_out__142/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__142 input u_conv/u_mul_array/p_0_out__142/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__143 input u_conv/u_mul_array/p_0_out__143/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__143 input u_conv/u_mul_array/p_0_out__143/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__144 input u_conv/u_mul_array/p_0_out__144/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__144 input u_conv/u_mul_array/p_0_out__144/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__145 input u_conv/u_mul_array/p_0_out__145/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__145 input u_conv/u_mul_array/p_0_out__145/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__146 input u_conv/u_mul_array/p_0_out__146/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__146 input u_conv/u_mul_array/p_0_out__146/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__147 input u_conv/u_mul_array/p_0_out__147/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__147 input u_conv/u_mul_array/p_0_out__147/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__148 input u_conv/u_mul_array/p_0_out__148/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__148 input u_conv/u_mul_array/p_0_out__148/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__149 input u_conv/u_mul_array/p_0_out__149/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__149 input u_conv/u_mul_array/p_0_out__149/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__15 input u_conv/u_mul_array/p_0_out__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__15 input u_conv/u_mul_array/p_0_out__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__150 input u_conv/u_mul_array/p_0_out__150/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__150 input u_conv/u_mul_array/p_0_out__150/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__151 input u_conv/u_mul_array/p_0_out__151/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__151 input u_conv/u_mul_array/p_0_out__151/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__152 input u_conv/u_mul_array/p_0_out__152/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__152 input u_conv/u_mul_array/p_0_out__152/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__153 input u_conv/u_mul_array/p_0_out__153/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__153 input u_conv/u_mul_array/p_0_out__153/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__154 input u_conv/u_mul_array/p_0_out__154/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__154 input u_conv/u_mul_array/p_0_out__154/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__155 input u_conv/u_mul_array/p_0_out__155/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__155 input u_conv/u_mul_array/p_0_out__155/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__156 input u_conv/u_mul_array/p_0_out__156/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__156 input u_conv/u_mul_array/p_0_out__156/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__157 input u_conv/u_mul_array/p_0_out__157/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__157 input u_conv/u_mul_array/p_0_out__157/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__158 input u_conv/u_mul_array/p_0_out__158/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__158 input u_conv/u_mul_array/p_0_out__158/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__159 input u_conv/u_mul_array/p_0_out__159/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__159 input u_conv/u_mul_array/p_0_out__159/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__16 input u_conv/u_mul_array/p_0_out__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__16 input u_conv/u_mul_array/p_0_out__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__160 input u_conv/u_mul_array/p_0_out__160/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__160 input u_conv/u_mul_array/p_0_out__160/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__161 input u_conv/u_mul_array/p_0_out__161/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__161 input u_conv/u_mul_array/p_0_out__161/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__162 input u_conv/u_mul_array/p_0_out__162/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__162 input u_conv/u_mul_array/p_0_out__162/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__163 input u_conv/u_mul_array/p_0_out__163/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__163 input u_conv/u_mul_array/p_0_out__163/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__164 input u_conv/u_mul_array/p_0_out__164/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__164 input u_conv/u_mul_array/p_0_out__164/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__165 input u_conv/u_mul_array/p_0_out__165/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__165 input u_conv/u_mul_array/p_0_out__165/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__166 input u_conv/u_mul_array/p_0_out__166/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__166 input u_conv/u_mul_array/p_0_out__166/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__167 input u_conv/u_mul_array/p_0_out__167/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__167 input u_conv/u_mul_array/p_0_out__167/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__168 input u_conv/u_mul_array/p_0_out__168/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__168 input u_conv/u_mul_array/p_0_out__168/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__169 input u_conv/u_mul_array/p_0_out__169/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__169 input u_conv/u_mul_array/p_0_out__169/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__17 input u_conv/u_mul_array/p_0_out__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__17 input u_conv/u_mul_array/p_0_out__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__170 input u_conv/u_mul_array/p_0_out__170/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__170 input u_conv/u_mul_array/p_0_out__170/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__171 input u_conv/u_mul_array/p_0_out__171/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__171 input u_conv/u_mul_array/p_0_out__171/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__172 input u_conv/u_mul_array/p_0_out__172/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__172 input u_conv/u_mul_array/p_0_out__172/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__173 input u_conv/u_mul_array/p_0_out__173/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__173 input u_conv/u_mul_array/p_0_out__173/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__174 input u_conv/u_mul_array/p_0_out__174/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__174 input u_conv/u_mul_array/p_0_out__174/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__175 input u_conv/u_mul_array/p_0_out__175/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__175 input u_conv/u_mul_array/p_0_out__175/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__176 input u_conv/u_mul_array/p_0_out__176/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__176 input u_conv/u_mul_array/p_0_out__176/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__177 input u_conv/u_mul_array/p_0_out__177/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__177 input u_conv/u_mul_array/p_0_out__177/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__178 input u_conv/u_mul_array/p_0_out__178/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__178 input u_conv/u_mul_array/p_0_out__178/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__179 input u_conv/u_mul_array/p_0_out__179/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__179 input u_conv/u_mul_array/p_0_out__179/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__18 input u_conv/u_mul_array/p_0_out__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__18 input u_conv/u_mul_array/p_0_out__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__180 input u_conv/u_mul_array/p_0_out__180/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__180 input u_conv/u_mul_array/p_0_out__180/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__181 input u_conv/u_mul_array/p_0_out__181/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__181 input u_conv/u_mul_array/p_0_out__181/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__182 input u_conv/u_mul_array/p_0_out__182/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#190 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__182 input u_conv/u_mul_array/p_0_out__182/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#191 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__183 input u_conv/u_mul_array/p_0_out__183/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#192 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__183 input u_conv/u_mul_array/p_0_out__183/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#193 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__184 input u_conv/u_mul_array/p_0_out__184/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#194 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__184 input u_conv/u_mul_array/p_0_out__184/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#195 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__185 input u_conv/u_mul_array/p_0_out__185/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#196 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__185 input u_conv/u_mul_array/p_0_out__185/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#197 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__186 input u_conv/u_mul_array/p_0_out__186/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#198 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__186 input u_conv/u_mul_array/p_0_out__186/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#199 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__187 input u_conv/u_mul_array/p_0_out__187/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#200 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__187 input u_conv/u_mul_array/p_0_out__187/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#201 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__188 input u_conv/u_mul_array/p_0_out__188/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#202 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__188 input u_conv/u_mul_array/p_0_out__188/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#203 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__189 input u_conv/u_mul_array/p_0_out__189/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#204 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__189 input u_conv/u_mul_array/p_0_out__189/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#205 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__19 input u_conv/u_mul_array/p_0_out__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#206 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__19 input u_conv/u_mul_array/p_0_out__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#207 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__190 input u_conv/u_mul_array/p_0_out__190/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#208 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__190 input u_conv/u_mul_array/p_0_out__190/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#209 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__191 input u_conv/u_mul_array/p_0_out__191/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#210 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__191 input u_conv/u_mul_array/p_0_out__191/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#211 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__192 input u_conv/u_mul_array/p_0_out__192/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#212 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__192 input u_conv/u_mul_array/p_0_out__192/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#213 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__193 input u_conv/u_mul_array/p_0_out__193/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#214 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__193 input u_conv/u_mul_array/p_0_out__193/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#215 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__194 input u_conv/u_mul_array/p_0_out__194/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#216 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__194 input u_conv/u_mul_array/p_0_out__194/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#217 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__195 input u_conv/u_mul_array/p_0_out__195/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#218 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__195 input u_conv/u_mul_array/p_0_out__195/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#219 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__196 input u_conv/u_mul_array/p_0_out__196/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#220 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__196 input u_conv/u_mul_array/p_0_out__196/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#221 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__197 input u_conv/u_mul_array/p_0_out__197/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#222 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__197 input u_conv/u_mul_array/p_0_out__197/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#223 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__198 input u_conv/u_mul_array/p_0_out__198/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#224 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__198 input u_conv/u_mul_array/p_0_out__198/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#225 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__199 input u_conv/u_mul_array/p_0_out__199/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#226 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__199 input u_conv/u_mul_array/p_0_out__199/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#227 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__2 input u_conv/u_mul_array/p_0_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#228 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__2 input u_conv/u_mul_array/p_0_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#229 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__20 input u_conv/u_mul_array/p_0_out__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#230 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__20 input u_conv/u_mul_array/p_0_out__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#231 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__200 input u_conv/u_mul_array/p_0_out__200/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#232 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__200 input u_conv/u_mul_array/p_0_out__200/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#233 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__201 input u_conv/u_mul_array/p_0_out__201/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#234 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__201 input u_conv/u_mul_array/p_0_out__201/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#235 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__202 input u_conv/u_mul_array/p_0_out__202/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#236 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__202 input u_conv/u_mul_array/p_0_out__202/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#237 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__203 input u_conv/u_mul_array/p_0_out__203/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#238 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__203 input u_conv/u_mul_array/p_0_out__203/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#239 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__204 input u_conv/u_mul_array/p_0_out__204/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#240 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__204 input u_conv/u_mul_array/p_0_out__204/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#241 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__205 input u_conv/u_mul_array/p_0_out__205/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#242 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__205 input u_conv/u_mul_array/p_0_out__205/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#243 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__206 input u_conv/u_mul_array/p_0_out__206/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#244 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__206 input u_conv/u_mul_array/p_0_out__206/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#245 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__207 input u_conv/u_mul_array/p_0_out__207/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#246 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__207 input u_conv/u_mul_array/p_0_out__207/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#247 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__208 input u_conv/u_mul_array/p_0_out__208/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#248 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__208 input u_conv/u_mul_array/p_0_out__208/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#249 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__209 input u_conv/u_mul_array/p_0_out__209/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#250 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__209 input u_conv/u_mul_array/p_0_out__209/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#251 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__21 input u_conv/u_mul_array/p_0_out__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#252 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__21 input u_conv/u_mul_array/p_0_out__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#253 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__210 input u_conv/u_mul_array/p_0_out__210/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#254 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__210 input u_conv/u_mul_array/p_0_out__210/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#255 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__211 input u_conv/u_mul_array/p_0_out__211/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#256 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__211 input u_conv/u_mul_array/p_0_out__211/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#257 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__212 input u_conv/u_mul_array/p_0_out__212/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#258 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__212 input u_conv/u_mul_array/p_0_out__212/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#259 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__213 input u_conv/u_mul_array/p_0_out__213/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#260 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__213 input u_conv/u_mul_array/p_0_out__213/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#261 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__214 input u_conv/u_mul_array/p_0_out__214/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#262 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__214 input u_conv/u_mul_array/p_0_out__214/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#263 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__215 input u_conv/u_mul_array/p_0_out__215/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#264 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__215 input u_conv/u_mul_array/p_0_out__215/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#265 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__216 input u_conv/u_mul_array/p_0_out__216/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#266 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__216 input u_conv/u_mul_array/p_0_out__216/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#267 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__217 input u_conv/u_mul_array/p_0_out__217/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#268 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__217 input u_conv/u_mul_array/p_0_out__217/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#269 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__218 input u_conv/u_mul_array/p_0_out__218/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#270 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__218 input u_conv/u_mul_array/p_0_out__218/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#271 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__219 input u_conv/u_mul_array/p_0_out__219/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#272 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__219 input u_conv/u_mul_array/p_0_out__219/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#273 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__22 input u_conv/u_mul_array/p_0_out__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#274 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__22 input u_conv/u_mul_array/p_0_out__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#275 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__220 input u_conv/u_mul_array/p_0_out__220/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#276 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__220 input u_conv/u_mul_array/p_0_out__220/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#277 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__221 input u_conv/u_mul_array/p_0_out__221/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#278 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__221 input u_conv/u_mul_array/p_0_out__221/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#279 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__222 input u_conv/u_mul_array/p_0_out__222/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#280 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__222 input u_conv/u_mul_array/p_0_out__222/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#281 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__223 input u_conv/u_mul_array/p_0_out__223/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#282 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__223 input u_conv/u_mul_array/p_0_out__223/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#283 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__224 input u_conv/u_mul_array/p_0_out__224/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#284 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__224 input u_conv/u_mul_array/p_0_out__224/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#285 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__225 input u_conv/u_mul_array/p_0_out__225/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#286 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__225 input u_conv/u_mul_array/p_0_out__225/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#287 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__226 input u_conv/u_mul_array/p_0_out__226/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#288 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__226 input u_conv/u_mul_array/p_0_out__226/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#289 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__227 input u_conv/u_mul_array/p_0_out__227/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#290 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__227 input u_conv/u_mul_array/p_0_out__227/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#291 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__228 input u_conv/u_mul_array/p_0_out__228/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#292 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__228 input u_conv/u_mul_array/p_0_out__228/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#293 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__229 input u_conv/u_mul_array/p_0_out__229/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#294 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__229 input u_conv/u_mul_array/p_0_out__229/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#295 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__23 input u_conv/u_mul_array/p_0_out__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#296 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__23 input u_conv/u_mul_array/p_0_out__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#297 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__230 input u_conv/u_mul_array/p_0_out__230/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#298 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__230 input u_conv/u_mul_array/p_0_out__230/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#299 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__231 input u_conv/u_mul_array/p_0_out__231/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#300 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__231 input u_conv/u_mul_array/p_0_out__231/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#301 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__232 input u_conv/u_mul_array/p_0_out__232/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#302 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__232 input u_conv/u_mul_array/p_0_out__232/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#303 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__233 input u_conv/u_mul_array/p_0_out__233/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#304 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__233 input u_conv/u_mul_array/p_0_out__233/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#305 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__234 input u_conv/u_mul_array/p_0_out__234/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#306 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__234 input u_conv/u_mul_array/p_0_out__234/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#307 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__235 input u_conv/u_mul_array/p_0_out__235/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#308 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__235 input u_conv/u_mul_array/p_0_out__235/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#309 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__236 input u_conv/u_mul_array/p_0_out__236/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#310 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__236 input u_conv/u_mul_array/p_0_out__236/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#311 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__237 input u_conv/u_mul_array/p_0_out__237/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#312 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__237 input u_conv/u_mul_array/p_0_out__237/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#313 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__238 input u_conv/u_mul_array/p_0_out__238/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#314 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__238 input u_conv/u_mul_array/p_0_out__238/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#315 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__239 input u_conv/u_mul_array/p_0_out__239/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#316 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__239 input u_conv/u_mul_array/p_0_out__239/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#317 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__24 input u_conv/u_mul_array/p_0_out__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#318 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__24 input u_conv/u_mul_array/p_0_out__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#319 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__240 input u_conv/u_mul_array/p_0_out__240/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#320 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__240 input u_conv/u_mul_array/p_0_out__240/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#321 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__241 input u_conv/u_mul_array/p_0_out__241/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#322 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__241 input u_conv/u_mul_array/p_0_out__241/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#323 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__242 input u_conv/u_mul_array/p_0_out__242/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#324 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__242 input u_conv/u_mul_array/p_0_out__242/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#325 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__243 input u_conv/u_mul_array/p_0_out__243/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#326 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__243 input u_conv/u_mul_array/p_0_out__243/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#327 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__244 input u_conv/u_mul_array/p_0_out__244/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#328 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__244 input u_conv/u_mul_array/p_0_out__244/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#329 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__245 input u_conv/u_mul_array/p_0_out__245/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#330 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__245 input u_conv/u_mul_array/p_0_out__245/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#331 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__246 input u_conv/u_mul_array/p_0_out__246/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#332 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__246 input u_conv/u_mul_array/p_0_out__246/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#333 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__247 input u_conv/u_mul_array/p_0_out__247/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#334 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__247 input u_conv/u_mul_array/p_0_out__247/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#335 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__248 input u_conv/u_mul_array/p_0_out__248/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#336 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__248 input u_conv/u_mul_array/p_0_out__248/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#337 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__249 input u_conv/u_mul_array/p_0_out__249/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#338 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__249 input u_conv/u_mul_array/p_0_out__249/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#339 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__25 input u_conv/u_mul_array/p_0_out__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#340 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__25 input u_conv/u_mul_array/p_0_out__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#341 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__250 input u_conv/u_mul_array/p_0_out__250/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#342 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__250 input u_conv/u_mul_array/p_0_out__250/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#343 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__251 input u_conv/u_mul_array/p_0_out__251/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#344 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__251 input u_conv/u_mul_array/p_0_out__251/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#345 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__252 input u_conv/u_mul_array/p_0_out__252/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#346 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__252 input u_conv/u_mul_array/p_0_out__252/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#347 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__253 input u_conv/u_mul_array/p_0_out__253/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#348 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__253 input u_conv/u_mul_array/p_0_out__253/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#349 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__254 input u_conv/u_mul_array/p_0_out__254/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#350 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__254 input u_conv/u_mul_array/p_0_out__254/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#351 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__26 input u_conv/u_mul_array/p_0_out__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#352 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__26 input u_conv/u_mul_array/p_0_out__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#353 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__27 input u_conv/u_mul_array/p_0_out__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#354 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__27 input u_conv/u_mul_array/p_0_out__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#355 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__28 input u_conv/u_mul_array/p_0_out__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#356 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__28 input u_conv/u_mul_array/p_0_out__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#357 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__29 input u_conv/u_mul_array/p_0_out__29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#358 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__29 input u_conv/u_mul_array/p_0_out__29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#359 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__3 input u_conv/u_mul_array/p_0_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#360 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__3 input u_conv/u_mul_array/p_0_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#361 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__30 input u_conv/u_mul_array/p_0_out__30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#362 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__30 input u_conv/u_mul_array/p_0_out__30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#363 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__31 input u_conv/u_mul_array/p_0_out__31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#364 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__31 input u_conv/u_mul_array/p_0_out__31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#365 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__32 input u_conv/u_mul_array/p_0_out__32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#366 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__32 input u_conv/u_mul_array/p_0_out__32/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#367 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__33 input u_conv/u_mul_array/p_0_out__33/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#368 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__33 input u_conv/u_mul_array/p_0_out__33/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#369 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__34 input u_conv/u_mul_array/p_0_out__34/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#370 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__34 input u_conv/u_mul_array/p_0_out__34/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#371 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__35 input u_conv/u_mul_array/p_0_out__35/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#372 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__35 input u_conv/u_mul_array/p_0_out__35/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#373 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__36 input u_conv/u_mul_array/p_0_out__36/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#374 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__36 input u_conv/u_mul_array/p_0_out__36/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#375 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__37 input u_conv/u_mul_array/p_0_out__37/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#376 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__37 input u_conv/u_mul_array/p_0_out__37/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#377 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__38 input u_conv/u_mul_array/p_0_out__38/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#378 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__38 input u_conv/u_mul_array/p_0_out__38/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#379 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__39 input u_conv/u_mul_array/p_0_out__39/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#380 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__39 input u_conv/u_mul_array/p_0_out__39/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#381 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__4 input u_conv/u_mul_array/p_0_out__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#382 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__4 input u_conv/u_mul_array/p_0_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#383 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__40 input u_conv/u_mul_array/p_0_out__40/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#384 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__40 input u_conv/u_mul_array/p_0_out__40/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#385 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__41 input u_conv/u_mul_array/p_0_out__41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#386 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__41 input u_conv/u_mul_array/p_0_out__41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#387 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__42 input u_conv/u_mul_array/p_0_out__42/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#388 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__42 input u_conv/u_mul_array/p_0_out__42/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#389 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__43 input u_conv/u_mul_array/p_0_out__43/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#390 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__43 input u_conv/u_mul_array/p_0_out__43/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#391 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__44 input u_conv/u_mul_array/p_0_out__44/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#392 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__44 input u_conv/u_mul_array/p_0_out__44/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#393 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__45 input u_conv/u_mul_array/p_0_out__45/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#394 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__45 input u_conv/u_mul_array/p_0_out__45/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#395 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__46 input u_conv/u_mul_array/p_0_out__46/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#396 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__46 input u_conv/u_mul_array/p_0_out__46/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#397 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__47 input u_conv/u_mul_array/p_0_out__47/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#398 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__47 input u_conv/u_mul_array/p_0_out__47/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#399 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__48 input u_conv/u_mul_array/p_0_out__48/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#400 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__48 input u_conv/u_mul_array/p_0_out__48/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#401 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__49 input u_conv/u_mul_array/p_0_out__49/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#402 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__49 input u_conv/u_mul_array/p_0_out__49/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#403 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__5 input u_conv/u_mul_array/p_0_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#404 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__5 input u_conv/u_mul_array/p_0_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#405 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__50 input u_conv/u_mul_array/p_0_out__50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#406 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__50 input u_conv/u_mul_array/p_0_out__50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#407 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__51 input u_conv/u_mul_array/p_0_out__51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#408 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__51 input u_conv/u_mul_array/p_0_out__51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#409 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__52 input u_conv/u_mul_array/p_0_out__52/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#410 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__52 input u_conv/u_mul_array/p_0_out__52/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#411 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__53 input u_conv/u_mul_array/p_0_out__53/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#412 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__53 input u_conv/u_mul_array/p_0_out__53/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#413 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__54 input u_conv/u_mul_array/p_0_out__54/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#414 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__54 input u_conv/u_mul_array/p_0_out__54/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#415 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__55 input u_conv/u_mul_array/p_0_out__55/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#416 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__55 input u_conv/u_mul_array/p_0_out__55/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#417 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__56 input u_conv/u_mul_array/p_0_out__56/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#418 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__56 input u_conv/u_mul_array/p_0_out__56/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#419 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__57 input u_conv/u_mul_array/p_0_out__57/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#420 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__57 input u_conv/u_mul_array/p_0_out__57/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#421 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__58 input u_conv/u_mul_array/p_0_out__58/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#422 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__58 input u_conv/u_mul_array/p_0_out__58/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#423 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__59 input u_conv/u_mul_array/p_0_out__59/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#424 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__59 input u_conv/u_mul_array/p_0_out__59/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#425 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__6 input u_conv/u_mul_array/p_0_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#426 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__6 input u_conv/u_mul_array/p_0_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#427 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__60 input u_conv/u_mul_array/p_0_out__60/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#428 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__60 input u_conv/u_mul_array/p_0_out__60/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#429 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__61 input u_conv/u_mul_array/p_0_out__61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#430 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__61 input u_conv/u_mul_array/p_0_out__61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#431 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__62 input u_conv/u_mul_array/p_0_out__62/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#432 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__62 input u_conv/u_mul_array/p_0_out__62/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#433 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__63 input u_conv/u_mul_array/p_0_out__63/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#434 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__63 input u_conv/u_mul_array/p_0_out__63/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#435 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__64 input u_conv/u_mul_array/p_0_out__64/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#436 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__64 input u_conv/u_mul_array/p_0_out__64/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#437 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__65 input u_conv/u_mul_array/p_0_out__65/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#438 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__65 input u_conv/u_mul_array/p_0_out__65/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#439 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__66 input u_conv/u_mul_array/p_0_out__66/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#440 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__66 input u_conv/u_mul_array/p_0_out__66/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#441 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__67 input u_conv/u_mul_array/p_0_out__67/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#442 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__67 input u_conv/u_mul_array/p_0_out__67/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#443 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__68 input u_conv/u_mul_array/p_0_out__68/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#444 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__68 input u_conv/u_mul_array/p_0_out__68/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#445 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__69 input u_conv/u_mul_array/p_0_out__69/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#446 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__69 input u_conv/u_mul_array/p_0_out__69/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#447 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__7 input u_conv/u_mul_array/p_0_out__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#448 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__7 input u_conv/u_mul_array/p_0_out__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#449 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__70 input u_conv/u_mul_array/p_0_out__70/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#450 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__70 input u_conv/u_mul_array/p_0_out__70/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#451 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__71 input u_conv/u_mul_array/p_0_out__71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#452 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__71 input u_conv/u_mul_array/p_0_out__71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#453 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__72 input u_conv/u_mul_array/p_0_out__72/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#454 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__72 input u_conv/u_mul_array/p_0_out__72/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#455 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__73 input u_conv/u_mul_array/p_0_out__73/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#456 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__73 input u_conv/u_mul_array/p_0_out__73/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#457 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__74 input u_conv/u_mul_array/p_0_out__74/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#458 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__74 input u_conv/u_mul_array/p_0_out__74/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#459 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__75 input u_conv/u_mul_array/p_0_out__75/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#460 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__75 input u_conv/u_mul_array/p_0_out__75/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#461 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__76 input u_conv/u_mul_array/p_0_out__76/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#462 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__76 input u_conv/u_mul_array/p_0_out__76/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#463 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__77 input u_conv/u_mul_array/p_0_out__77/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#464 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__77 input u_conv/u_mul_array/p_0_out__77/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#465 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__78 input u_conv/u_mul_array/p_0_out__78/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#466 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__78 input u_conv/u_mul_array/p_0_out__78/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#467 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__79 input u_conv/u_mul_array/p_0_out__79/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#468 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__79 input u_conv/u_mul_array/p_0_out__79/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#469 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__8 input u_conv/u_mul_array/p_0_out__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#470 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__8 input u_conv/u_mul_array/p_0_out__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#471 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__80 input u_conv/u_mul_array/p_0_out__80/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#472 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__80 input u_conv/u_mul_array/p_0_out__80/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#473 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__81 input u_conv/u_mul_array/p_0_out__81/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#474 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__81 input u_conv/u_mul_array/p_0_out__81/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#475 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__82 input u_conv/u_mul_array/p_0_out__82/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#476 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__82 input u_conv/u_mul_array/p_0_out__82/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#477 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__83 input u_conv/u_mul_array/p_0_out__83/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#478 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__83 input u_conv/u_mul_array/p_0_out__83/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#479 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__84 input u_conv/u_mul_array/p_0_out__84/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#480 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__84 input u_conv/u_mul_array/p_0_out__84/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#481 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__85 input u_conv/u_mul_array/p_0_out__85/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#482 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__85 input u_conv/u_mul_array/p_0_out__85/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#483 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__86 input u_conv/u_mul_array/p_0_out__86/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#484 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__86 input u_conv/u_mul_array/p_0_out__86/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#485 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__87 input u_conv/u_mul_array/p_0_out__87/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#486 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__87 input u_conv/u_mul_array/p_0_out__87/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#487 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__88 input u_conv/u_mul_array/p_0_out__88/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#488 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__88 input u_conv/u_mul_array/p_0_out__88/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#489 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__89 input u_conv/u_mul_array/p_0_out__89/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#490 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__89 input u_conv/u_mul_array/p_0_out__89/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#491 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__9 input u_conv/u_mul_array/p_0_out__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#492 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__9 input u_conv/u_mul_array/p_0_out__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#493 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__90 input u_conv/u_mul_array/p_0_out__90/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#494 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__90 input u_conv/u_mul_array/p_0_out__90/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#495 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__91 input u_conv/u_mul_array/p_0_out__91/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#496 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__91 input u_conv/u_mul_array/p_0_out__91/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#497 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__92 input u_conv/u_mul_array/p_0_out__92/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#498 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__92 input u_conv/u_mul_array/p_0_out__92/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#499 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__93 input u_conv/u_mul_array/p_0_out__93/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#500 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__93 input u_conv/u_mul_array/p_0_out__93/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#501 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__94 input u_conv/u_mul_array/p_0_out__94/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#502 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__94 input u_conv/u_mul_array/p_0_out__94/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#503 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__95 input u_conv/u_mul_array/p_0_out__95/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#504 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__95 input u_conv/u_mul_array/p_0_out__95/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#505 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__96 input u_conv/u_mul_array/p_0_out__96/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#506 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__96 input u_conv/u_mul_array/p_0_out__96/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#507 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__97 input u_conv/u_mul_array/p_0_out__97/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#508 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__97 input u_conv/u_mul_array/p_0_out__97/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#509 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__98 input u_conv/u_mul_array/p_0_out__98/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#510 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__98 input u_conv/u_mul_array/p_0_out__98/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#511 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__99 input u_conv/u_mul_array/p_0_out__99/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#512 Warning
Input pipelining  
DSP u_conv/u_mul_array/p_0_out__99 input u_conv/u_mul_array/p_0_out__99/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out multiplier stage u_conv/u_mul_array/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__0 multiplier stage u_conv/u_mul_array/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__1 multiplier stage u_conv/u_mul_array/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__10 multiplier stage u_conv/u_mul_array/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__100 multiplier stage u_conv/u_mul_array/p_0_out__100/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__101 multiplier stage u_conv/u_mul_array/p_0_out__101/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__102 multiplier stage u_conv/u_mul_array/p_0_out__102/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__103 multiplier stage u_conv/u_mul_array/p_0_out__103/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__104 multiplier stage u_conv/u_mul_array/p_0_out__104/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__105 multiplier stage u_conv/u_mul_array/p_0_out__105/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__106 multiplier stage u_conv/u_mul_array/p_0_out__106/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__107 multiplier stage u_conv/u_mul_array/p_0_out__107/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__108 multiplier stage u_conv/u_mul_array/p_0_out__108/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__109 multiplier stage u_conv/u_mul_array/p_0_out__109/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__11 multiplier stage u_conv/u_mul_array/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__110 multiplier stage u_conv/u_mul_array/p_0_out__110/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__111 multiplier stage u_conv/u_mul_array/p_0_out__111/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__112 multiplier stage u_conv/u_mul_array/p_0_out__112/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__113 multiplier stage u_conv/u_mul_array/p_0_out__113/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__114 multiplier stage u_conv/u_mul_array/p_0_out__114/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__115 multiplier stage u_conv/u_mul_array/p_0_out__115/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__116 multiplier stage u_conv/u_mul_array/p_0_out__116/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__117 multiplier stage u_conv/u_mul_array/p_0_out__117/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__118 multiplier stage u_conv/u_mul_array/p_0_out__118/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__119 multiplier stage u_conv/u_mul_array/p_0_out__119/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__12 multiplier stage u_conv/u_mul_array/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__120 multiplier stage u_conv/u_mul_array/p_0_out__120/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__121 multiplier stage u_conv/u_mul_array/p_0_out__121/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__122 multiplier stage u_conv/u_mul_array/p_0_out__122/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__123 multiplier stage u_conv/u_mul_array/p_0_out__123/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__124 multiplier stage u_conv/u_mul_array/p_0_out__124/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__125 multiplier stage u_conv/u_mul_array/p_0_out__125/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__126 multiplier stage u_conv/u_mul_array/p_0_out__126/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__127 multiplier stage u_conv/u_mul_array/p_0_out__127/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__128 multiplier stage u_conv/u_mul_array/p_0_out__128/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__129 multiplier stage u_conv/u_mul_array/p_0_out__129/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__13 multiplier stage u_conv/u_mul_array/p_0_out__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__130 multiplier stage u_conv/u_mul_array/p_0_out__130/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__131 multiplier stage u_conv/u_mul_array/p_0_out__131/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__132 multiplier stage u_conv/u_mul_array/p_0_out__132/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__133 multiplier stage u_conv/u_mul_array/p_0_out__133/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__134 multiplier stage u_conv/u_mul_array/p_0_out__134/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__135 multiplier stage u_conv/u_mul_array/p_0_out__135/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__136 multiplier stage u_conv/u_mul_array/p_0_out__136/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__137 multiplier stage u_conv/u_mul_array/p_0_out__137/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__138 multiplier stage u_conv/u_mul_array/p_0_out__138/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__139 multiplier stage u_conv/u_mul_array/p_0_out__139/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__14 multiplier stage u_conv/u_mul_array/p_0_out__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__140 multiplier stage u_conv/u_mul_array/p_0_out__140/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__141 multiplier stage u_conv/u_mul_array/p_0_out__141/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__142 multiplier stage u_conv/u_mul_array/p_0_out__142/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__143 multiplier stage u_conv/u_mul_array/p_0_out__143/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#53 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__144 multiplier stage u_conv/u_mul_array/p_0_out__144/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#54 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__145 multiplier stage u_conv/u_mul_array/p_0_out__145/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#55 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__146 multiplier stage u_conv/u_mul_array/p_0_out__146/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#56 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__147 multiplier stage u_conv/u_mul_array/p_0_out__147/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#57 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__148 multiplier stage u_conv/u_mul_array/p_0_out__148/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#58 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__149 multiplier stage u_conv/u_mul_array/p_0_out__149/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#59 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__15 multiplier stage u_conv/u_mul_array/p_0_out__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#60 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__150 multiplier stage u_conv/u_mul_array/p_0_out__150/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#61 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__151 multiplier stage u_conv/u_mul_array/p_0_out__151/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#62 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__152 multiplier stage u_conv/u_mul_array/p_0_out__152/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#63 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__153 multiplier stage u_conv/u_mul_array/p_0_out__153/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#64 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__154 multiplier stage u_conv/u_mul_array/p_0_out__154/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#65 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__155 multiplier stage u_conv/u_mul_array/p_0_out__155/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#66 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__156 multiplier stage u_conv/u_mul_array/p_0_out__156/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#67 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__157 multiplier stage u_conv/u_mul_array/p_0_out__157/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#68 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__158 multiplier stage u_conv/u_mul_array/p_0_out__158/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#69 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__159 multiplier stage u_conv/u_mul_array/p_0_out__159/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#70 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__16 multiplier stage u_conv/u_mul_array/p_0_out__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#71 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__160 multiplier stage u_conv/u_mul_array/p_0_out__160/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#72 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__161 multiplier stage u_conv/u_mul_array/p_0_out__161/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#73 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__162 multiplier stage u_conv/u_mul_array/p_0_out__162/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#74 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__163 multiplier stage u_conv/u_mul_array/p_0_out__163/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#75 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__164 multiplier stage u_conv/u_mul_array/p_0_out__164/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#76 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__165 multiplier stage u_conv/u_mul_array/p_0_out__165/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#77 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__166 multiplier stage u_conv/u_mul_array/p_0_out__166/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#78 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__167 multiplier stage u_conv/u_mul_array/p_0_out__167/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#79 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__168 multiplier stage u_conv/u_mul_array/p_0_out__168/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#80 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__169 multiplier stage u_conv/u_mul_array/p_0_out__169/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#81 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__17 multiplier stage u_conv/u_mul_array/p_0_out__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#82 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__170 multiplier stage u_conv/u_mul_array/p_0_out__170/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#83 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__171 multiplier stage u_conv/u_mul_array/p_0_out__171/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#84 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__172 multiplier stage u_conv/u_mul_array/p_0_out__172/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#85 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__173 multiplier stage u_conv/u_mul_array/p_0_out__173/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#86 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__174 multiplier stage u_conv/u_mul_array/p_0_out__174/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#87 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__175 multiplier stage u_conv/u_mul_array/p_0_out__175/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#88 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__176 multiplier stage u_conv/u_mul_array/p_0_out__176/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#89 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__177 multiplier stage u_conv/u_mul_array/p_0_out__177/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#90 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__178 multiplier stage u_conv/u_mul_array/p_0_out__178/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#91 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__179 multiplier stage u_conv/u_mul_array/p_0_out__179/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#92 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__18 multiplier stage u_conv/u_mul_array/p_0_out__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#93 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__180 multiplier stage u_conv/u_mul_array/p_0_out__180/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#94 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__181 multiplier stage u_conv/u_mul_array/p_0_out__181/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#95 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__182 multiplier stage u_conv/u_mul_array/p_0_out__182/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#96 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__183 multiplier stage u_conv/u_mul_array/p_0_out__183/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#97 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__184 multiplier stage u_conv/u_mul_array/p_0_out__184/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#98 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__185 multiplier stage u_conv/u_mul_array/p_0_out__185/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#99 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__186 multiplier stage u_conv/u_mul_array/p_0_out__186/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#100 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__187 multiplier stage u_conv/u_mul_array/p_0_out__187/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#101 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__188 multiplier stage u_conv/u_mul_array/p_0_out__188/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#102 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__189 multiplier stage u_conv/u_mul_array/p_0_out__189/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#103 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__19 multiplier stage u_conv/u_mul_array/p_0_out__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#104 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__190 multiplier stage u_conv/u_mul_array/p_0_out__190/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#105 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__191 multiplier stage u_conv/u_mul_array/p_0_out__191/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#106 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__192 multiplier stage u_conv/u_mul_array/p_0_out__192/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#107 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__193 multiplier stage u_conv/u_mul_array/p_0_out__193/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#108 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__194 multiplier stage u_conv/u_mul_array/p_0_out__194/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#109 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__195 multiplier stage u_conv/u_mul_array/p_0_out__195/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#110 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__196 multiplier stage u_conv/u_mul_array/p_0_out__196/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#111 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__197 multiplier stage u_conv/u_mul_array/p_0_out__197/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#112 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__198 multiplier stage u_conv/u_mul_array/p_0_out__198/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#113 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__199 multiplier stage u_conv/u_mul_array/p_0_out__199/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#114 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__2 multiplier stage u_conv/u_mul_array/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#115 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__20 multiplier stage u_conv/u_mul_array/p_0_out__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#116 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__200 multiplier stage u_conv/u_mul_array/p_0_out__200/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#117 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__201 multiplier stage u_conv/u_mul_array/p_0_out__201/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#118 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__202 multiplier stage u_conv/u_mul_array/p_0_out__202/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#119 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__203 multiplier stage u_conv/u_mul_array/p_0_out__203/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#120 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__204 multiplier stage u_conv/u_mul_array/p_0_out__204/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#121 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__205 multiplier stage u_conv/u_mul_array/p_0_out__205/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#122 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__206 multiplier stage u_conv/u_mul_array/p_0_out__206/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#123 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__207 multiplier stage u_conv/u_mul_array/p_0_out__207/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#124 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__208 multiplier stage u_conv/u_mul_array/p_0_out__208/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#125 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__209 multiplier stage u_conv/u_mul_array/p_0_out__209/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#126 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__21 multiplier stage u_conv/u_mul_array/p_0_out__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#127 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__210 multiplier stage u_conv/u_mul_array/p_0_out__210/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#128 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__211 multiplier stage u_conv/u_mul_array/p_0_out__211/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#129 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__212 multiplier stage u_conv/u_mul_array/p_0_out__212/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#130 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__213 multiplier stage u_conv/u_mul_array/p_0_out__213/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#131 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__214 multiplier stage u_conv/u_mul_array/p_0_out__214/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#132 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__215 multiplier stage u_conv/u_mul_array/p_0_out__215/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#133 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__216 multiplier stage u_conv/u_mul_array/p_0_out__216/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#134 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__217 multiplier stage u_conv/u_mul_array/p_0_out__217/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#135 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__218 multiplier stage u_conv/u_mul_array/p_0_out__218/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#136 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__219 multiplier stage u_conv/u_mul_array/p_0_out__219/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#137 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__22 multiplier stage u_conv/u_mul_array/p_0_out__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#138 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__220 multiplier stage u_conv/u_mul_array/p_0_out__220/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#139 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__221 multiplier stage u_conv/u_mul_array/p_0_out__221/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#140 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__222 multiplier stage u_conv/u_mul_array/p_0_out__222/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#141 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__223 multiplier stage u_conv/u_mul_array/p_0_out__223/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#142 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__224 multiplier stage u_conv/u_mul_array/p_0_out__224/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#143 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__225 multiplier stage u_conv/u_mul_array/p_0_out__225/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#144 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__226 multiplier stage u_conv/u_mul_array/p_0_out__226/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#145 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__227 multiplier stage u_conv/u_mul_array/p_0_out__227/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#146 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__228 multiplier stage u_conv/u_mul_array/p_0_out__228/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#147 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__229 multiplier stage u_conv/u_mul_array/p_0_out__229/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#148 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__23 multiplier stage u_conv/u_mul_array/p_0_out__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#149 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__230 multiplier stage u_conv/u_mul_array/p_0_out__230/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#150 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__231 multiplier stage u_conv/u_mul_array/p_0_out__231/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#151 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__232 multiplier stage u_conv/u_mul_array/p_0_out__232/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#152 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__233 multiplier stage u_conv/u_mul_array/p_0_out__233/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#153 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__234 multiplier stage u_conv/u_mul_array/p_0_out__234/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#154 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__235 multiplier stage u_conv/u_mul_array/p_0_out__235/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#155 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__236 multiplier stage u_conv/u_mul_array/p_0_out__236/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#156 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__237 multiplier stage u_conv/u_mul_array/p_0_out__237/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#157 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__238 multiplier stage u_conv/u_mul_array/p_0_out__238/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#158 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__239 multiplier stage u_conv/u_mul_array/p_0_out__239/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#159 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__24 multiplier stage u_conv/u_mul_array/p_0_out__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#160 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__240 multiplier stage u_conv/u_mul_array/p_0_out__240/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#161 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__241 multiplier stage u_conv/u_mul_array/p_0_out__241/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#162 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__242 multiplier stage u_conv/u_mul_array/p_0_out__242/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#163 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__243 multiplier stage u_conv/u_mul_array/p_0_out__243/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#164 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__244 multiplier stage u_conv/u_mul_array/p_0_out__244/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#165 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__245 multiplier stage u_conv/u_mul_array/p_0_out__245/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#166 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__246 multiplier stage u_conv/u_mul_array/p_0_out__246/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#167 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__247 multiplier stage u_conv/u_mul_array/p_0_out__247/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#168 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__248 multiplier stage u_conv/u_mul_array/p_0_out__248/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#169 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__249 multiplier stage u_conv/u_mul_array/p_0_out__249/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#170 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__25 multiplier stage u_conv/u_mul_array/p_0_out__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#171 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__250 multiplier stage u_conv/u_mul_array/p_0_out__250/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#172 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__251 multiplier stage u_conv/u_mul_array/p_0_out__251/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#173 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__252 multiplier stage u_conv/u_mul_array/p_0_out__252/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#174 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__253 multiplier stage u_conv/u_mul_array/p_0_out__253/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#175 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__254 multiplier stage u_conv/u_mul_array/p_0_out__254/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#176 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__26 multiplier stage u_conv/u_mul_array/p_0_out__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#177 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__27 multiplier stage u_conv/u_mul_array/p_0_out__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#178 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__28 multiplier stage u_conv/u_mul_array/p_0_out__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#179 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__29 multiplier stage u_conv/u_mul_array/p_0_out__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#180 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__3 multiplier stage u_conv/u_mul_array/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#181 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__30 multiplier stage u_conv/u_mul_array/p_0_out__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#182 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__31 multiplier stage u_conv/u_mul_array/p_0_out__31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#183 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__32 multiplier stage u_conv/u_mul_array/p_0_out__32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#184 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__33 multiplier stage u_conv/u_mul_array/p_0_out__33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#185 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__34 multiplier stage u_conv/u_mul_array/p_0_out__34/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#186 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__35 multiplier stage u_conv/u_mul_array/p_0_out__35/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#187 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__36 multiplier stage u_conv/u_mul_array/p_0_out__36/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#188 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__37 multiplier stage u_conv/u_mul_array/p_0_out__37/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#189 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__38 multiplier stage u_conv/u_mul_array/p_0_out__38/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#190 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__39 multiplier stage u_conv/u_mul_array/p_0_out__39/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#191 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__4 multiplier stage u_conv/u_mul_array/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#192 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__40 multiplier stage u_conv/u_mul_array/p_0_out__40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#193 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__41 multiplier stage u_conv/u_mul_array/p_0_out__41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#194 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__42 multiplier stage u_conv/u_mul_array/p_0_out__42/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#195 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__43 multiplier stage u_conv/u_mul_array/p_0_out__43/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#196 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__44 multiplier stage u_conv/u_mul_array/p_0_out__44/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#197 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__45 multiplier stage u_conv/u_mul_array/p_0_out__45/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#198 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__46 multiplier stage u_conv/u_mul_array/p_0_out__46/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#199 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__47 multiplier stage u_conv/u_mul_array/p_0_out__47/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#200 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__48 multiplier stage u_conv/u_mul_array/p_0_out__48/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#201 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__49 multiplier stage u_conv/u_mul_array/p_0_out__49/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#202 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__5 multiplier stage u_conv/u_mul_array/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#203 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__50 multiplier stage u_conv/u_mul_array/p_0_out__50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#204 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__51 multiplier stage u_conv/u_mul_array/p_0_out__51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#205 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__52 multiplier stage u_conv/u_mul_array/p_0_out__52/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#206 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__53 multiplier stage u_conv/u_mul_array/p_0_out__53/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#207 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__54 multiplier stage u_conv/u_mul_array/p_0_out__54/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#208 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__55 multiplier stage u_conv/u_mul_array/p_0_out__55/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#209 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__56 multiplier stage u_conv/u_mul_array/p_0_out__56/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#210 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__57 multiplier stage u_conv/u_mul_array/p_0_out__57/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#211 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__58 multiplier stage u_conv/u_mul_array/p_0_out__58/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#212 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__59 multiplier stage u_conv/u_mul_array/p_0_out__59/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#213 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__6 multiplier stage u_conv/u_mul_array/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#214 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__60 multiplier stage u_conv/u_mul_array/p_0_out__60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#215 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__61 multiplier stage u_conv/u_mul_array/p_0_out__61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#216 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__62 multiplier stage u_conv/u_mul_array/p_0_out__62/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#217 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__63 multiplier stage u_conv/u_mul_array/p_0_out__63/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#218 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__64 multiplier stage u_conv/u_mul_array/p_0_out__64/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#219 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__65 multiplier stage u_conv/u_mul_array/p_0_out__65/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#220 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__66 multiplier stage u_conv/u_mul_array/p_0_out__66/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#221 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__67 multiplier stage u_conv/u_mul_array/p_0_out__67/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#222 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__68 multiplier stage u_conv/u_mul_array/p_0_out__68/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#223 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__69 multiplier stage u_conv/u_mul_array/p_0_out__69/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#224 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__7 multiplier stage u_conv/u_mul_array/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#225 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__70 multiplier stage u_conv/u_mul_array/p_0_out__70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#226 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__71 multiplier stage u_conv/u_mul_array/p_0_out__71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#227 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__72 multiplier stage u_conv/u_mul_array/p_0_out__72/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#228 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__73 multiplier stage u_conv/u_mul_array/p_0_out__73/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#229 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__74 multiplier stage u_conv/u_mul_array/p_0_out__74/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#230 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__75 multiplier stage u_conv/u_mul_array/p_0_out__75/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#231 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__76 multiplier stage u_conv/u_mul_array/p_0_out__76/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#232 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__77 multiplier stage u_conv/u_mul_array/p_0_out__77/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#233 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__78 multiplier stage u_conv/u_mul_array/p_0_out__78/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#234 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__79 multiplier stage u_conv/u_mul_array/p_0_out__79/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#235 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__8 multiplier stage u_conv/u_mul_array/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#236 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__80 multiplier stage u_conv/u_mul_array/p_0_out__80/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#237 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__81 multiplier stage u_conv/u_mul_array/p_0_out__81/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#238 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__82 multiplier stage u_conv/u_mul_array/p_0_out__82/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#239 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__83 multiplier stage u_conv/u_mul_array/p_0_out__83/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#240 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__84 multiplier stage u_conv/u_mul_array/p_0_out__84/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#241 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__85 multiplier stage u_conv/u_mul_array/p_0_out__85/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#242 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__86 multiplier stage u_conv/u_mul_array/p_0_out__86/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#243 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__87 multiplier stage u_conv/u_mul_array/p_0_out__87/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#244 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__88 multiplier stage u_conv/u_mul_array/p_0_out__88/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#245 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__89 multiplier stage u_conv/u_mul_array/p_0_out__89/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#246 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__9 multiplier stage u_conv/u_mul_array/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#247 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__90 multiplier stage u_conv/u_mul_array/p_0_out__90/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#248 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__91 multiplier stage u_conv/u_mul_array/p_0_out__91/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#249 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__92 multiplier stage u_conv/u_mul_array/p_0_out__92/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#250 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__93 multiplier stage u_conv/u_mul_array/p_0_out__93/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#251 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__94 multiplier stage u_conv/u_mul_array/p_0_out__94/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#252 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__95 multiplier stage u_conv/u_mul_array/p_0_out__95/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#253 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__96 multiplier stage u_conv/u_mul_array/p_0_out__96/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#254 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__97 multiplier stage u_conv/u_mul_array/p_0_out__97/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#255 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__98 multiplier stage u_conv/u_mul_array/p_0_out__98/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#256 Warning
MREG Output pipelining  
DSP u_conv/u_mul_array/p_0_out__99 multiplier stage u_conv/u_mul_array/p_0_out__99/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A3)+(A1*(~A3)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A3)+(A1*(~A3)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
226 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
u_conv/dout[15], u_conv/dout[23], u_conv/dout[39], u_conv/dout[47],
u_conv/dout[55], u_conv/dout[71], u_conv/dout[7],
u_conv/u_conv_rp/dout[115:0],
u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u_system_wrapper/system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i
 (the first 15 of 97 listed).
Related violations: <none>


