List of CLB Tiles
CLEM_X123Y128
CLEL_R_X123Y128
CLEM_X19Y354
CLEM_X107Y192
CLEL_R_X107Y192
CLEM_X123Y126
CLEL_R_X123Y126
CLEM_X104Y161
CLEL_R_X104Y161
CLEM_X83Y420
CLEL_R_X83Y420
CLEM_X53Y411
CLEL_R_X53Y411
CLEL_L_X44Y135
CLEL_R_X44Y135
CLEM_X41Y137
CLEL_R_X41Y137
CLEM_X137Y593
CLEL_R_X137Y593

List of Congested Nets
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc44_U0/j_reg_810_pp0_iter7_reg_reg[2]_rep__32_0
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc44_U0/j_reg_810_pp0_iter7_reg_reg[3]_rep__32_0
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc44_U0/j_reg_810_pp0_iter7_reg_reg[1]__0_rep__32_0
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc44_U0/j_reg_810_pp0_iter7_reg_reg[0]__0_rep__32_0
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc44_U0/j_reg_810_pp0_iter7_reg_reg[4]__0_rep__32_0
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc44_U0/j_reg_810_pp0_iter7_reg_reg[5]__0_rep__32_0
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[12]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[10]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[9]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[11]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[8]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[7]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[6]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/tmp_product/P[3]
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/sub_ln172_106_reg_1675[26]_i_4_n_102
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/sub_ln172_106_reg_1675[26]_i_9_n_102
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/sub_ln172_106_reg_1675[26]_i_23_n_102
LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0/mul_18s_18s_36_1_1_U1573/sub_ln172_106_reg_1675[34]_i_25_n_102
layer108_cpy2_U/waddr_reg_n_102_[8]
layer108_cpy2_U/waddr_reg_n_102_[6]
layer108_cpy2_U/waddr_reg_n_102_[7]
layer108_cpy2_U/waddr_reg_n_102_[9]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/icmp_ln535_reg_1708_pp0_iter3_reg
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/select_ln558_7_reg_1791_reg[79]_i_2_n_103
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/QK_5_reg_1756[47]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/prev_rowmax_6_fu_74[43]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/QK_5_reg_1756[42]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/QK_5_reg_1756[37]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/prev_rowmax_6_fu_74[37]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/prev_rowmax_6_fu_74[40]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/QK_5_reg_1756[34]
MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc58_U0/grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc58_Pipeline_VITIS_LOOP_487_11_V_fu_78/QK_5_reg_1756[24]
layer37_out_U/raddr_reg[8]_rep__2_n_102
layer37_out_U/raddr_reg[7]_rep__14_n_102
layer37_out_U/raddr_reg[7]_rep__10_n_102
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__3/P[4]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__3/P[1]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__4/P[19]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__5/P[36]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__4/P[21]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg[13]__2_n_102
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__5/P[31]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__4/P[18]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__5/P[35]
MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Block_for_end249_proc20_U0/grp_MultiHeadAttention_Block_for_end249_proc20_Pipeline_QK_SCALE_DOT_PRODUCT_VITIS_L_fu_2199/mul_80s_82ns_161_2_1_U578/buff0_reg__5/P[37]
layer37_out_U/raddr_reg_n_102_[0]_repN_18
layer37_out_U/raddr_reg_n_102_[1]_repN_26
layer37_out_U/raddr_reg_n_102_[5]_repN_30
layer37_out_U/raddr_reg_n_102_[6]_repN_7
layer37_out_U/U_myproject_fifo_w18_d37272_D_ram/mem_reg_1344_1407_0_6/DOG
layer37_out_U/U_myproject_fifo_w18_d37272_D_ram/mem_reg_1920_1983_0_6/DOD
layer37_out_U/U_myproject_fifo_w18_d37272_D_ram/mem_reg_1152_1215_0_6/DOE
layer37_out_U/U_myproject_fifo_w18_d37272_D_ram/mem_reg_1216_1279_0_6/DOG
layer37_out_U/U_myproject_fifo_w18_d37272_D_ram/mem_reg_1408_1471_0_6/DOG
layer37_out_U/U_myproject_fifo_w18_d37272_D_ram/mem_reg_1856_1919_0_6/DOD
layer89_cpy2_U/raddr_reg_n_102_[9]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[11]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_ln172_reg_1661[32]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_ln172_reg_1661[30]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[6]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[4]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[2]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[1]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[5]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/tmp_product/P[7]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/sub_ln172_74_reg_1673[26]_i_23_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0/mul_18s_18s_36_1_1_U6/sub_ln172_74_reg_1673[26]_i_22_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/tmp_product/P[11]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/tmp_product/P[9]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/sub_ln172_66_reg_1671[28]
layer89_cpy2_U/raddr_reg_n_102_[2]_repN_2
layer89_cpy2_U/raddr_reg_n_102_[4]_repN_14
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/sub_ln172_66_reg_1671[26]_i_3_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/tmp_product/P[7]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/sub_ln172_66_reg_1671[26]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/sub_ln172_66_reg_1671[26]_i_9_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/tmp_product/P[2]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/tmp_product/P[5]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/mul_18s_18s_36_1_1_U125/tmp_product/P[3]
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/empty_40464_reg_1713[39]_i_61_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/empty_40464_reg_1713[39]_i_65_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/empty_40464_reg_1713[39]_i_66_n_102
LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0/empty_40464_reg_1713[39]_i_67_n_102
layer89_cpy2_U/raddr_reg_n_102_[7]_repN
layer89_cpy2_U/raddr_reg[6]_rep__25_n_102
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24256_24319_0_6/DOD
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24256_24319_0_6/DOC
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24000_24063_0_6/DOD
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_23680_23743_0_6/DOB
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24064_24127_0_6/DOG
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24064_24127_0_6/DOC
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24384_24447_0_6/DOB
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24128_24191_0_6/DOB
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_23808_23871_0_6/DOA
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_23872_23935_0_6/DOA
layer89_cpy2_U/U_myproject_fifo_w18_d37824_D_ram/mem_reg_24128_24191_0_6/DOC

