INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab10/Lab10_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab10/Lab10_project/codedirectory/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
