<stg><name>Thresholding_Batch_0</name>


<trans_list>

<trans id="15" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="3" op_7_bw="3" op_8_bw="2" op_9_bw="1" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="3" op_15_bw="3" op_16_bw="2" op_17_bw="1" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="4" op_27_bw="4" op_28_bw="4" op_29_bw="4" op_30_bw="3" op_31_bw="3" op_32_bw="2" op_33_bw="1" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="4" op_59_bw="4" op_60_bw="4" op_61_bw="4" op_62_bw="3" op_63_bw="3" op_64_bw="2" op_65_bw="1" op_66_bw="7" op_67_bw="7" op_68_bw="7" op_69_bw="7" op_70_bw="7" op_71_bw="7" op_72_bw="7" op_73_bw="7" op_74_bw="7" op_75_bw="7" op_76_bw="7" op_77_bw="7" op_78_bw="7" op_79_bw="7" op_80_bw="7" op_81_bw="7" op_82_bw="7" op_83_bw="7" op_84_bw="7" op_85_bw="7" op_86_bw="7" op_87_bw="7" op_88_bw="7" op_89_bw="7" op_90_bw="7" op_91_bw="7" op_92_bw="7" op_93_bw="7" op_94_bw="7" op_95_bw="7" op_96_bw="7" op_97_bw="7" op_98_bw="6" op_99_bw="6" op_100_bw="6" op_101_bw="6" op_102_bw="6" op_103_bw="6" op_104_bw="6" op_105_bw="6" op_106_bw="6" op_107_bw="6" op_108_bw="6" op_109_bw="6" op_110_bw="6" op_111_bw="6" op_112_bw="6" op_113_bw="6" op_114_bw="5" op_115_bw="5" op_116_bw="5" op_117_bw="5" op_118_bw="5" op_119_bw="5" op_120_bw="5" op_121_bw="5" op_122_bw="4" op_123_bw="4" op_124_bw="4" op_125_bw="4" op_126_bw="3" op_127_bw="3" op_128_bw="2" op_129_bw="1" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="7" op_196_bw="7" op_197_bw="7" op_198_bw="7" op_199_bw="7" op_200_bw="7" op_201_bw="7" op_202_bw="7" op_203_bw="7" op_204_bw="7" op_205_bw="7" op_206_bw="7" op_207_bw="7" op_208_bw="7" op_209_bw="7" op_210_bw="7" op_211_bw="7" op_212_bw="7" op_213_bw="7" op_214_bw="7" op_215_bw="7" op_216_bw="7" op_217_bw="7" op_218_bw="7" op_219_bw="7" op_220_bw="7" op_221_bw="7" op_222_bw="7" op_223_bw="7" op_224_bw="7" op_225_bw="7" op_226_bw="7" op_227_bw="6" op_228_bw="6" op_229_bw="6" op_230_bw="6" op_231_bw="6" op_232_bw="6" op_233_bw="6" op_234_bw="6" op_235_bw="6" op_236_bw="6" op_237_bw="6" op_238_bw="6" op_239_bw="6" op_240_bw="6" op_241_bw="6" op_242_bw="6" op_243_bw="5" op_244_bw="5" op_245_bw="5" op_246_bw="5" op_247_bw="5" op_248_bw="5" op_249_bw="5" op_250_bw="5" op_251_bw="4" op_252_bw="4" op_253_bw="4" op_254_bw="4" op_255_bw="3" op_256_bw="3" op_257_bw="2">
<![CDATA[
:7  call fastcc void @Thresholding_Batch(i8* %in0_V_V, i8* %out_V_V)

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="6" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="3" op_7_bw="3" op_8_bw="2" op_9_bw="1" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="3" op_15_bw="3" op_16_bw="2" op_17_bw="1" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="4" op_27_bw="4" op_28_bw="4" op_29_bw="4" op_30_bw="3" op_31_bw="3" op_32_bw="2" op_33_bw="1" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="4" op_59_bw="4" op_60_bw="4" op_61_bw="4" op_62_bw="3" op_63_bw="3" op_64_bw="2" op_65_bw="1" op_66_bw="7" op_67_bw="7" op_68_bw="7" op_69_bw="7" op_70_bw="7" op_71_bw="7" op_72_bw="7" op_73_bw="7" op_74_bw="7" op_75_bw="7" op_76_bw="7" op_77_bw="7" op_78_bw="7" op_79_bw="7" op_80_bw="7" op_81_bw="7" op_82_bw="7" op_83_bw="7" op_84_bw="7" op_85_bw="7" op_86_bw="7" op_87_bw="7" op_88_bw="7" op_89_bw="7" op_90_bw="7" op_91_bw="7" op_92_bw="7" op_93_bw="7" op_94_bw="7" op_95_bw="7" op_96_bw="7" op_97_bw="7" op_98_bw="6" op_99_bw="6" op_100_bw="6" op_101_bw="6" op_102_bw="6" op_103_bw="6" op_104_bw="6" op_105_bw="6" op_106_bw="6" op_107_bw="6" op_108_bw="6" op_109_bw="6" op_110_bw="6" op_111_bw="6" op_112_bw="6" op_113_bw="6" op_114_bw="5" op_115_bw="5" op_116_bw="5" op_117_bw="5" op_118_bw="5" op_119_bw="5" op_120_bw="5" op_121_bw="5" op_122_bw="4" op_123_bw="4" op_124_bw="4" op_125_bw="4" op_126_bw="3" op_127_bw="3" op_128_bw="2" op_129_bw="1" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="7" op_196_bw="7" op_197_bw="7" op_198_bw="7" op_199_bw="7" op_200_bw="7" op_201_bw="7" op_202_bw="7" op_203_bw="7" op_204_bw="7" op_205_bw="7" op_206_bw="7" op_207_bw="7" op_208_bw="7" op_209_bw="7" op_210_bw="7" op_211_bw="7" op_212_bw="7" op_213_bw="7" op_214_bw="7" op_215_bw="7" op_216_bw="7" op_217_bw="7" op_218_bw="7" op_219_bw="7" op_220_bw="7" op_221_bw="7" op_222_bw="7" op_223_bw="7" op_224_bw="7" op_225_bw="7" op_226_bw="7" op_227_bw="6" op_228_bw="6" op_229_bw="6" op_230_bw="6" op_231_bw="6" op_232_bw="6" op_233_bw="6" op_234_bw="6" op_235_bw="6" op_236_bw="6" op_237_bw="6" op_238_bw="6" op_239_bw="6" op_240_bw="6" op_241_bw="6" op_242_bw="6" op_243_bw="5" op_244_bw="5" op_245_bw="5" op_246_bw="5" op_247_bw="5" op_248_bw="5" op_249_bw="5" op_250_bw="5" op_251_bw="4" op_252_bw="4" op_253_bw="4" op_254_bw="4" op_255_bw="3" op_256_bw="3" op_257_bw="2">
<![CDATA[
:7  call fastcc void @Thresholding_Batch(i8* %in0_V_V, i8* %out_V_V)

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="7" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in0_V_V), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_V), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @Thresholding_Batch_0_1) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %in0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln19"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln20"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln21"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="3" op_5_bw="3" op_6_bw="2" op_7_bw="1" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="3" op_13_bw="3" op_14_bw="2" op_15_bw="1" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="4" op_25_bw="4" op_26_bw="4" op_27_bw="4" op_28_bw="3" op_29_bw="3" op_30_bw="2" op_31_bw="1" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="4" op_57_bw="4" op_58_bw="4" op_59_bw="4" op_60_bw="3" op_61_bw="3" op_62_bw="2" op_63_bw="1" op_64_bw="7" op_65_bw="7" op_66_bw="7" op_67_bw="7" op_68_bw="7" op_69_bw="7" op_70_bw="7" op_71_bw="7" op_72_bw="7" op_73_bw="7" op_74_bw="7" op_75_bw="7" op_76_bw="7" op_77_bw="7" op_78_bw="7" op_79_bw="7" op_80_bw="7" op_81_bw="7" op_82_bw="7" op_83_bw="7" op_84_bw="7" op_85_bw="7" op_86_bw="7" op_87_bw="7" op_88_bw="7" op_89_bw="7" op_90_bw="7" op_91_bw="7" op_92_bw="7" op_93_bw="7" op_94_bw="7" op_95_bw="7" op_96_bw="6" op_97_bw="6" op_98_bw="6" op_99_bw="6" op_100_bw="6" op_101_bw="6" op_102_bw="6" op_103_bw="6" op_104_bw="6" op_105_bw="6" op_106_bw="6" op_107_bw="6" op_108_bw="6" op_109_bw="6" op_110_bw="6" op_111_bw="6" op_112_bw="5" op_113_bw="5" op_114_bw="5" op_115_bw="5" op_116_bw="5" op_117_bw="5" op_118_bw="5" op_119_bw="5" op_120_bw="4" op_121_bw="4" op_122_bw="4" op_123_bw="4" op_124_bw="3" op_125_bw="3" op_126_bw="2" op_127_bw="1" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="7" op_194_bw="7" op_195_bw="7" op_196_bw="7" op_197_bw="7" op_198_bw="7" op_199_bw="7" op_200_bw="7" op_201_bw="7" op_202_bw="7" op_203_bw="7" op_204_bw="7" op_205_bw="7" op_206_bw="7" op_207_bw="7" op_208_bw="7" op_209_bw="7" op_210_bw="7" op_211_bw="7" op_212_bw="7" op_213_bw="7" op_214_bw="7" op_215_bw="7" op_216_bw="7" op_217_bw="7" op_218_bw="7" op_219_bw="7" op_220_bw="7" op_221_bw="7" op_222_bw="7" op_223_bw="7" op_224_bw="7" op_225_bw="6" op_226_bw="6" op_227_bw="6" op_228_bw="6" op_229_bw="6" op_230_bw="6" op_231_bw="6" op_232_bw="6" op_233_bw="6" op_234_bw="6" op_235_bw="6" op_236_bw="6" op_237_bw="6" op_238_bw="6" op_239_bw="6" op_240_bw="6" op_241_bw="5" op_242_bw="5" op_243_bw="5" op_244_bw="5" op_245_bw="5" op_246_bw="5" op_247_bw="5" op_248_bw="5" op_249_bw="4" op_250_bw="4" op_251_bw="4" op_252_bw="4" op_253_bw="3" op_254_bw="3" op_255_bw="2" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="32" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_254, [3 x i2]* @threshs_m_thresholds_253, [3 x i1]* @threshs_m_thresholds_142, [3 x i3]* @threshs_m_thresholds_76, [3 x i3]* @threshs_m_thresholds_65, [3 x i2]* @threshs_m_thresholds_54, [3 x i1]* @threshs_m_thresholds_43, [3 x i4]* @threshs_m_thresholds_32, [3 x i4]* @threshs_m_thresholds_21, [3 x i4]* @threshs_m_thresholds_10, [3 x i4]* @threshs_m_thresholds_252, [3 x i3]* @threshs_m_thresholds_241, [3 x i3]* @threshs_m_thresholds_230, [3 x i2]* @threshs_m_thresholds_219, [3 x i1]* @threshs_m_thresholds_208, [3 x i5]* @threshs_m_thresholds_197, [3 x i5]* @threshs_m_thresholds_186, [3 x i5]* @threshs_m_thresholds_175, [3 x i5]* @threshs_m_thresholds_164, [3 x i5]* @threshs_m_thresholds_153, [3 x i5]* @threshs_m_thresholds_141, [3 x i5]* @threshs_m_thresholds_130, [3 x i5]* @threshs_m_thresholds_119, [3 x i4]* @threshs_m_thresholds_108, [3 x i4]* @threshs_m_thresholds_97, [3 x i4]* @threshs_m_thresholds_86, [3 x i4]* @threshs_m_thresholds_80, [3 x i3]* @threshs_m_thresholds_79, [3 x i3]* @threshs_m_thresholds_78, [3 x i2]* @threshs_m_thresholds_77, [3 x i1]* @threshs_m_thresholds_75, [3 x i6]* @threshs_m_thresholds_74, [3 x i6]* @threshs_m_thresholds_73, [3 x i6]* @threshs_m_thresholds_72, [3 x i6]* @threshs_m_thresholds_71, [3 x i6]* @threshs_m_thresholds_70, [3 x i6]* @threshs_m_thresholds_69, [3 x i6]* @threshs_m_thresholds_68, [3 x i6]* @threshs_m_thresholds_67, [3 x i6]* @threshs_m_thresholds_66, [3 x i6]* @threshs_m_thresholds_64, [3 x i6]* @threshs_m_thresholds_63, [3 x i6]* @threshs_m_thresholds_62, [3 x i6]* @threshs_m_thresholds_61, [3 x i6]* @threshs_m_thresholds_60, [3 x i6]* @threshs_m_thresholds_59, [3 x i6]* @threshs_m_thresholds_58, [3 x i5]* @threshs_m_thresholds_57, [3 x i5]* @threshs_m_thresholds_56, [3 x i5]* @threshs_m_thresholds_55, [3 x i5]* @threshs_m_thresholds_53, [3 x i5]* @threshs_m_thresholds_52, [3 x i5]* @threshs_m_thresholds_51, [3 x i5]* @threshs_m_thresholds_50, [3 x i5]* @threshs_m_thresholds_49, [3 x i4]* @threshs_m_thresholds_48, [3 x i4]* @threshs_m_thresholds_47, [3 x i4]* @threshs_m_thresholds_46, [3 x i4]* @threshs_m_thresholds_45, [3 x i3]* @threshs_m_thresholds_44, [3 x i3]* @threshs_m_thresholds_42, [3 x i2]* @threshs_m_thresholds_41, [3 x i1]* @threshs_m_thresholds_40, [3 x i7]* @threshs_m_thresholds_39, [3 x i7]* @threshs_m_thresholds_38, [3 x i7]* @threshs_m_thresholds_37, [3 x i7]* @threshs_m_thresholds_36, [3 x i7]* @threshs_m_thresholds_35, [3 x i7]* @threshs_m_thresholds_34, [3 x i7]* @threshs_m_thresholds_33, [3 x i7]* @threshs_m_thresholds_31, [3 x i7]* @threshs_m_thresholds_30, [3 x i7]* @threshs_m_thresholds_29, [3 x i7]* @threshs_m_thresholds_28, [3 x i7]* @threshs_m_thresholds_27, [3 x i7]* @threshs_m_thresholds_26, [3 x i7]* @threshs_m_thresholds_25, [3 x i7]* @threshs_m_thresholds_24, [3 x i7]* @threshs_m_thresholds_23, [3 x i7]* @threshs_m_thresholds_22, [3 x i7]* @threshs_m_thresholds_20, [3 x i7]* @threshs_m_thresholds_19, [3 x i7]* @threshs_m_thresholds_18, [3 x i7]* @threshs_m_thresholds_17, [3 x i7]* @threshs_m_thresholds_16, [3 x i7]* @threshs_m_thresholds_15, [3 x i7]* @threshs_m_thresholds_14, [3 x i7]* @threshs_m_thresholds_13, [3 x i7]* @threshs_m_thresholds_12, [3 x i7]* @threshs_m_thresholds_11, [3 x i7]* @threshs_m_thresholds_9, [3 x i7]* @threshs_m_thresholds_8, [3 x i7]* @threshs_m_thresholds_7, [3 x i7]* @threshs_m_thresholds_6, [3 x i7]* @threshs_m_thresholds_5, [3 x i6]* @threshs_m_thresholds_4, [3 x i6]* @threshs_m_thresholds_3, [3 x i6]* @threshs_m_thresholds_2, [3 x i6]* @threshs_m_thresholds_1, [3 x i6]* @threshs_m_thresholds, [3 x i6]* @threshs_m_thresholds_251, [3 x i6]* @threshs_m_thresholds_250, [3 x i6]* @threshs_m_thresholds_249, [3 x i6]* @threshs_m_thresholds_248, [3 x i6]* @threshs_m_thresholds_247, [3 x i6]* @threshs_m_thresholds_246, [3 x i6]* @threshs_m_thresholds_245, [3 x i6]* @threshs_m_thresholds_244, [3 x i6]* @threshs_m_thresholds_243, [3 x i6]* @threshs_m_thresholds_242, [3 x i6]* @threshs_m_thresholds_240, [3 x i5]* @threshs_m_thresholds_239, [3 x i5]* @threshs_m_thresholds_238, [3 x i5]* @threshs_m_thresholds_237, [3 x i5]* @threshs_m_thresholds_236, [3 x i5]* @threshs_m_thresholds_235, [3 x i5]* @threshs_m_thresholds_234, [3 x i5]* @threshs_m_thresholds_233, [3 x i5]* @threshs_m_thresholds_232, [3 x i4]* @threshs_m_thresholds_231, [3 x i4]* @threshs_m_thresholds_229, [3 x i4]* @threshs_m_thresholds_228, [3 x i4]* @threshs_m_thresholds_227, [3 x i3]* @threshs_m_thresholds_226, [3 x i3]* @threshs_m_thresholds_225, [3 x i2]* @threshs_m_thresholds_224, [3 x i1]* @threshs_m_thresholds_223, [3 x i8]* @threshs_m_thresholds_222, [3 x i8]* @threshs_m_thresholds_221, [3 x i8]* @threshs_m_thresholds_220, [3 x i8]* @threshs_m_thresholds_218, [3 x i8]* @threshs_m_thresholds_217, [3 x i8]* @threshs_m_thresholds_216, [3 x i8]* @threshs_m_thresholds_215, [3 x i8]* @threshs_m_thresholds_214, [3 x i8]* @threshs_m_thresholds_213, [3 x i8]* @threshs_m_thresholds_212, [3 x i8]* @threshs_m_thresholds_211, [3 x i8]* @threshs_m_thresholds_210, [3 x i8]* @threshs_m_thresholds_209, [3 x i8]* @threshs_m_thresholds_207, [3 x i8]* @threshs_m_thresholds_206, [3 x i8]* @threshs_m_thresholds_205, [3 x i8]* @threshs_m_thresholds_204, [3 x i8]* @threshs_m_thresholds_203, [3 x i8]* @threshs_m_thresholds_202, [3 x i8]* @threshs_m_thresholds_201, [3 x i8]* @threshs_m_thresholds_200, [3 x i8]* @threshs_m_thresholds_199, [3 x i8]* @threshs_m_thresholds_198, [3 x i8]* @threshs_m_thresholds_196, [3 x i8]* @threshs_m_thresholds_195, [3 x i8]* @threshs_m_thresholds_194, [3 x i8]* @threshs_m_thresholds_193, [3 x i8]* @threshs_m_thresholds_192, [3 x i8]* @threshs_m_thresholds_191, [3 x i8]* @threshs_m_thresholds_190, [3 x i8]* @threshs_m_thresholds_189, [3 x i8]* @threshs_m_thresholds_188, [3 x i8]* @threshs_m_thresholds_187, [3 x i8]* @threshs_m_thresholds_185, [3 x i8]* @threshs_m_thresholds_184, [3 x i8]* @threshs_m_thresholds_183, [3 x i8]* @threshs_m_thresholds_182, [3 x i8]* @threshs_m_thresholds_181, [3 x i8]* @threshs_m_thresholds_180, [3 x i8]* @threshs_m_thresholds_179, [3 x i8]* @threshs_m_thresholds_178, [3 x i8]* @threshs_m_thresholds_177, [3 x i8]* @threshs_m_thresholds_176, [3 x i8]* @threshs_m_thresholds_174, [3 x i8]* @threshs_m_thresholds_173, [3 x i8]* @threshs_m_thresholds_172, [3 x i8]* @threshs_m_thresholds_171, [3 x i8]* @threshs_m_thresholds_170, [3 x i8]* @threshs_m_thresholds_169, [3 x i8]* @threshs_m_thresholds_168, [3 x i8]* @threshs_m_thresholds_167, [3 x i8]* @threshs_m_thresholds_166, [3 x i8]* @threshs_m_thresholds_165, [3 x i8]* @threshs_m_thresholds_163, [3 x i8]* @threshs_m_thresholds_162, [3 x i8]* @threshs_m_thresholds_161, [3 x i8]* @threshs_m_thresholds_160, [3 x i8]* @threshs_m_thresholds_159, [3 x i8]* @threshs_m_thresholds_158, [3 x i8]* @threshs_m_thresholds_157, [3 x i8]* @threshs_m_thresholds_156, [3 x i8]* @threshs_m_thresholds_155, [3 x i8]* @threshs_m_thresholds_154, [3 x i8]* @threshs_m_thresholds_152, [3 x i8]* @threshs_m_thresholds_151, [3 x i7]* @threshs_m_thresholds_150, [3 x i7]* @threshs_m_thresholds_149, [3 x i7]* @threshs_m_thresholds_148, [3 x i7]* @threshs_m_thresholds_147, [3 x i7]* @threshs_m_thresholds_146, [3 x i7]* @threshs_m_thresholds_145, [3 x i7]* @threshs_m_thresholds_144, [3 x i7]* @threshs_m_thresholds_143, [3 x i7]* @threshs_m_thresholds_140, [3 x i7]* @threshs_m_thresholds_139, [3 x i7]* @threshs_m_thresholds_138, [3 x i7]* @threshs_m_thresholds_137, [3 x i7]* @threshs_m_thresholds_136, [3 x i7]* @threshs_m_thresholds_135, [3 x i7]* @threshs_m_thresholds_134, [3 x i7]* @threshs_m_thresholds_133, [3 x i7]* @threshs_m_thresholds_132, [3 x i7]* @threshs_m_thresholds_131, [3 x i7]* @threshs_m_thresholds_129, [3 x i7]* @threshs_m_thresholds_128, [3 x i7]* @threshs_m_thresholds_127, [3 x i7]* @threshs_m_thresholds_126, [3 x i7]* @threshs_m_thresholds_125, [3 x i7]* @threshs_m_thresholds_124, [3 x i7]* @threshs_m_thresholds_123, [3 x i7]* @threshs_m_thresholds_122, [3 x i7]* @threshs_m_thresholds_121, [3 x i7]* @threshs_m_thresholds_120, [3 x i7]* @threshs_m_thresholds_118, [3 x i7]* @threshs_m_thresholds_117, [3 x i7]* @threshs_m_thresholds_116, [3 x i7]* @threshs_m_thresholds_115, [3 x i6]* @threshs_m_thresholds_114, [3 x i6]* @threshs_m_thresholds_113, [3 x i6]* @threshs_m_thresholds_112, [3 x i6]* @threshs_m_thresholds_111, [3 x i6]* @threshs_m_thresholds_110, [3 x i6]* @threshs_m_thresholds_109, [3 x i6]* @threshs_m_thresholds_107, [3 x i6]* @threshs_m_thresholds_106, [3 x i6]* @threshs_m_thresholds_105, [3 x i6]* @threshs_m_thresholds_104, [3 x i6]* @threshs_m_thresholds_103, [3 x i6]* @threshs_m_thresholds_102, [3 x i6]* @threshs_m_thresholds_101, [3 x i6]* @threshs_m_thresholds_100, [3 x i6]* @threshs_m_thresholds_99, [3 x i6]* @threshs_m_thresholds_98, [3 x i5]* @threshs_m_thresholds_96, [3 x i5]* @threshs_m_thresholds_95, [3 x i5]* @threshs_m_thresholds_94, [3 x i5]* @threshs_m_thresholds_93, [3 x i5]* @threshs_m_thresholds_92, [3 x i5]* @threshs_m_thresholds_91, [3 x i5]* @threshs_m_thresholds_90, [3 x i5]* @threshs_m_thresholds_89, [3 x i4]* @threshs_m_thresholds_88, [3 x i4]* @threshs_m_thresholds_87, [3 x i4]* @threshs_m_thresholds_85, [3 x i4]* @threshs_m_thresholds_84, [3 x i3]* @threshs_m_thresholds_83, [3 x i3]* @threshs_m_thresholds_82, [3 x i2]* @threshs_m_thresholds_81, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0">
<![CDATA[
:8  ret void

]]></Node>
<StgValue><ssdm name="ret_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
