<stg><name>ClefiaF0Xor</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
entry:1 %rk_offset_cast = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %src_addr = getelementptr i8 %src, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:4 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
entry:5 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %add_ln121 = add i8 %rk_offset_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="8">
<![CDATA[
entry:8 %zext_ln121 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %rk_addr_37 = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr_37"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %src_addr_50 = getelementptr i8 %src, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="src_addr_50"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:11 %src_load_50 = load i4 %src_addr_50

]]></Node>
<StgValue><ssdm name="src_load_50"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %rk_load_22 = load i8 %rk_addr_37

]]></Node>
<StgValue><ssdm name="rk_load_22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:4 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
entry:5 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:11 %src_load_50 = load i4 %src_addr_50

]]></Node>
<StgValue><ssdm name="src_load_50"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %rk_load_22 = load i8 %rk_addr_37

]]></Node>
<StgValue><ssdm name="rk_load_22"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %xor_ln124_1 = xor i8 %rk_load_22, i8 %src_load_50

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %add_ln121_82 = add i8 %rk_offset_read, i8 2

]]></Node>
<StgValue><ssdm name="add_ln121_82"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
entry:15 %zext_ln121_117 = zext i8 %add_ln121_82

]]></Node>
<StgValue><ssdm name="zext_ln121_117"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %rk_addr_38 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_117

]]></Node>
<StgValue><ssdm name="rk_addr_38"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %src_addr_51 = getelementptr i8 %src, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="src_addr_51"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:18 %src_load_51 = load i4 %src_addr_51

]]></Node>
<StgValue><ssdm name="src_load_51"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
entry:19 %rk_load_23 = load i8 %rk_addr_38

]]></Node>
<StgValue><ssdm name="rk_load_23"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %add_ln121_83 = add i8 %rk_offset_read, i8 3

]]></Node>
<StgValue><ssdm name="add_ln121_83"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
entry:22 %zext_ln121_118 = zext i8 %add_ln121_83

]]></Node>
<StgValue><ssdm name="zext_ln121_118"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %rk_addr_39 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_118

]]></Node>
<StgValue><ssdm name="rk_addr_39"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %src_addr_52 = getelementptr i8 %src, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="src_addr_52"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %src_load_52 = load i4 %src_addr_52

]]></Node>
<StgValue><ssdm name="src_load_52"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:26 %rk_load_24 = load i8 %rk_addr_39

]]></Node>
<StgValue><ssdm name="rk_load_24"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %dst_addr = getelementptr i8 %dst, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:89 %store_ln117 = store i8 %src_load, i4 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %dst_addr_50 = getelementptr i8 %dst, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dst_addr_50"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:91 %store_ln117 = store i8 %src_load_50, i4 %dst_addr_50

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:18 %src_load_51 = load i4 %src_addr_51

]]></Node>
<StgValue><ssdm name="src_load_51"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
entry:19 %rk_load_23 = load i8 %rk_addr_38

]]></Node>
<StgValue><ssdm name="rk_load_23"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %xor_ln124_2 = xor i8 %rk_load_23, i8 %src_load_51

]]></Node>
<StgValue><ssdm name="xor_ln124_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %src_load_52 = load i4 %src_addr_52

]]></Node>
<StgValue><ssdm name="src_load_52"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:26 %rk_load_24 = load i8 %rk_addr_39

]]></Node>
<StgValue><ssdm name="rk_load_24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %xor_ln124_34 = xor i8 %rk_load_24, i8 %src_load_52

]]></Node>
<StgValue><ssdm name="xor_ln124_34"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
entry:28 %zext_ln150 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
entry:31 %zext_ln151 = zext i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %z_22 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_22"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %dst_addr_51 = getelementptr i8 %dst, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dst_addr_51"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:93 %store_ln117 = store i8 %src_load_51, i4 %dst_addr_51

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %dst_addr_52 = getelementptr i8 %dst, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dst_addr_52"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:95 %store_ln117 = store i8 %src_load_52, i4 %dst_addr_52

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %z_22 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_22"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
entry:34 %zext_ln152 = zext i8 %xor_ln124_2

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %z_23 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_23"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
entry:37 %zext_ln153 = zext i8 %xor_ln124_34

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:39 %z_24 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_24"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %xor_ln132 = xor i8 %z_22, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:42 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_22

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8">
<![CDATA[
entry:43 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:44 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:45 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:70 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %xor_ln132_70 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_70"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:72 %select_ln131_70 = select i1 %tmp_154, i8 %xor_ln132_70, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_70"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8">
<![CDATA[
entry:73 %trunc_ln134_70 = trunc i8 %select_ln131_70

]]></Node>
<StgValue><ssdm name="trunc_ln134_70"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:74 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:75 %x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_70, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:76 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 6

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:77 %xor_ln132_71 = xor i8 %x_assign_31, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_71"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:78 %select_ln131_71 = select i1 %tmp_156, i8 %xor_ln132_71, i8 %x_assign_31

]]></Node>
<StgValue><ssdm name="select_ln131_71"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8">
<![CDATA[
entry:79 %trunc_ln134_71 = trunc i8 %select_ln131_71

]]></Node>
<StgValue><ssdm name="trunc_ln134_71"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:80 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:82 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %xor_ln132_72 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_72"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:84 %select_ln131_72 = select i1 %tmp_158, i8 %xor_ln132_72, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_72"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8">
<![CDATA[
entry:85 %trunc_ln134_72 = trunc i8 %select_ln131_72

]]></Node>
<StgValue><ssdm name="trunc_ln134_72"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:86 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %z_23 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_23"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:39 %z_24 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_24"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:46 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %xor_ln132_66 = xor i8 %z_23, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_66"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:48 %select_ln131_66 = select i1 %tmp_146, i8 %xor_ln132_66, i8 %z_23

]]></Node>
<StgValue><ssdm name="select_ln131_66"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8">
<![CDATA[
entry:49 %trunc_ln134_66 = trunc i8 %select_ln131_66

]]></Node>
<StgValue><ssdm name="trunc_ln134_66"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:50 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:51 %x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_66, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:52 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 6

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:53 %xor_ln132_67 = xor i8 %x_assign_29, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_67"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:54 %select_ln131_67 = select i1 %tmp_148, i8 %xor_ln132_67, i8 %x_assign_29

]]></Node>
<StgValue><ssdm name="select_ln131_67"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8">
<![CDATA[
entry:55 %trunc_ln134_67 = trunc i8 %select_ln131_67

]]></Node>
<StgValue><ssdm name="trunc_ln134_67"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:56 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:58 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %xor_ln132_68 = xor i8 %z_24, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_68"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:60 %select_ln131_68 = select i1 %tmp_150, i8 %xor_ln132_68, i8 %z_24

]]></Node>
<StgValue><ssdm name="select_ln131_68"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8">
<![CDATA[
entry:61 %trunc_ln134_68 = trunc i8 %select_ln131_68

]]></Node>
<StgValue><ssdm name="trunc_ln134_68"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:62 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:63 %x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_68, i1 %tmp_151

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:64 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %xor_ln132_69 = xor i8 %x_assign_30, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_69"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:66 %select_ln131_69 = select i1 %tmp_152, i8 %xor_ln132_69, i8 %x_assign_30

]]></Node>
<StgValue><ssdm name="select_ln131_69"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8">
<![CDATA[
entry:67 %trunc_ln134_69 = trunc i8 %select_ln131_69

]]></Node>
<StgValue><ssdm name="trunc_ln134_69"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:68 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %src_addr_53 = getelementptr i8 %src, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="src_addr_53"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
entry:98 %src_load_53 = load i4 %src_addr_53

]]></Node>
<StgValue><ssdm name="src_load_53"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %src_addr_54 = getelementptr i8 %src, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="src_addr_54"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
entry:107 %src_load_54 = load i4 %src_addr_54

]]></Node>
<StgValue><ssdm name="src_load_54"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:57 %or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_67, i1 %tmp_149

]]></Node>
<StgValue><ssdm name="or_ln134_s"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:69 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_69, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %dst_addr_53 = getelementptr i8 %dst, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dst_addr_53"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
entry:98 %src_load_53 = load i4 %src_addr_53

]]></Node>
<StgValue><ssdm name="src_load_53"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %xor_ln124_140 = xor i8 %src_load_53, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_140"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %xor_ln124_141 = xor i8 %xor_ln124_140, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_141"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:101 %xor_ln124_142 = xor i8 %x_assign_30, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_142"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:102 %xor_ln124_143 = xor i8 %xor_ln124_142, i8 %or_ln134_s

]]></Node>
<StgValue><ssdm name="xor_ln124_143"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:103 %xor_ln124_65 = xor i8 %xor_ln124_143, i8 %xor_ln124_141

]]></Node>
<StgValue><ssdm name="xor_ln124_65"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:104 %store_ln124 = store i8 %xor_ln124_65, i4 %dst_addr_53

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %dst_addr_54 = getelementptr i8 %dst, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dst_addr_54"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
entry:107 %src_load_54 = load i4 %src_addr_54

]]></Node>
<StgValue><ssdm name="src_load_54"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:108 %xor_ln124_144 = xor i8 %src_load_54, i8 %x_assign_31

]]></Node>
<StgValue><ssdm name="xor_ln124_144"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %xor_ln124_145 = xor i8 %xor_ln124_144, i8 %z_22

]]></Node>
<StgValue><ssdm name="xor_ln124_145"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:110 %xor_ln124_146 = xor i8 %or_ln134_s, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_146"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:111 %xor_ln124_147 = xor i8 %xor_ln124_146, i8 %x_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln124_147"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln124_66 = xor i8 %xor_ln124_147, i8 %xor_ln124_145

]]></Node>
<StgValue><ssdm name="xor_ln124_66"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:113 %store_ln124 = store i8 %xor_ln124_66, i4 %dst_addr_54

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %src_addr_55 = getelementptr i8 %src, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="src_addr_55"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
entry:116 %src_load_55 = load i4 %src_addr_55

]]></Node>
<StgValue><ssdm name="src_load_55"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %src_addr_56 = getelementptr i8 %src, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="src_addr_56"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
entry:125 %src_load_56 = load i4 %src_addr_56

]]></Node>
<StgValue><ssdm name="src_load_56"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:81 %or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_71, i1 %tmp_157

]]></Node>
<StgValue><ssdm name="or_ln134_8"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:87 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_72, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %dst_addr_55 = getelementptr i8 %dst, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dst_addr_55"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
entry:116 %src_load_55 = load i4 %src_addr_55

]]></Node>
<StgValue><ssdm name="src_load_55"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:117 %xor_ln124_148 = xor i8 %src_load_55, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_148"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %xor_ln124_149 = xor i8 %xor_ln124_148, i8 %z_23

]]></Node>
<StgValue><ssdm name="xor_ln124_149"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %xor_ln124_150 = xor i8 %or_ln, i8 %x_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln124_150"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:120 %xor_ln124_151 = xor i8 %xor_ln124_150, i8 %or_ln134_8

]]></Node>
<StgValue><ssdm name="xor_ln124_151"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:121 %xor_ln124_67 = xor i8 %xor_ln124_151, i8 %xor_ln124_149

]]></Node>
<StgValue><ssdm name="xor_ln124_67"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:122 %store_ln124 = store i8 %xor_ln124_67, i4 %dst_addr_55

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %dst_addr_56 = getelementptr i8 %dst, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dst_addr_56"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
entry:125 %src_load_56 = load i4 %src_addr_56

]]></Node>
<StgValue><ssdm name="src_load_56"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:126 %xor_ln124_152 = xor i8 %src_load_56, i8 %or_ln134_8

]]></Node>
<StgValue><ssdm name="xor_ln124_152"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %xor_ln124_153 = xor i8 %xor_ln124_152, i8 %z_24

]]></Node>
<StgValue><ssdm name="xor_ln124_153"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %xor_ln124_154 = xor i8 %or_ln, i8 %x_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln124_154"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:129 %xor_ln124_155 = xor i8 %xor_ln124_154, i8 %x_assign_31

]]></Node>
<StgValue><ssdm name="xor_ln124_155"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:130 %xor_ln124_68 = xor i8 %xor_ln124_155, i8 %xor_ln124_153

]]></Node>
<StgValue><ssdm name="xor_ln124_68"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:131 %store_ln124 = store i8 %xor_ln124_68, i4 %dst_addr_56

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
entry:132 %ret_ln163 = ret

]]></Node>
<StgValue><ssdm name="ret_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="176" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="rk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="180" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i8" to="rk_offset_read" fromId="182" toId="10">
</dataflow>
<dataflow id="184" from="rk_offset" to="rk_offset_read" fromId="179" toId="10">
</dataflow>
<dataflow id="185" from="rk_offset_read" to="rk_offset_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="186" from="rk" to="rk_addr" fromId="178" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_187" to="rk_addr" fromId="187" toId="12">
</dataflow>
<dataflow id="189" from="rk_offset_cast" to="rk_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="190" from="src" to="src_addr" fromId="177" toId="13">
</dataflow>
<dataflow id="191" from="StgValue_187" to="src_addr" fromId="187" toId="13">
</dataflow>
<dataflow id="192" from="StgValue_187" to="src_addr" fromId="187" toId="13">
</dataflow>
<dataflow id="193" from="src_addr" to="src_load" fromId="13" toId="14">
</dataflow>
<dataflow id="194" from="rk_addr" to="rk_load" fromId="12" toId="15">
</dataflow>
<dataflow id="195" from="rk_offset_read" to="add_ln121" fromId="10" toId="16">
</dataflow>
<dataflow id="197" from="StgValue_196" to="add_ln121" fromId="196" toId="16">
</dataflow>
<dataflow id="198" from="add_ln121" to="zext_ln121" fromId="16" toId="17">
</dataflow>
<dataflow id="199" from="rk" to="rk_addr_37" fromId="178" toId="18">
</dataflow>
<dataflow id="200" from="StgValue_187" to="rk_addr_37" fromId="187" toId="18">
</dataflow>
<dataflow id="201" from="zext_ln121" to="rk_addr_37" fromId="17" toId="18">
</dataflow>
<dataflow id="202" from="src" to="src_addr_50" fromId="177" toId="19">
</dataflow>
<dataflow id="203" from="StgValue_187" to="src_addr_50" fromId="187" toId="19">
</dataflow>
<dataflow id="205" from="StgValue_204" to="src_addr_50" fromId="204" toId="19">
</dataflow>
<dataflow id="206" from="src_addr_50" to="src_load_50" fromId="19" toId="20">
</dataflow>
<dataflow id="207" from="rk_addr_37" to="rk_load_22" fromId="18" toId="21">
</dataflow>
<dataflow id="208" from="src_addr" to="src_load" fromId="13" toId="22">
</dataflow>
<dataflow id="209" from="rk_addr" to="rk_load" fromId="12" toId="23">
</dataflow>
<dataflow id="210" from="rk_load" to="xor_ln124" fromId="23" toId="24">
</dataflow>
<dataflow id="211" from="src_load" to="xor_ln124" fromId="22" toId="24">
</dataflow>
<dataflow id="212" from="src_addr_50" to="src_load_50" fromId="19" toId="25">
</dataflow>
<dataflow id="213" from="rk_addr_37" to="rk_load_22" fromId="18" toId="26">
</dataflow>
<dataflow id="214" from="rk_load_22" to="xor_ln124_1" fromId="26" toId="27">
</dataflow>
<dataflow id="215" from="src_load_50" to="xor_ln124_1" fromId="25" toId="27">
</dataflow>
<dataflow id="216" from="rk_offset_read" to="add_ln121_82" fromId="10" toId="28">
</dataflow>
<dataflow id="218" from="StgValue_217" to="add_ln121_82" fromId="217" toId="28">
</dataflow>
<dataflow id="219" from="add_ln121_82" to="zext_ln121_117" fromId="28" toId="29">
</dataflow>
<dataflow id="220" from="rk" to="rk_addr_38" fromId="178" toId="30">
</dataflow>
<dataflow id="221" from="StgValue_187" to="rk_addr_38" fromId="187" toId="30">
</dataflow>
<dataflow id="222" from="zext_ln121_117" to="rk_addr_38" fromId="29" toId="30">
</dataflow>
<dataflow id="223" from="src" to="src_addr_51" fromId="177" toId="31">
</dataflow>
<dataflow id="224" from="StgValue_187" to="src_addr_51" fromId="187" toId="31">
</dataflow>
<dataflow id="226" from="StgValue_225" to="src_addr_51" fromId="225" toId="31">
</dataflow>
<dataflow id="227" from="src_addr_51" to="src_load_51" fromId="31" toId="32">
</dataflow>
<dataflow id="228" from="rk_addr_38" to="rk_load_23" fromId="30" toId="33">
</dataflow>
<dataflow id="229" from="rk_offset_read" to="add_ln121_83" fromId="10" toId="34">
</dataflow>
<dataflow id="231" from="StgValue_230" to="add_ln121_83" fromId="230" toId="34">
</dataflow>
<dataflow id="232" from="add_ln121_83" to="zext_ln121_118" fromId="34" toId="35">
</dataflow>
<dataflow id="233" from="rk" to="rk_addr_39" fromId="178" toId="36">
</dataflow>
<dataflow id="234" from="StgValue_187" to="rk_addr_39" fromId="187" toId="36">
</dataflow>
<dataflow id="235" from="zext_ln121_118" to="rk_addr_39" fromId="35" toId="36">
</dataflow>
<dataflow id="236" from="src" to="src_addr_52" fromId="177" toId="37">
</dataflow>
<dataflow id="237" from="StgValue_187" to="src_addr_52" fromId="187" toId="37">
</dataflow>
<dataflow id="239" from="StgValue_238" to="src_addr_52" fromId="238" toId="37">
</dataflow>
<dataflow id="240" from="src_addr_52" to="src_load_52" fromId="37" toId="38">
</dataflow>
<dataflow id="241" from="rk_addr_39" to="rk_load_24" fromId="36" toId="39">
</dataflow>
<dataflow id="242" from="dst" to="dst_addr" fromId="176" toId="40">
</dataflow>
<dataflow id="243" from="StgValue_187" to="dst_addr" fromId="187" toId="40">
</dataflow>
<dataflow id="244" from="StgValue_187" to="dst_addr" fromId="187" toId="40">
</dataflow>
<dataflow id="245" from="src_load" to="store_ln117" fromId="22" toId="41">
</dataflow>
<dataflow id="246" from="dst_addr" to="store_ln117" fromId="40" toId="41">
</dataflow>
<dataflow id="247" from="dst" to="dst_addr_50" fromId="176" toId="42">
</dataflow>
<dataflow id="248" from="StgValue_187" to="dst_addr_50" fromId="187" toId="42">
</dataflow>
<dataflow id="249" from="StgValue_204" to="dst_addr_50" fromId="204" toId="42">
</dataflow>
<dataflow id="250" from="src_load_50" to="store_ln117" fromId="25" toId="43">
</dataflow>
<dataflow id="251" from="dst_addr_50" to="store_ln117" fromId="42" toId="43">
</dataflow>
<dataflow id="252" from="src_addr_51" to="src_load_51" fromId="31" toId="44">
</dataflow>
<dataflow id="253" from="rk_addr_38" to="rk_load_23" fromId="30" toId="45">
</dataflow>
<dataflow id="254" from="rk_load_23" to="xor_ln124_2" fromId="45" toId="46">
</dataflow>
<dataflow id="255" from="src_load_51" to="xor_ln124_2" fromId="44" toId="46">
</dataflow>
<dataflow id="256" from="src_addr_52" to="src_load_52" fromId="37" toId="47">
</dataflow>
<dataflow id="257" from="rk_addr_39" to="rk_load_24" fromId="36" toId="48">
</dataflow>
<dataflow id="258" from="rk_load_24" to="xor_ln124_34" fromId="48" toId="49">
</dataflow>
<dataflow id="259" from="src_load_52" to="xor_ln124_34" fromId="47" toId="49">
</dataflow>
<dataflow id="260" from="xor_ln124" to="zext_ln150" fromId="24" toId="50">
</dataflow>
<dataflow id="261" from="clefia_s0" to="clefia_s0_addr" fromId="180" toId="51">
</dataflow>
<dataflow id="262" from="StgValue_187" to="clefia_s0_addr" fromId="187" toId="51">
</dataflow>
<dataflow id="263" from="zext_ln150" to="clefia_s0_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="264" from="clefia_s0_addr" to="z" fromId="51" toId="52">
</dataflow>
<dataflow id="265" from="xor_ln124_1" to="zext_ln151" fromId="27" toId="53">
</dataflow>
<dataflow id="266" from="clefia_s1" to="clefia_s1_addr" fromId="181" toId="54">
</dataflow>
<dataflow id="267" from="StgValue_187" to="clefia_s1_addr" fromId="187" toId="54">
</dataflow>
<dataflow id="268" from="zext_ln151" to="clefia_s1_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="269" from="clefia_s1_addr" to="z_22" fromId="54" toId="55">
</dataflow>
<dataflow id="270" from="dst" to="dst_addr_51" fromId="176" toId="56">
</dataflow>
<dataflow id="271" from="StgValue_187" to="dst_addr_51" fromId="187" toId="56">
</dataflow>
<dataflow id="272" from="StgValue_225" to="dst_addr_51" fromId="225" toId="56">
</dataflow>
<dataflow id="273" from="src_load_51" to="store_ln117" fromId="44" toId="57">
</dataflow>
<dataflow id="274" from="dst_addr_51" to="store_ln117" fromId="56" toId="57">
</dataflow>
<dataflow id="275" from="dst" to="dst_addr_52" fromId="176" toId="58">
</dataflow>
<dataflow id="276" from="StgValue_187" to="dst_addr_52" fromId="187" toId="58">
</dataflow>
<dataflow id="277" from="StgValue_238" to="dst_addr_52" fromId="238" toId="58">
</dataflow>
<dataflow id="278" from="src_load_52" to="store_ln117" fromId="47" toId="59">
</dataflow>
<dataflow id="279" from="dst_addr_52" to="store_ln117" fromId="58" toId="59">
</dataflow>
<dataflow id="280" from="clefia_s0_addr" to="z" fromId="51" toId="60">
</dataflow>
<dataflow id="281" from="clefia_s1_addr" to="z_22" fromId="54" toId="61">
</dataflow>
<dataflow id="282" from="xor_ln124_2" to="zext_ln152" fromId="46" toId="62">
</dataflow>
<dataflow id="283" from="clefia_s0" to="clefia_s0_addr_2" fromId="180" toId="63">
</dataflow>
<dataflow id="284" from="StgValue_187" to="clefia_s0_addr_2" fromId="187" toId="63">
</dataflow>
<dataflow id="285" from="zext_ln152" to="clefia_s0_addr_2" fromId="62" toId="63">
</dataflow>
<dataflow id="286" from="clefia_s0_addr_2" to="z_23" fromId="63" toId="64">
</dataflow>
<dataflow id="287" from="xor_ln124_34" to="zext_ln153" fromId="49" toId="65">
</dataflow>
<dataflow id="288" from="clefia_s1" to="clefia_s1_addr_2" fromId="181" toId="66">
</dataflow>
<dataflow id="289" from="StgValue_187" to="clefia_s1_addr_2" fromId="187" toId="66">
</dataflow>
<dataflow id="290" from="zext_ln153" to="clefia_s1_addr_2" fromId="65" toId="66">
</dataflow>
<dataflow id="291" from="clefia_s1_addr_2" to="z_24" fromId="66" toId="67">
</dataflow>
<dataflow id="293" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="292" toId="68">
</dataflow>
<dataflow id="294" from="z_22" to="tmp" fromId="61" toId="68">
</dataflow>
<dataflow id="296" from="StgValue_295" to="tmp" fromId="295" toId="68">
</dataflow>
<dataflow id="297" from="z_22" to="xor_ln132" fromId="61" toId="69">
</dataflow>
<dataflow id="299" from="StgValue_298" to="xor_ln132" fromId="298" toId="69">
</dataflow>
<dataflow id="300" from="tmp" to="select_ln131" fromId="68" toId="70">
</dataflow>
<dataflow id="301" from="xor_ln132" to="select_ln131" fromId="69" toId="70">
</dataflow>
<dataflow id="302" from="z_22" to="select_ln131" fromId="61" toId="70">
</dataflow>
<dataflow id="303" from="select_ln131" to="trunc_ln134" fromId="70" toId="71">
</dataflow>
<dataflow id="304" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_145" fromId="292" toId="72">
</dataflow>
<dataflow id="305" from="select_ln131" to="tmp_145" fromId="70" toId="72">
</dataflow>
<dataflow id="306" from="StgValue_295" to="tmp_145" fromId="295" toId="72">
</dataflow>
<dataflow id="308" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="307" toId="73">
</dataflow>
<dataflow id="309" from="trunc_ln134" to="x_assign_s" fromId="71" toId="73">
</dataflow>
<dataflow id="310" from="tmp_145" to="x_assign_s" fromId="72" toId="73">
</dataflow>
<dataflow id="311" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_154" fromId="292" toId="74">
</dataflow>
<dataflow id="312" from="z" to="tmp_154" fromId="60" toId="74">
</dataflow>
<dataflow id="313" from="StgValue_295" to="tmp_154" fromId="295" toId="74">
</dataflow>
<dataflow id="314" from="z" to="xor_ln132_70" fromId="60" toId="75">
</dataflow>
<dataflow id="315" from="StgValue_298" to="xor_ln132_70" fromId="298" toId="75">
</dataflow>
<dataflow id="316" from="tmp_154" to="select_ln131_70" fromId="74" toId="76">
</dataflow>
<dataflow id="317" from="xor_ln132_70" to="select_ln131_70" fromId="75" toId="76">
</dataflow>
<dataflow id="318" from="z" to="select_ln131_70" fromId="60" toId="76">
</dataflow>
<dataflow id="319" from="select_ln131_70" to="trunc_ln134_70" fromId="76" toId="77">
</dataflow>
<dataflow id="320" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_155" fromId="292" toId="78">
</dataflow>
<dataflow id="321" from="select_ln131_70" to="tmp_155" fromId="76" toId="78">
</dataflow>
<dataflow id="322" from="StgValue_295" to="tmp_155" fromId="295" toId="78">
</dataflow>
<dataflow id="323" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_31" fromId="307" toId="79">
</dataflow>
<dataflow id="324" from="trunc_ln134_70" to="x_assign_31" fromId="77" toId="79">
</dataflow>
<dataflow id="325" from="tmp_155" to="x_assign_31" fromId="78" toId="79">
</dataflow>
<dataflow id="326" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_156" fromId="292" toId="80">
</dataflow>
<dataflow id="327" from="select_ln131_70" to="tmp_156" fromId="76" toId="80">
</dataflow>
<dataflow id="329" from="StgValue_328" to="tmp_156" fromId="328" toId="80">
</dataflow>
<dataflow id="330" from="x_assign_31" to="xor_ln132_71" fromId="79" toId="81">
</dataflow>
<dataflow id="331" from="StgValue_298" to="xor_ln132_71" fromId="298" toId="81">
</dataflow>
<dataflow id="332" from="tmp_156" to="select_ln131_71" fromId="80" toId="82">
</dataflow>
<dataflow id="333" from="xor_ln132_71" to="select_ln131_71" fromId="81" toId="82">
</dataflow>
<dataflow id="334" from="x_assign_31" to="select_ln131_71" fromId="79" toId="82">
</dataflow>
<dataflow id="335" from="select_ln131_71" to="trunc_ln134_71" fromId="82" toId="83">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_157" fromId="292" toId="84">
</dataflow>
<dataflow id="337" from="select_ln131_71" to="tmp_157" fromId="82" toId="84">
</dataflow>
<dataflow id="338" from="StgValue_295" to="tmp_157" fromId="295" toId="84">
</dataflow>
<dataflow id="339" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_158" fromId="292" toId="85">
</dataflow>
<dataflow id="340" from="select_ln131" to="tmp_158" fromId="70" toId="85">
</dataflow>
<dataflow id="341" from="StgValue_328" to="tmp_158" fromId="328" toId="85">
</dataflow>
<dataflow id="342" from="x_assign_s" to="xor_ln132_72" fromId="73" toId="86">
</dataflow>
<dataflow id="343" from="StgValue_298" to="xor_ln132_72" fromId="298" toId="86">
</dataflow>
<dataflow id="344" from="tmp_158" to="select_ln131_72" fromId="85" toId="87">
</dataflow>
<dataflow id="345" from="xor_ln132_72" to="select_ln131_72" fromId="86" toId="87">
</dataflow>
<dataflow id="346" from="x_assign_s" to="select_ln131_72" fromId="73" toId="87">
</dataflow>
<dataflow id="347" from="select_ln131_72" to="trunc_ln134_72" fromId="87" toId="88">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_159" fromId="292" toId="89">
</dataflow>
<dataflow id="349" from="select_ln131_72" to="tmp_159" fromId="87" toId="89">
</dataflow>
<dataflow id="350" from="StgValue_295" to="tmp_159" fromId="295" toId="89">
</dataflow>
<dataflow id="351" from="clefia_s0_addr_2" to="z_23" fromId="63" toId="90">
</dataflow>
<dataflow id="352" from="clefia_s1_addr_2" to="z_24" fromId="66" toId="91">
</dataflow>
<dataflow id="353" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_146" fromId="292" toId="92">
</dataflow>
<dataflow id="354" from="z_23" to="tmp_146" fromId="90" toId="92">
</dataflow>
<dataflow id="355" from="StgValue_295" to="tmp_146" fromId="295" toId="92">
</dataflow>
<dataflow id="356" from="z_23" to="xor_ln132_66" fromId="90" toId="93">
</dataflow>
<dataflow id="357" from="StgValue_298" to="xor_ln132_66" fromId="298" toId="93">
</dataflow>
<dataflow id="358" from="tmp_146" to="select_ln131_66" fromId="92" toId="94">
</dataflow>
<dataflow id="359" from="xor_ln132_66" to="select_ln131_66" fromId="93" toId="94">
</dataflow>
<dataflow id="360" from="z_23" to="select_ln131_66" fromId="90" toId="94">
</dataflow>
<dataflow id="361" from="select_ln131_66" to="trunc_ln134_66" fromId="94" toId="95">
</dataflow>
<dataflow id="362" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_147" fromId="292" toId="96">
</dataflow>
<dataflow id="363" from="select_ln131_66" to="tmp_147" fromId="94" toId="96">
</dataflow>
<dataflow id="364" from="StgValue_295" to="tmp_147" fromId="295" toId="96">
</dataflow>
<dataflow id="365" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_29" fromId="307" toId="97">
</dataflow>
<dataflow id="366" from="trunc_ln134_66" to="x_assign_29" fromId="95" toId="97">
</dataflow>
<dataflow id="367" from="tmp_147" to="x_assign_29" fromId="96" toId="97">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_148" fromId="292" toId="98">
</dataflow>
<dataflow id="369" from="select_ln131_66" to="tmp_148" fromId="94" toId="98">
</dataflow>
<dataflow id="370" from="StgValue_328" to="tmp_148" fromId="328" toId="98">
</dataflow>
<dataflow id="371" from="x_assign_29" to="xor_ln132_67" fromId="97" toId="99">
</dataflow>
<dataflow id="372" from="StgValue_298" to="xor_ln132_67" fromId="298" toId="99">
</dataflow>
<dataflow id="373" from="tmp_148" to="select_ln131_67" fromId="98" toId="100">
</dataflow>
<dataflow id="374" from="xor_ln132_67" to="select_ln131_67" fromId="99" toId="100">
</dataflow>
<dataflow id="375" from="x_assign_29" to="select_ln131_67" fromId="97" toId="100">
</dataflow>
<dataflow id="376" from="select_ln131_67" to="trunc_ln134_67" fromId="100" toId="101">
</dataflow>
<dataflow id="377" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_149" fromId="292" toId="102">
</dataflow>
<dataflow id="378" from="select_ln131_67" to="tmp_149" fromId="100" toId="102">
</dataflow>
<dataflow id="379" from="StgValue_295" to="tmp_149" fromId="295" toId="102">
</dataflow>
<dataflow id="380" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_150" fromId="292" toId="103">
</dataflow>
<dataflow id="381" from="z_24" to="tmp_150" fromId="91" toId="103">
</dataflow>
<dataflow id="382" from="StgValue_295" to="tmp_150" fromId="295" toId="103">
</dataflow>
<dataflow id="383" from="z_24" to="xor_ln132_68" fromId="91" toId="104">
</dataflow>
<dataflow id="384" from="StgValue_298" to="xor_ln132_68" fromId="298" toId="104">
</dataflow>
<dataflow id="385" from="tmp_150" to="select_ln131_68" fromId="103" toId="105">
</dataflow>
<dataflow id="386" from="xor_ln132_68" to="select_ln131_68" fromId="104" toId="105">
</dataflow>
<dataflow id="387" from="z_24" to="select_ln131_68" fromId="91" toId="105">
</dataflow>
<dataflow id="388" from="select_ln131_68" to="trunc_ln134_68" fromId="105" toId="106">
</dataflow>
<dataflow id="389" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_151" fromId="292" toId="107">
</dataflow>
<dataflow id="390" from="select_ln131_68" to="tmp_151" fromId="105" toId="107">
</dataflow>
<dataflow id="391" from="StgValue_295" to="tmp_151" fromId="295" toId="107">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_30" fromId="307" toId="108">
</dataflow>
<dataflow id="393" from="trunc_ln134_68" to="x_assign_30" fromId="106" toId="108">
</dataflow>
<dataflow id="394" from="tmp_151" to="x_assign_30" fromId="107" toId="108">
</dataflow>
<dataflow id="395" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_152" fromId="292" toId="109">
</dataflow>
<dataflow id="396" from="select_ln131_68" to="tmp_152" fromId="105" toId="109">
</dataflow>
<dataflow id="397" from="StgValue_328" to="tmp_152" fromId="328" toId="109">
</dataflow>
<dataflow id="398" from="x_assign_30" to="xor_ln132_69" fromId="108" toId="110">
</dataflow>
<dataflow id="399" from="StgValue_298" to="xor_ln132_69" fromId="298" toId="110">
</dataflow>
<dataflow id="400" from="tmp_152" to="select_ln131_69" fromId="109" toId="111">
</dataflow>
<dataflow id="401" from="xor_ln132_69" to="select_ln131_69" fromId="110" toId="111">
</dataflow>
<dataflow id="402" from="x_assign_30" to="select_ln131_69" fromId="108" toId="111">
</dataflow>
<dataflow id="403" from="select_ln131_69" to="trunc_ln134_69" fromId="111" toId="112">
</dataflow>
<dataflow id="404" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_153" fromId="292" toId="113">
</dataflow>
<dataflow id="405" from="select_ln131_69" to="tmp_153" fromId="111" toId="113">
</dataflow>
<dataflow id="406" from="StgValue_295" to="tmp_153" fromId="295" toId="113">
</dataflow>
<dataflow id="407" from="src" to="src_addr_53" fromId="177" toId="114">
</dataflow>
<dataflow id="408" from="StgValue_187" to="src_addr_53" fromId="187" toId="114">
</dataflow>
<dataflow id="410" from="StgValue_409" to="src_addr_53" fromId="409" toId="114">
</dataflow>
<dataflow id="411" from="src_addr_53" to="src_load_53" fromId="114" toId="115">
</dataflow>
<dataflow id="412" from="src" to="src_addr_54" fromId="177" toId="116">
</dataflow>
<dataflow id="413" from="StgValue_187" to="src_addr_54" fromId="187" toId="116">
</dataflow>
<dataflow id="415" from="StgValue_414" to="src_addr_54" fromId="414" toId="116">
</dataflow>
<dataflow id="416" from="src_addr_54" to="src_load_54" fromId="116" toId="117">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_s" fromId="307" toId="118">
</dataflow>
<dataflow id="418" from="trunc_ln134_67" to="or_ln134_s" fromId="101" toId="118">
</dataflow>
<dataflow id="419" from="tmp_149" to="or_ln134_s" fromId="102" toId="118">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_7" fromId="307" toId="119">
</dataflow>
<dataflow id="421" from="trunc_ln134_69" to="or_ln134_7" fromId="112" toId="119">
</dataflow>
<dataflow id="422" from="tmp_153" to="or_ln134_7" fromId="113" toId="119">
</dataflow>
<dataflow id="423" from="dst" to="dst_addr_53" fromId="176" toId="120">
</dataflow>
<dataflow id="424" from="StgValue_187" to="dst_addr_53" fromId="187" toId="120">
</dataflow>
<dataflow id="425" from="StgValue_409" to="dst_addr_53" fromId="409" toId="120">
</dataflow>
<dataflow id="426" from="src_addr_53" to="src_load_53" fromId="114" toId="121">
</dataflow>
<dataflow id="427" from="src_load_53" to="xor_ln124_140" fromId="121" toId="122">
</dataflow>
<dataflow id="428" from="x_assign_s" to="xor_ln124_140" fromId="73" toId="122">
</dataflow>
<dataflow id="429" from="xor_ln124_140" to="xor_ln124_141" fromId="122" toId="123">
</dataflow>
<dataflow id="430" from="z" to="xor_ln124_141" fromId="60" toId="123">
</dataflow>
<dataflow id="431" from="x_assign_30" to="xor_ln124_142" fromId="108" toId="124">
</dataflow>
<dataflow id="432" from="or_ln134_7" to="xor_ln124_142" fromId="119" toId="124">
</dataflow>
<dataflow id="433" from="xor_ln124_142" to="xor_ln124_143" fromId="124" toId="125">
</dataflow>
<dataflow id="434" from="or_ln134_s" to="xor_ln124_143" fromId="118" toId="125">
</dataflow>
<dataflow id="435" from="xor_ln124_143" to="xor_ln124_65" fromId="125" toId="126">
</dataflow>
<dataflow id="436" from="xor_ln124_141" to="xor_ln124_65" fromId="123" toId="126">
</dataflow>
<dataflow id="437" from="xor_ln124_65" to="store_ln124" fromId="126" toId="127">
</dataflow>
<dataflow id="438" from="dst_addr_53" to="store_ln124" fromId="120" toId="127">
</dataflow>
<dataflow id="439" from="dst" to="dst_addr_54" fromId="176" toId="128">
</dataflow>
<dataflow id="440" from="StgValue_187" to="dst_addr_54" fromId="187" toId="128">
</dataflow>
<dataflow id="441" from="StgValue_414" to="dst_addr_54" fromId="414" toId="128">
</dataflow>
<dataflow id="442" from="src_addr_54" to="src_load_54" fromId="116" toId="129">
</dataflow>
<dataflow id="443" from="src_load_54" to="xor_ln124_144" fromId="129" toId="130">
</dataflow>
<dataflow id="444" from="x_assign_31" to="xor_ln124_144" fromId="79" toId="130">
</dataflow>
<dataflow id="445" from="xor_ln124_144" to="xor_ln124_145" fromId="130" toId="131">
</dataflow>
<dataflow id="446" from="z_22" to="xor_ln124_145" fromId="61" toId="131">
</dataflow>
<dataflow id="447" from="or_ln134_s" to="xor_ln124_146" fromId="118" toId="132">
</dataflow>
<dataflow id="448" from="or_ln134_7" to="xor_ln124_146" fromId="119" toId="132">
</dataflow>
<dataflow id="449" from="xor_ln124_146" to="xor_ln124_147" fromId="132" toId="133">
</dataflow>
<dataflow id="450" from="x_assign_29" to="xor_ln124_147" fromId="97" toId="133">
</dataflow>
<dataflow id="451" from="xor_ln124_147" to="xor_ln124_66" fromId="133" toId="134">
</dataflow>
<dataflow id="452" from="xor_ln124_145" to="xor_ln124_66" fromId="131" toId="134">
</dataflow>
<dataflow id="453" from="xor_ln124_66" to="store_ln124" fromId="134" toId="135">
</dataflow>
<dataflow id="454" from="dst_addr_54" to="store_ln124" fromId="128" toId="135">
</dataflow>
<dataflow id="455" from="src" to="src_addr_55" fromId="177" toId="136">
</dataflow>
<dataflow id="456" from="StgValue_187" to="src_addr_55" fromId="187" toId="136">
</dataflow>
<dataflow id="458" from="StgValue_457" to="src_addr_55" fromId="457" toId="136">
</dataflow>
<dataflow id="459" from="src_addr_55" to="src_load_55" fromId="136" toId="137">
</dataflow>
<dataflow id="460" from="src" to="src_addr_56" fromId="177" toId="138">
</dataflow>
<dataflow id="461" from="StgValue_187" to="src_addr_56" fromId="187" toId="138">
</dataflow>
<dataflow id="463" from="StgValue_462" to="src_addr_56" fromId="462" toId="138">
</dataflow>
<dataflow id="464" from="src_addr_56" to="src_load_56" fromId="138" toId="139">
</dataflow>
<dataflow id="465" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_8" fromId="307" toId="140">
</dataflow>
<dataflow id="466" from="trunc_ln134_71" to="or_ln134_8" fromId="83" toId="140">
</dataflow>
<dataflow id="467" from="tmp_157" to="or_ln134_8" fromId="84" toId="140">
</dataflow>
<dataflow id="468" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="307" toId="141">
</dataflow>
<dataflow id="469" from="trunc_ln134_72" to="or_ln" fromId="88" toId="141">
</dataflow>
<dataflow id="470" from="tmp_159" to="or_ln" fromId="89" toId="141">
</dataflow>
<dataflow id="471" from="dst" to="dst_addr_55" fromId="176" toId="142">
</dataflow>
<dataflow id="472" from="StgValue_187" to="dst_addr_55" fromId="187" toId="142">
</dataflow>
<dataflow id="473" from="StgValue_457" to="dst_addr_55" fromId="457" toId="142">
</dataflow>
<dataflow id="474" from="src_addr_55" to="src_load_55" fromId="136" toId="143">
</dataflow>
<dataflow id="475" from="src_load_55" to="xor_ln124_148" fromId="143" toId="144">
</dataflow>
<dataflow id="476" from="x_assign_s" to="xor_ln124_148" fromId="73" toId="144">
</dataflow>
<dataflow id="477" from="xor_ln124_148" to="xor_ln124_149" fromId="144" toId="145">
</dataflow>
<dataflow id="478" from="z_23" to="xor_ln124_149" fromId="90" toId="145">
</dataflow>
<dataflow id="479" from="or_ln" to="xor_ln124_150" fromId="141" toId="146">
</dataflow>
<dataflow id="480" from="x_assign_30" to="xor_ln124_150" fromId="108" toId="146">
</dataflow>
<dataflow id="481" from="xor_ln124_150" to="xor_ln124_151" fromId="146" toId="147">
</dataflow>
<dataflow id="482" from="or_ln134_8" to="xor_ln124_151" fromId="140" toId="147">
</dataflow>
<dataflow id="483" from="xor_ln124_151" to="xor_ln124_67" fromId="147" toId="148">
</dataflow>
<dataflow id="484" from="xor_ln124_149" to="xor_ln124_67" fromId="145" toId="148">
</dataflow>
<dataflow id="485" from="xor_ln124_67" to="store_ln124" fromId="148" toId="149">
</dataflow>
<dataflow id="486" from="dst_addr_55" to="store_ln124" fromId="142" toId="149">
</dataflow>
<dataflow id="487" from="dst" to="dst_addr_56" fromId="176" toId="150">
</dataflow>
<dataflow id="488" from="StgValue_187" to="dst_addr_56" fromId="187" toId="150">
</dataflow>
<dataflow id="489" from="StgValue_462" to="dst_addr_56" fromId="462" toId="150">
</dataflow>
<dataflow id="490" from="src_addr_56" to="src_load_56" fromId="138" toId="151">
</dataflow>
<dataflow id="491" from="src_load_56" to="xor_ln124_152" fromId="151" toId="152">
</dataflow>
<dataflow id="492" from="or_ln134_8" to="xor_ln124_152" fromId="140" toId="152">
</dataflow>
<dataflow id="493" from="xor_ln124_152" to="xor_ln124_153" fromId="152" toId="153">
</dataflow>
<dataflow id="494" from="z_24" to="xor_ln124_153" fromId="91" toId="153">
</dataflow>
<dataflow id="495" from="or_ln" to="xor_ln124_154" fromId="141" toId="154">
</dataflow>
<dataflow id="496" from="x_assign_29" to="xor_ln124_154" fromId="97" toId="154">
</dataflow>
<dataflow id="497" from="xor_ln124_154" to="xor_ln124_155" fromId="154" toId="155">
</dataflow>
<dataflow id="498" from="x_assign_31" to="xor_ln124_155" fromId="79" toId="155">
</dataflow>
<dataflow id="499" from="xor_ln124_155" to="xor_ln124_68" fromId="155" toId="156">
</dataflow>
<dataflow id="500" from="xor_ln124_153" to="xor_ln124_68" fromId="153" toId="156">
</dataflow>
<dataflow id="501" from="xor_ln124_68" to="store_ln124" fromId="156" toId="157">
</dataflow>
<dataflow id="502" from="dst_addr_56" to="store_ln124" fromId="150" toId="157">
</dataflow>
</dataflows>


</stg>
