Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sun Jul 18 22:06:38 2021
| Host             : DESKTOP-QJ470F8 running 64-bit major release  (build 9200)
| Command          : report_power -file vga_example_power_routed.rpt -pb vga_example_power_summary_routed.pb -rpx vga_example_power_routed.rpx
| Design           : vga_example
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.228        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.156        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        6 |       --- |             --- |
| Slice Logic             |     0.008 |     2361 |       --- |             --- |
|   LUT as Logic          |     0.007 |     1169 |     20800 |            5.62 |
|   CARRY4                |    <0.001 |      204 |      8150 |            2.50 |
|   Register              |    <0.001 |      672 |     41600 |            1.62 |
|   F7/F8 Muxes           |    <0.001 |       13 |     32600 |            0.04 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        2 |      9600 |            0.02 |
|   Others                |     0.000 |       34 |       --- |             --- |
| Signals                 |     0.009 |     2094 |       --- |             --- |
| Block RAM               |     0.002 |        2 |        50 |            4.00 |
| MMCM                    |     0.121 |        1 |         5 |           20.00 |
| DSPs                    |     0.001 |        4 |        90 |            4.44 |
| I/O                     |     0.009 |       19 |       106 |           17.92 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.228 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.026 |      0.010 |
| Vccaux    |       1.800 |     0.080 |       0.067 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------+-----------------+
| Clock               | Domain                                | Constraint (ns) |
+---------------------+---------------------------------------+-----------------+
| clk                 | clk                                   |            10.0 |
| clk100Mhz_clk_wiz_0 | my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0 |            10.0 |
| clk65Mhz_clk_wiz_0  | my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0  |            15.4 |
| clkfbout_clk_wiz_0  | my_clk_wiz_0/inst/clkfbout_clk_wiz_0  |            10.0 |
+---------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| vga_example           |     0.156 |
|   my_MouseCtl         |     0.005 |
|     Inst_Ps2Interface |     0.002 |
|   my_MouseDisplay     |    <0.001 |
|   my_clk_wiz_0        |     0.121 |
|     inst              |     0.121 |
|   my_delay_ch         |    <0.001 |
|   my_dff              |    <0.001 |
|   my_draw_background  |    <0.001 |
|   my_draw_react       |     0.002 |
|     my_dff_image_1    |    <0.001 |
|     my_dff_image_2    |    <0.001 |
|   my_draw_rect_char   |    <0.001 |
|     my_delay_h_v      |    <0.001 |
|   my_draw_rect_ctl    |     0.015 |
|   my_font_rom         |    <0.001 |
|   my_image_rom        |     0.002 |
|   my_lock_reset       |    <0.001 |
|   my_timing           |    <0.001 |
|   ps2_clk_IOBUF_inst  |     0.000 |
|   ps2_data_IOBUF_inst |     0.000 |
+-----------------------+-----------+


