$date
	Wed Apr  9 10:29:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_jk_flipflop $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qn $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5000
1#
#10000
0#
1%
#15000
1!
0"
1#
#20000
0#
0%
1$
#25000
0!
1"
1#
#30000
0#
1%
#35000
1!
0"
1#
#40000
0#
0%
0$
#45000
1#
#50000
0#
1%
1$
#55000
0!
1"
1#
#60000
0#
