from attrs import define, field
from collections import OrderedDict
from typing import List, Dict, Set
import numpy as np
import copy
import networkx as nx
import parse
from abc import ABC, abstractmethod
import qubitconfig.qchip as qc
import logging
import distproc.hwconfig as hw
import distproc.ir.instructions as iri
from distproc.ir.ir import Pass, CoreScoper, QubitScoper, IRProgram

class FlattenProgram(Pass):
    """
    Generates an intermediate representation with control flow resolved into simple 
    conditional jump statements. This function is recursive to allow for nested control 
    flow structures.

    Instruction format is the same as compiler input, with the following modifications:

    branch instruction:

        {'name': 'branch_fproc', alu_cond: <'le' or 'ge' or 'eq'>, 'cond_lhs': <var or ival>, 
            'func_id': function_id, 'scope': <list_of_qubits>,
            'true': [instruction_list_true], 'false': [instruction_list_false]}
    becomes:

        {'name': 'jump_fproc', alu_cond: <'le' or 'ge' or 'eq'>, 'cond_lhs': <var or ival>, 
            'func_id': function_id, 'scope': <list_of_qubits> 'jump_label': <jump_label_true>}
        [instruction_list_false]
        {'name': 'jump_i', 'jump_label': <jump_label_end>}
        {'name': 'jump_label',  'label': <jump_label_true>}
        [instruction_list_true]
        {'name': 'jump_label',  'label': <jump_label_end>}

    for 'branch_var', 'jump_fproc' becomes 'jump_cond', and 'func_id' is replaced with 'cond_rhs'

    .....

    loop:

        {'name': 'loop', 'cond_lhs': <reg or ival>, 'cond_rhs': var_name, 'scope': <list_of_qubits>, 
            'alu_cond': <'le' or 'ge' or 'eq'>, 'body': [instruction_list]}

    becomes:

        {'name': 'jump_label', 'label': <loop_label>}
        {'name': 'barrier', 'scope': <list_of_qubits>}
        [instruction_list]
        {'name': 'loop_end', 'scope': <list_of_qubits>, 'loop_label': <loop_label>}
        {'name': 'jump_cond', 'cond_lhs': <reg or ival>, 'cond_rhs': var_name, 'scope': <list_of_qubits>,
         'jump_label': <loop_label>, 'jump_type': 'loopctrl'}
    """

    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):
        assert len(ir_prog.control_flow_graph.nodes) == 1
        blockname = list(ir_prog.control_flow_graph.nodes)[0]
        instructions = ir_prog.control_flow_graph.nodes[blockname]['instructions']

        ir_prog.control_flow_graph.nodes[blockname]['instructions'] = self._flatten_control_flow(instructions)

    def _flatten_control_flow(self, program, label_prefix=''):
        flattened_program = []
        branchind = 0
        blockind = 0
        for i, statement in enumerate(program):
            # statement = copy.deepcopy(statement)
            if statement.name in ['branch_fproc', 'branch_var']:
                falseblock = statement.false
                trueblock = statement.true

                jump_label_true = '{}true_{}'.format(label_prefix, branchind)
                jump_label_false = '{}false_{}'.format(label_prefix, branchind)
                jump_label_end = '{}end_{}'.format(label_prefix, branchind)
    
                flattened_trueblock = self._flatten_control_flow(trueblock, label_prefix=f'{jump_label_true}_')
                flattened_falseblock = self._flatten_control_flow(falseblock, label_prefix=f'{jump_label_false}_')
     
                if statement.name == 'branch_fproc':
                    jump_statement = iri.JumpFproc(alu_cond=statement.alu_cond, cond_lhs=statement.cond_lhs, 
                                                   func_id=statement.func_id, scope=statement.scope, jump_label=None)
                else:
                    jump_statement = iri.JumpCond(alu_cond=statement.alu_cond, cond_lhs=statement.cond_lhs, 
                                                   cond_rhs=statement.cond_rhs, scope=statement.scope, jump_label=None)

    
                if len(flattened_trueblock) > 0:
                    jump_statement.jump_label = jump_label_true
                else:
                    jump_statement.jump_label = jump_label_end
    
                flattened_program.append(jump_statement)
    
                flattened_falseblock.insert(0, iri.JumpLabel(label=jump_label_false, scope=statement.scope))
                flattened_falseblock.append(iri.JumpI(jump_label=jump_label_end, scope=statement.scope))
                flattened_program.extend(flattened_falseblock)
    
                if len(flattened_trueblock) > 0:
                    flattened_trueblock.insert(0, iri.JumpLabel(label=jump_label_true, scope=statement.scope))
                flattened_program.extend(flattened_trueblock)
                flattened_program.append(iri.JumpLabel(label=jump_label_end, scope=statement.scope))
    
                branchind += 1
    
            elif statement.name == 'loop':
                body = statement.body
                flattened_body = self._flatten_control_flow(body, label_prefix='loop_body_'+label_prefix)
                loop_label = '{}loop_{}_loopctrl'.format(label_prefix, branchind)
    
                flattened_program.append(iri.JumpLabel(label=loop_label, scope=statement.scope))
                flattened_program.append(iri.Barrier(qubit=statement.scope))
                flattened_program.extend(flattened_body)
                flattened_program.append(iri.LoopEnd(loop_label=loop_label, scope=statement.scope))
                flattened_program.append(iri.JumpCond(cond_lhs=statement.cond_lhs, cond_rhs=statement.cond_rhs, 
                                          alu_cond=statement.alu_cond, jump_label=loop_label, scope=statement.scope,
                                          jump_type='loopctrl'))
                branchind += 1
    
            elif statement.name == 'alu_op':
                statement = statement.copy()

            elif statement.name == 'block':
                flattened_program.append(iri._BlockStart(scope=statement.scope))
                flattened_program.extend(self._flatten_control_flow(statement.body, label_prefix=f'block{blockind}_body_{label_prefix}'))
                flattened_program.append(iri._BlockEnd())
                blockind += 1
    
            else:
                flattened_program.append(statement)
    
        return flattened_program


class MakeBasicBlocks(Pass):
    """
    Makes basic blocks out of a flattened IR program. FlattenProgram pass MUST be run first 
    (i.e. no branch_x statements allowed, only jumps)
    """
    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):
        """
        Splits the source into basic blocks; source order is preserved using the ind
        attribute in each node
        """
        assert len(ir_prog.control_flow_graph.nodes) == 1

        # assume whole program is in first (and only) node, break it out
        init_nodename = list(ir_prog.control_flow_graph.nodes)[0]
        full_program = ir_prog.control_flow_graph.nodes[init_nodename]['instructions']
        ir_prog.control_flow_graph.remove_node(init_nodename)

        blockname_ind = 1 # used to index blocks named block_i
        block_ind = 0
        cur_block = []
        cur_blockname = 'block_0'

        block_terminators = ['jump_fproc', 'jump_cond', 'jump_label', 'block_start', 'block_end']

        for i, statement in enumerate(full_program):
            if statement.name in block_terminators:
                if len(cur_block) > 0:
                    assert cur_blockname not in ir_prog.control_flow_graph.nodes
                    ir_prog.control_flow_graph.add_node(cur_blockname, instructions=cur_block, ind=block_ind)
                    block_ind += 1
                    cur_block = []

                if statement.name in ['jump_fproc', 'jump_cond']:
                    ctrl_blockname = '{}_ctrl'.format(cur_blockname)
                    ir_prog.control_flow_graph.add_node(ctrl_blockname, instructions=[statement], ind=block_ind)
                    block_ind += 1
                    cur_blockname = 'block_{}'.format(blockname_ind)
                    blockname_ind += 1
                    cur_block = []

                # elif statement.name == 'jump_i':
                #     ir_prog.control_flow_graph.add_node(ctrl_blockname, instructions=[statement], ind=block_ind)

                elif statement.name == 'jump_label':
                    cur_block = [statement]
                    cur_blockname = statement.label

                elif statement.name == 'block_start':
                    cur_blockname = f'block_{blockname_ind}'
                    cur_block = [statement]
                    blockname_ind += 1

                elif statement.name == 'block_end':
                    cur_blockname = f'block_{blockname_ind}'
                    blockname_ind += 1
                    if i + 1 < len(full_program) and full_program[i + 1].name not in block_terminators:
                        logging.getLogger(__name__).warning(f'instr: {i+1}: implicit declaration of new basic block; '\
                                                            f'consider using Block instruction')
            
            elif statement.name in ['branch_fproc', 'branch_var', 'loop', 'block']:
                raise Exception(f'{statement}: {statement.name} not allowed; must flatten all control flow before '
                                'forming blocks')
            else:
                if statement.name == 'jump_i':
                    assert full_program[i + 1].name == 'jump_label'
                cur_block.append(statement)


        ir_prog.control_flow_graph.add_node(cur_blockname, instructions=cur_block, ind=block_ind)

        for node in tuple(ir_prog.control_flow_graph.nodes):
            if ir_prog.control_flow_graph.nodes[node]['instructions'] == []:
                ir_prog.control_flow_graph.remove_node(node)

class ScopeControlFlow(Pass):
    """
    Scope Branch and Loop statements; must be run *before* FlattenProgram. Still 
    *experimental*, use at your own risk. When in doubt just scope manually.
    """
    def __init__(self, qubit_scoper: QubitScoper):
        self._scoper = qubit_scoper

    def run_pass(self, ir_prog):
        blockname = list(ir_prog.control_flow_graph.nodes)[0]
        instructions = ir_prog.control_flow_graph.nodes[blockname]['instructions']
        self.scope_body(instructions)
        
    def scope_body(self, instructions: List) -> set:
        scope = set()
        for instr in instructions:
            if instr.name in ['branch_fproc', 'branch_var', 'loop']:
                if instr.name == 'loop':
                    child_scope = self.scope_body(instr.body)
                else:
                    true_scope = self.scope_body(instr.true)
                    false_scope = self.scope_body(instr.false)
                    child_scope = true_scope.union(false_scope)

                if instr.scope is not None:
                    instr_scope = instr.scope if self._scoper is None else self._scoper.get_scope(instr.scope)
                    instr.scope = instr_scope.union(child_scope)
                else:
                    instr.scope = child_scope
                scope = scope.union(instr.scope)
            
            elif hasattr(instr, 'scope') and instr.scope is not None:
                instr_scope = instr.scope if self._scoper is None else self._scoper.get_scope(instr.scope)
                scope = scope.union(instr_scope)
            elif hasattr(instr, 'qubit') and instr.qubit is not None:
                instr_scope = self._scoper.get_scope(instr.qubit)
                scope = scope.union(instr_scope)
            elif hasattr(instr, 'dest'):
                scope = scope.union({instr.dest})

        return scope 


class ScopeProgram(Pass):
    """
    Determines the scope of all basic blocks in the program graph. For instructions
    with a 'qubit' attribute, scope is determined using the 'qubit_grouping' 
    argument

    Effects:

      - sets the `scope` attibute for all of the nodes
      - converts any qubits to lists of channels, store in scope attribute
        of instructions
    """

    def __init__(self, qubit_scoper: QubitScoper, rescope_barriers_and_delays=True):
        """
        Parameters
        ----------
            qubit_grouping : tuple
                tuple of channels scoped to a qubit. Qubits are specified 
                using format strings with a 'qubit' attribute, for example:
                    ('{qubit}.qdrv', '{qubit}.rdrv', '{qubit}.rdlo')
                forms a valid qubit grouping of channels that will be scoped to 
                'qubit'
        """
        self._scoper = qubit_scoper
        self._rescope = rescope_barriers_and_delays

    def run_pass(self, ir_prog):
        for node in ir_prog.blocks:
            block = ir_prog.blocks[node]['instructions']
            scope = set()
            i = 0
            while i < len(block):
                instr = block[i]
                if hasattr(instr, 'scope') and instr.scope is not None:
                    instr_scope = instr.scope if self._scoper is None else self._scoper.get_scope(instr.scope)
                    instr.scope = instr_scope
                    scope = scope.union(instr_scope)
                elif hasattr(instr, 'qubit') and instr.qubit is not None:
                    instr_scope = self._scoper.get_scope(instr.qubit)
                    instr.scope = instr_scope
                    scope = scope.union(instr_scope)
                elif hasattr(instr, 'dest'):
                    scope = scope.union({instr.dest})

                if instr.name == 'block_start':
                    if instr.scope is not None: 
                        scope = scope.union(instr.scope)
                    block.pop(i)
                    i -= 1

                i += 1
    
            ir_prog.control_flow_graph.nodes[node]['scope'] = scope

        if self._rescope:
            self._rescope_barriers_and_delays(ir_prog)

    def _rescope_barriers_and_delays(self, ir_prog: IRProgram):
        for node in ir_prog.blocks:
            block = ir_prog.blocks[node]['instructions']
            for instr in block:
                if instr.name == 'barrier' or instr.name == 'delay' or instr.name == 'idle':
                    if instr.scope is None:
                        instr.scope = ir_prog.scope
                        ir_prog.blocks[node]['scope'] = ir_prog.scope

class RegisterVarsAndFreqs(Pass):
    """
    Register frequencies and variables into the ir program. Both explicitly 
    declared frequencies and Pulse instruction frequencies are registered. If
    a qchip is provided, Pulse instruction frequencies can be referenced to any
    qchip freq.

    Note that frequencies used/defined in Gate instructions are NOT registered here
    but are registered in the ResolveGates pass.

    Also scopes ALU instructions that use vars (todo: consider breaking this out), 
    according to the declared scope of input/output variables.
    """

    def __init__(self, qchip: qc.QChip = None):
        self._qchip = qchip

    def run_pass(self, ir_prog: IRProgram):
        for node in ir_prog.blocks:
            for instr in ir_prog.blocks[node]['instructions']:
                if instr.name == 'declare_freq':
                    freqname = instr.freqname if instr.freqname is not None else instr.freq
                    ir_prog.register_freq(freqname, instr.freq)
                elif instr.name == 'declare':
                    ir_prog.register_var(instr.var, instr.scope, instr.dtype)
                elif instr.name == 'pulse':
                    if instr.freq not in ir_prog.freqs.keys() and instr.freq not in ir_prog.vars.keys():
                        if isinstance(instr.freq, str):
                            if self._qchip is None:
                                raise Exception(f'Undefined reference to freq {instr.freq}; no QChip\
                                        object provided')
                            ir_prog.register_freq(instr.freq, self._qchip.get_qubit_freq(instr.freq))
                        else:
                            ir_prog.register_freq(instr.freq, instr.freq)

                elif instr.name == 'alu':
                    if isinstance(instr.rhs, str):
                        instr.scope = ir_prog.vars[instr.rhs].scope.union(ir_prog.vars[instr.rhs].scope)
                    else:
                        instr.scope = ir_prog.vars[instr.rhs].scope
                    assert ir_prog.vars[instr.out].scope.issubset(instr.scope)

                elif instr.name == 'set_var' or instr.name == 'read_fproc':
                    instr.scope = ir_prog.vars[instr.var].scope

                elif instr.name == 'alu_fproc':
                    if isinstance(instr.lhs, str):
                        instr.scope = ir_prog.vars[instr.lhs].scope



class ResolveGates(Pass):
    """
    Resolves all Gate objects into constituent pulses, as determined by the 
    provided qchip object. 

    Effects:

      - convert Gate objects to:
          Barrier(scope of gate)
          Pulse0,
          Pulse1,
          Delay,
          etc
      - named frequencies (e.g. freq: 'Q2.freq') are registered into ir_prog.freqs
        according to the qchip object (e.g. ir_prog.freqs['Q2.freq'] = 4.322352e9), 
        and the 'freq' attribute of the resulting pulse preserves the name.
      - numerical freqs are registered in the same way
    """
    def __init__(self, qchip, qubit_scoper):
        self._qchip = qchip
        if qubit_scoper is None:
            raise Exception('qubit_grouping required for gate resolution')
        self._scoper = qubit_scoper
    
    def run_pass(self, ir_prog: IRProgram):
        for node in ir_prog.blocks:
            block = ir_prog.blocks[node]['instructions']

            i = 0
            while i < len(block):
                if isinstance(block[i], iri.Gate):
                    # remove gate instruction from block and decrement index
                    instr = block.pop(i)

                    gatename = ''.join(instr.qubit) + instr.name
                    gate = self._qchip.gates[gatename]
                    if instr.modi is not None:
                        gate = gate.get_updated_copy(instr.modi)
                    gate.dereference()

                    pulses = gate.get_pulses()

                    block.insert(i, iri.Barrier(scope=self._scoper.get_scope(instr.qubit)))
                    i += 1

                    for pulse in pulses:
                        if isinstance(pulse, qc.GatePulse):
                            if pulse.freqname is not None:
                                if pulse.freqname not in ir_prog.freqs.keys():
                                    ir_prog.register_freq(pulse.freqname, pulse.freq)
                                elif pulse.freq != ir_prog.freqs[pulse.freqname]:
                                    logging.getLogger(__name__).warning(f'{pulse.freqname} = {ir_prog.freqs[pulse.freqname]}\
                                                                        differs from qchip value: {pulse.freq}')
                                freq = pulse.freqname
                            else:
                                if pulse.freq not in ir_prog.freqs.keys():
                                    ir_prog.register_freq(pulse.freq, pulse.freq)
                                freq = pulse.freq
                            if pulse.t0 != 0:
                                # TODO: figure out how to resolve these t0s...
                                block.insert(i, iri.Delay(t=pulse.t0, scope={pulse.dest}))
                                i += 1

                            if pulse.dest not in ir_prog.blocks[node]['scope']:
                                ir_prog.blocks[node]['scope'].add(pulse.dest)

                            block.insert(i, iri.Pulse(freq=freq, phase=pulse.phase, amp=pulse.amp, env=pulse.env,
                                                  twidth=pulse.twidth, dest=pulse.dest, tag=gatename))
                            i += 1

                        elif isinstance(pulse, qc.VirtualZ):
                            block.insert(i, iri.VirtualZ(freq=pulse.global_freqname, phase=pulse.phase))
                            i += 1

                        else:
                            raise TypeError(f'invalid type {type(pulse)}')
                else:
                    i += 1 

class GenerateCFG(Pass):
    """
    Generate the control flow graph. Specifically, add directed edges between basic blocks
    encoded in ir_prog.control_flow_graph. Conditional jumps associated with loops are NOT
    included.
    """
    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):
        lastblock = {dest: None for dest in ir_prog.scope}
        for blockname in ir_prog.blocknames_by_ind:
            block = ir_prog.blocks[blockname]
            for dest in block['scope']:
                if lastblock[dest] is not None:
                    ir_prog.control_flow_graph.add_edge(lastblock[dest], blockname)

            if block['instructions'][-1].name in ['jump_fproc', 'jump_cond']:
                if block['instructions'][-1].jump_type != 'loopctrl': 
                    # we want to keep this a DAG, so exclude loops and treat them separately for scheduling
                    ir_prog.control_flow_graph.add_edge(blockname, block['instructions'][-1].jump_label)
                for dest in block['scope']:
                    lastblock[dest] = blockname
            elif block['instructions'][-1].name == 'jump_i':
                ir_prog.control_flow_graph.add_edge(blockname, block['instructions'][-1].jump_label)
                for dest in block['scope']:
                    lastblock[dest] = None
            else:
                for dest in block['scope']:
                    lastblock[dest] = blockname


class _DerivedPhaseTracker:
    """
    Resolving frame tracker updates when derived phases are involved
    """

    def __init__(self):
        self.derived_frames: Dict[str, List[iri._FrameComponent]] = {}
        self.primitive_framemap: Dict[str, List[iri._FrameComponent]] = {} # map from primitive frame to list of frames that derive it, along with coeff

    @property
    def primitive_frames(self) -> List:
        return self.primitive_framemap.keys()

    def get_dependent_frames(self, frame: str) -> Set[str]:
        framelist = {frame}
        if frame in self.derived_frames:
            framelist = framelist.union({f.name for f in self.derived_frames[frame]})
        elif frame in self.primitive_framemap:
            framelist = framelist.union({f.name for f in self.primitive_framemap[frame]})
        return framelist

    def register_frame(self, frame: str, components: List[iri._FrameComponent]) -> None:
        if frame in self.derived_frames.keys():
            raise Exception(f'frame {frame} already registered!')
        self.derived_frames[frame] = components
        logging.getLogger(__name__).debug(f'registering frame {frame} with components {components}')
        for component in components:
            if component.name in self.primitive_framemap.keys():
                self.primitive_framemap[component.name].append(iri._FrameComponent(frame, component.coefficient))
            else:
                self.primitive_framemap[component.name] = [iri._FrameComponent(frame, component.coefficient)]

    def increment_phase(self, frame: str, phase: float) -> Dict[str, float]:
        """
        Given a primitive frame `frame` (e.g. frequency name), propagate a phase increment
        (`phase`) through it + all derived frames. Return a dictionary of frames with corresponding
        phase updates.
        """
        phase_increments = {frame: phase}
        if frame in self.derived_frames:
            # norm = np.sqrt(np.sum([component.coefficient**2 for component in self.derived_frames]))
            norm = np.sum([np.abs(component.coefficient) for component in self.derived_frames[frame]])
            for component in self.derived_frames[frame]:
                phase_increments[component.name] = phase_increments.get(component.name, 0) \
                        + np.sign(component.coefficient)*phase/norm
        elif frame in self.primitive_frames:
            for derived_frame in self.primitive_framemap[frame]:
                phase_increments[derived_frame.name] = phase_increments.get(derived_frame.name, 0) + phase*derived_frame.coefficient

        return phase_increments


class ResolveHWVirtualZ(Pass):
    """
    Apply BindPhase instructions and resolve hardware (runtime) virtual-z gates.

    Effects:

      - turn all bound VirtualZ instructions into register operations
      - initialize bound vars to 0 (i.e. add SetVar instructions)
      - force all pulse phases using the bound frequency 
        to that register

    Run this BEFORE ResolveVirtualZ
    """
    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):
        derived_tracker = _DerivedPhaseTracker()
        #hw_zphase_bindings = {} #keyed by freqname, value is varname
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            instructions = ir_prog.blocks[nodename]['instructions']
            i = 0
            while i < len(instructions):
                instr = instructions[i]
                if instr.name == 'bind_phase':
                    #assert instr.var in ir_prog.vars.keys()
                    #hw_zphase_bindings[instr.freq] = instr.var
                    ir_prog.register_phase_binding(instr.freq, instr.var)
                    instructions.pop(i)
                    instructions.insert(i, iri.SetVar(value=0, var=instr.var, scope=ir_prog.vars[instr.var].scope))

                elif isinstance(instr, iri.DerivePhaseTracker):
                    derived_tracker.register_frame(instr.freq, instr.components) # don't pop these since we need it in the next pass

                elif isinstance(instr, iri.VirtualZ):
                    freqs = derived_tracker.get_dependent_frames(instr.freq)
                    if len(freqs.intersection(set(ir_prog.bound_zphase_freqs))) > 0:
                        phase_increments = derived_tracker.increment_phase(instr.freq, instr.phase)
                        for freq, phase in phase_increments.items():
                            if freq in ir_prog.bound_zphase_freqs:
                                if instr.scope is not None:
                                    assert set(instr.scope).issubset(ir_prog.vars[ir_prog.get_zphase_var(instr.freq)].scope)
                                alu_zgate = iri.Alu(op='add', lhs=phase, rhs=ir_prog.get_zphase_var(freq),
                                                    out=ir_prog.get_zphase_var(freq), 
                                                    scope=ir_prog.vars[ir_prog.get_zphase_var(freq)].scope)
                        instructions.pop(i)
                        instructions.insert(i, alu_zgate)
                
                elif instr.name == 'pulse':
                    if instr.freq in ir_prog.bound_zphase_freqs:
                        instr.phase = ir_prog.get_zphase_var(instr.freq)
                        # assert instr.dest in ir_prog.vars[ir_prog.get_zphase_var(instr.freq)].scope resolve by RescopeVars

                elif isinstance(instr, iri.Gate):
                    raise Exception(f'{iri.Gate.name} Gate found. All Gate instructions must be resolved before running this pass!')

                i += 1



class ResolveVirtualZ(Pass):
    """
    For software VirtualZ (default) only. Resolve VirtualZ gates into
    hardcoded phase offsets. If there are any conditional VirtualZ gates, 
    Z-gates on that phase MUST be encoded as registers in hardware
    (using BindPhase). This pass will check for z-phase consistency between
    predecessor nodes in the CFG.

    Effects:

      - compile all VirtualZ accumulated phases into the relevant 
        pulse phase parameters
      - remove all VirtualZ instructions

    Requirements:

      - all blocks (and relevant instructions) are scoped
          e.g. ScopeProgram
      - all gates are resolved
      - control flow graph is generated
    """

    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):
        derived_tracker = _DerivedPhaseTracker()
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            # first check predecessor nodes for mismatches
            zphase_acc = {}
            for pred_node in ir_prog.control_flow_graph.predecessors(nodename):
                for freqname, phase in ir_prog.blocks[pred_node]['ending_zphases'].items():
                    if freqname in zphase_acc.keys():
                        if phase != zphase_acc[freqname]:
                            raise ValueError(f'Phase mismatch in {freqname} at {nodename} predecessor {pred_node}\
                                    ({phase} rad)')
                    else:
                        zphase_acc[freqname] = phase

            instructions = ir_prog.blocks[nodename]['instructions']
            i = 0
            while i < len(instructions):
                instr = instructions[i]
                if isinstance(instr, iri.Pulse):
                    if instr.freq in zphase_acc.keys():
                        instr.phase += zphase_acc[instr.freq]
                elif isinstance(instr, iri.DerivePhaseTracker):
                    derived_tracker.register_frame(instr.freq, instr.components)
                    instructions.pop(i)
                    i -= 1
                elif isinstance(instr, iri.VirtualZ):
                    if instr.freq not in ir_prog.freqs.keys():
                        logging.getLogger(__name__).warning(f'performing virtualz on unused frequency: {instr.freq}')
                    instructions.pop(i)
                    i -= 1
                    phase_increments = derived_tracker.increment_phase(instr.freq, instr.phase)
                    logging.getLogger(__name__).debug(f'phase increments for {instr.freq}: {phase_increments}')
                    for freq, phase in phase_increments.items():
                        if freq in zphase_acc.keys():
                            zphase_acc[freq] += phase
                        else: 
                            zphase_acc[freq] = phase
                elif isinstance(instr, iri.Gate):
                    raise Exception('Must resolve Gates first!')
                elif isinstance(instr, iri.JumpCond) and instr.jump_type == 'loopctrl':
                    logging.getLogger(__name__).warning('Z-phase resolution inside loops not supported, be careful!')
                i += 1

            ir_prog.blocks[nodename]['ending_zphases'] = zphase_acc
                
class ResolveFreqs(Pass):
    """
    Resolve references to named frequencies. i.e. if pulse.freq is a string,
    assign it to the frequency registered in the IR program during the gate resolution
    and/or freq/var registration passes.
    """

    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):

        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            instructions = ir_prog.blocks[nodename]['instructions']

            for instr in instructions:
                if instr.name == 'pulse':
                    if isinstance(instr.freq, str):
                        if instr.freq in ir_prog.vars.keys():
                            #this is a var parameterized freq
                            assert instr.dest in ir_prog.vars[instr.freq].scope
                        else:
                            instr.freq = ir_prog.freqs[instr.freq]

class ResolveFPROCChannels(Pass):
    """
    Resolve references to named FPROC channels according to the numerical ID
    or HW channel names given in fpga_config.fproc_config

    Effects:

      - func_id attributes get lowered according to fpga_config.fproc_config
      - Hold instructions are inserted to ensure that <Read, Jump, Alu>Fproc
        instruction is executed after the most recent measurement on the given
        channel is completed
    """
    
    def __init__(self, fpga_config: hw.FPGAConfig):
        self._fpga_config = fpga_config

    def run_pass(self, ir_prog: IRProgram):
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            instructions = ir_prog.blocks[nodename]['instructions']

            i = 0
            while i < len(instructions):
                instr = instructions[i]
                if isinstance(instr, iri.ReadFproc) or isinstance(instr, iri.JumpFproc) \
                        or isinstance(instr, iri.AluFproc):
                    #instructions.insert(i, iri.Barrier(scope=instr.scope))
                    #i += 1
                    if instr.func_id in self._fpga_config.fproc_channels.keys():
                        fproc_chan = self._fpga_config.fproc_channels[instr.func_id]
                        instructions.insert(i, iri.Hold(fproc_chan.hold_nclks, ref_chans=fproc_chan.hold_after_chans, 
                                                        scope=instr.scope))
                        i += 1
                        instr.func_id = fproc_chan.id
                    else:
                        assert isinstance(instr.func_id, int)

                i += 1

class RescopeVars(Pass):
    """
    Checks where variables are used and adds to scope accordingly

    TODO: write test for this
    """
    def __init__(self):
        pass

    def run_pass(self, ir_prog: IRProgram):
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            instructions = ir_prog.blocks[nodename]['instructions']
            rescope_block = False
            for instr in instructions:
                if instr.name == 'pulse':
                    if instr.phase in ir_prog.vars.keys():
                        if instr.dest not in ir_prog.vars[instr.phase].scope:
                            rescope_block = True
                            ir_prog.vars[instr.phase].scope.add(instr.dest)
                    elif instr.freq in ir_prog.vars.keys():
                        if instr.dest not in ir_prog.vars[instr.freq].scope:
                            rescope_block = True
                            ir_prog.vars[instr.freq].scope.add(instr.dest)

                elif instr.name in ['jump_cond', 'jump_fproc']:
                    if instr.cond_lhs in ir_prog.vars.keys():
                        if not instr.scope.issubset(ir_prog.vars[instr.cond_lhs].scope):
                            ir_prog.vars[instr.cond_lhs].scope = ir_prog.vars[instr.cond_lhs].scope.union(instr.scope)
                            rescope_block = True

                    if instr.name == 'jump_cond':
                        if not instr.scope.issubset(ir_prog.vars[instr.cond_rhs].scope):
                            ir_prog.vars[instr.cond_rhs].scope = ir_prog.vars[instr.cond_rhs].scope.union(instr.scope)
                            rescope_block = True

            if rescope_block:
                self._rescope_block(instructions, ir_prog)

    def _rescope_block(self, instructions: list, ir_prog: IRProgram):
        for instr in instructions:
            if instr.name == 'declare' or instr.name == 'set_var':
                instr.scope = ir_prog.vars[instr.var].scope
            elif instr.name == 'alu' or instr.name == 'rc_alu':
                instr.scope = ir_prog.vars[instr.out].scope

@define
class _VarTableEntry:
    value_delta: int | float = 0
    _last_mut_instr: iri.Alu | iri.SetVar = field(default=None)
    _last_inc_instr: iri.Alu = field(default=None)
    init_value: int | float = field(default=None)

    def resolve_value(self):
        if self.init_value is not None:
            return float(self.init_value + np.sum(self.value_delta))
        else:
            return None

    def reset(self):
        self._last_mut_instr = None
        self._last_inc_instr = None
        self.value_delta = 0
        self.init_value = None

    @property
    def last_mut_instr(self):
        return self._last_mut_instr

    @property
    def last_inc_instr(self):
        return self._last_inc_instr

    @last_mut_instr.setter
    def last_mut_instr(self, value):
        self._last_inc_instr = None
        self._last_mut_instr = value

    @last_inc_instr.setter
    def last_inc_instr(self, value):
        self._last_inc_instr = value
        self._last_mut_instr = value

def _eval_expr(lhs, rhs, op):
    if op == 'add':
        return lhs + rhs
    elif op == 'sub':
        return lhs - rhs
    elif op == 'ge':
        return lhs > rhs
    elif op == 'le':
        return lhs < rhs
    elif op == 'eq':
        return lhs == rhs
    else:
        raise ValueError(f'Unsupported operation {op}')

class OptimizeALU(Pass):

    def __init__(self):
        self._mut_instrs = ['alu', 'alu_fproc', 'set_var', 'read_fproc'] # these are instructions that modify vars
        self._usage_instrs = ['pulse', 'loop', 'jump_fproc', 'jump_cond'] # instructions that use vars

    def run_pass(self, ir_prog: IRProgram):
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            instructions = ir_prog.blocks[nodename]['instructions']
            var_table: Dict[str, _VarTableEntry] = {} 

            i = 0
            while i < len(instructions):
                instr = instructions[i]
                if instr.name in ['set_var', 'read_fproc']:
                    if instr.var in var_table:
                        # clear out previous mutations of var
                        if var_table[instr.var].last_mut_instr is not None:
                            logging.getLogger(__name__).debug(f'instr {i}: popping setter {instr.var}:'
                                                              f' {var_table[instr.var].last_mut_instr}')
                            instructions.remove(var_table[instr.var].last_mut_instr)
                            i -= 1
                        var_table[instr.var].reset()
                    else:
                        # initialize var in table
                        var_table[instr.var] = _VarTableEntry()

                    if instr.name == 'set_var':
                        logging.getLogger(__name__).debug(f'instr {i}: adding set var init to table')
                        var_table[instr.var].init_value = instr.value
                    else:
                        logging.getLogger(__name__).debug(f'found read fproc {instr.name}')
                        var_table[instr.var].init_value = None

                    var_table[instr.var].last_mut_instr = instr

                elif instr.name == 'alu':
                    logging.getLogger(__name__).debug(f'var_table: {var_table}')
                    if instr.out not in var_table:
                        var_table[instr.out] = _VarTableEntry()
                        logging.getLogger(__name__).debug(f'instr {i}: Adding {instr.out} to vartable')

                    if isinstance(instr.lhs, int) or isinstance(instr.lhs, float):
                        lhs_val = instr.lhs
                    elif instr.lhs in var_table:
                        lhs_val = var_table[instr.lhs].resolve_value()
                    else:
                        lhs_val = None

                    if instr.rhs in var_table:
                        rhs_val = var_table[instr.rhs].resolve_value()
                    else:
                        rhs_val = None

                    if lhs_val is not None and rhs_val is not None:
                        # fully resolve this value
                        if var_table[instr.out].last_mut_instr is not None:
                            logging.getLogger(__name__).debug(f'instr {i}: popping last mut of {instr.out}:'
                                                              f' {var_table[instr.out].last_mut_instr}')
                            instructions.remove(var_table[instr.out].last_mut_instr)
                            i -= 1
                        value = _eval_expr(lhs_val, rhs_val, instr.op)
                        logging.getLogger(__name__).debug(f'instr {i}: static resolution of {instr.out} to {value}')
                        instructions[i] = iri.SetVar(value=value, var=instr.out, scope=instr.scope)
                        var_table[instr.out].reset()
                        var_table[instr.out].init_value = value
                        var_table[instr.out].last_mut_instr = instructions[i]
                    elif lhs_val is not None and instr.rhs == instr.out and instr.op == 'add':
                        # we are incrementing this variable
                        if var_table[instr.out].last_inc_instr is not None:
                            logging.getLogger(__name__).debug(f'instr {i}: popping last increment of {instr.out}:'
                                                              f' {var_table[instr.out].last_inc_instr}')
                            instructions.remove(var_table[instr.out].last_inc_instr)
                            i -= 1
                        var_table[instr.out].last_inc_instr = instr
                        var_table[instr.out].value_delta += lhs_val 
                        instr.lhs = var_table[instr.out].value_delta
                        logging.getLogger(__name__).debug(f'instr {i}: incrementing {instr.out} by {instr.lhs}')
                    elif instr.lhs == instr.out and rhs_val is not None and instr.op == 'add':
                        # we are incrementing this variable
                        # todo, implement sub
                        if var_table[instr.out].last_inc_instr is not None:
                            logging.getLogger(__name__).debug(f'instr {i}: popping last increment of {instr.out}:'
                                                              f' {var_table[instr.out].last_inc_instr}')
                            instructions.remove(var_table[instr.out].last_inc_instr)
                            i -= 1
                        var_table[instr.out].last_inc_instr = instr
                        var_table[instr.out].value_delta += rhs_val 
                        instr.rhs = var_table[instr.out].value_delta
                    else:
                        if lhs_val is not None:
                            instr.lhs = lhs_val
                        if rhs_val is not None:
                            instr.rhs = rhs_val

                        # flush out uses
                        if instr.rhs in var_table:
                            var_table[instr.rhs].reset()
                        if instr.lhs in var_table:
                            var_table[instr.lhs].reset()
                        if instr.out in var_table:
                            var_table[instr.out].last_mut_instr = instr

                elif instr.name == 'pulse':
                    for field in ['phase', 'freq', 'amp']:
                        param = getattr(instr, field)
                        if param in var_table:
                            if var_table[param].resolve_value() is not None:
                                setattr(instr, field, var_table[param].resolve_value())   #attempt static resolution
                            else:
                                var_table[param].reset()

                elif instr.name == 'jump_fproc' or instr.name == 'jump_cond':
                    if instr.cond_lhs in var_table:
                        if var_table[instr.cond_lhs].resolve_value() is not None:
                            instr.cond_lhs = var_table[instr.cond_lhs].resolve_value()
                        else:
                            var_table[instr.cond_lhs].reset()
                    if instr.name == 'jump_cond':
                        if instr.cond_rhs in var_table:
                            if var_table[instr.cond_rhs].resolve_value() is not None:
                                instr.cond_rhs = var_table[instr.cond_rhs].resolve_value()
                            else:
                                var_table[instr.cond_rhs].reset()

                i += 1




class Schedule(Pass):
    """
    Schedule all timed instructions (e.g. pulses). This is done in two phases: a local scheduler will
    schedule all instructions within a basic block, and a global scheduler will schedule 
    all basic blocks relative to one another according to the control flow graph. Users can toggle
    the local scheduler using a compiler flag; this will allow one to specify all pulse timestamps
    within a basic block. 

    Global Scheduler Effects:

      - Hold instructions get resolved into `iri.Idle`, with `t` attribute 
      - Loop execution time is determined so the appropriate IncQclk
        instructions can be added during compilation
      - The start time of each basic block is determined using the CFG.
      - Local schedule times are incremented according to the starting timestamp of the basic block

    Local Scheduler Effects:

      - Delay and Barrier instructions are resolved and removed
      - Pulse instructions get assigned a `start_time` in units FPGA clocks

    """
    def __init__(self, fpga_config, proc_grouping: list, normalize_end_times: bool, local_schedule: bool):
        self._fpga_config = fpga_config
        self._start_nclks = 5
        self._proc_grouping = proc_grouping
        self._normalize_end_times = normalize_end_times
        self._normalize_hold_buffer = 300 #wait 300 clock cycles after last pulse finished
        self._local_schedule = local_schedule

    def run_pass(self, ir_prog: IRProgram):
        self._core_scoper = CoreScoper(ir_prog.scope, self._proc_grouping)
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            scope = ir_prog.blocks[nodename]['scope']
            pulse_cur_t = {dest: self._start_nclks for dest in ir_prog.scope}

            for pred_node in ir_prog.control_flow_graph.predecessors(nodename):
                for dest in pulse_cur_t.keys():
                    if dest in ir_prog.blocks[pred_node]['scope']:
                        pulse_cur_t[dest] = max(pulse_cur_t[dest], ir_prog.blocks[pred_node]['pulse_end_t'][dest])

            pred_start_times = [ir_prog.blocks[tempnode]['end_time'] for tempnode in ir_prog.control_flow_graph.predecessors(nodename)]
            if len(pred_start_times) > 0:
                start_time = max(pred_start_times)
            else:
                start_time = self._start_nclks
            ir_prog.blocks[nodename]['start_time'] = start_time

            if self._check_nodename_loopstart(nodename):
                ir_prog.register_loop(nodename, ir_prog.blocks[nodename]['scope'], start_time)

            if len(scope) == 0:
                duration = 0
            elif self._local_schedule:
                duration = self._schedule_block(ir_prog.blocks[nodename]['instructions'], scope, start_time, dest_last_t=pulse_cur_t)
            else: 
                duration = self._resolve_hold_and_increment(ir_prog.blocks[nodename]['instructions'], scope, start_time, dest_last_t=pulse_cur_t)

            if isinstance(ir_prog.blocks[nodename]['instructions'][-1], iri.LoopEnd):
                loopname = ir_prog.blocks[nodename]['instructions'][-1].loop_label
                ir_prog.blocks[nodename]['pulse_end_t'] = {dest: ir_prog.loops[loopname].start_time \
                        for dest in ir_prog.blocks[nodename]['scope']}
                ir_prog.loops[loopname].delta_t = duration + ir_prog.blocks[nodename]['start_time'] - ir_prog.loops[loopname].start_time 
                ir_prog.blocks[nodename]['duration'] = 0
                ir_prog.blocks[nodename]['end_time'] = ir_prog.loops[loopname].start_time

            else:
                ir_prog.blocks[nodename]['duration'] = duration
                ir_prog.blocks[nodename]['end_time'] = duration + ir_prog.blocks[nodename]['start_time']
                ir_prog.blocks[nodename]['pulse_end_t'] = pulse_cur_t

        if self._normalize_end_times:
            self._add_normalized_end_time(ir_prog)

    def _resolve_hold_and_increment(self, instructions: list, scope: set, start_time: int, dest_last_t: dict):
        """
        run this if not scheduling locally
        """
        i = 0
        last_instr_end_t = {grp: start_time 
                for grp in self._core_scoper.get_groups_bydest(scope)}
        cur_t = {dest: start_time for dest in scope}
        while i < len(instructions):
            instr = instructions[i]
            if instr.name == 'pulse':
                last_instr_t = last_instr_end_t[self._core_scoper.proc_groupings[instr.dest]]
                instr.start_time += start_time
                if instr.start_time < last_instr_t:
                    raise Exception(f'instruction {i}: {instr}; start time too early; must be >= {last_instr_t}')

                last_instr_end_t[self._core_scoper.proc_groupings[instr.dest]] = instr.start_time \
                        + self._fpga_config.pulse_load_clks
                cur_t[instr.dest] = instr.start_time + self._get_pulse_nclks(instr.twidth)
                dest_last_t[instr.dest] = cur_t[instr.dest]

            elif instr.name == 'alu' or instr.name == 'set_var':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.alu_instr_clks

            elif instr.name in ['jump_fproc', 'read_fproc', 'alu_fproc']:
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_fproc_clks

            elif instr.name == 'jump_i':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_cond_clks

            elif instr.name == 'jump_cond':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_cond_clks

            elif instr.name == 'loop_end':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.alu_instr_clks + self._fpga_config.jump_cond_clks

            elif instr.name == 'hold':
                max_last_t = max(dest_last_t[dest] for dest in instr.ref_chans)
                idle_end_t = max_last_t + instr.nclks
                idle_end_t = max(idle_end_t, start_time)
                idle_instr_scope = set()
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    if last_instr_end_t[grp] >= idle_end_t:
                        logging.getLogger(__name__).info(f'skipping hold on core {grp}, idle timestamp exceeded')
                    else:
                        idle_instr_scope = idle_instr_scope.union(grp)
                        last_instr_end_t[grp] = idle_end_t + self._fpga_config.pulse_load_clks

                if len(idle_instr_scope) > 0:
                    instructions[i] = iri.Idle(idle_end_t, scope=idle_instr_scope)
                else:
                    instructions.pop(i)
                    i -= 1

            elif instr.name == 'idle':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    instr.end_time += start_time
                    if instr.end_time < last_instr_end_t[grp]:
                        raise Exception(f'instruction {i}: {instr}; end time too early; must be >= {last_instr_end_t[grp]}')
                    last_instr_end_t[grp] = instr.end_time + self._fpga_config.pulse_load_clks

            elif isinstance(instr, iri.Gate):
                raise Exception('Must resolve gates first!')

            elif isinstance(instr, iri.Halt):
                if self._normalize_end_times:
                    logging.getLogger(__name__).warning(f'instr {i}: {instr}: Halt instruction may cause timing issues'
                                                        f' in multi-board mode; use only if you know what you are doing!')

            i += 1

        max_instr_t = max(last_instr_end_t.values())
        max_cur_t = max(cur_t.values())
        return max(max_cur_t, max_instr_t) - start_time

    def _schedule_block(self, instructions: list, scope: set, start_time: int, dest_last_t: dict) -> int:
        i = 0
        last_instr_end_t = {grp: start_time \
                for grp in self._core_scoper.get_groups_bydest(scope)}
        cur_t = {dest: start_time for dest in scope}
        while i < len(instructions):
            instr = instructions[i]
            if instr.name == 'pulse':
                last_instr_t = last_instr_end_t[self._core_scoper.proc_groupings[instr.dest]]
                instr.start_time = max(last_instr_t, cur_t[instr.dest])

                last_instr_end_t[self._core_scoper.proc_groupings[instr.dest]] = instr.start_time \
                        + self._fpga_config.pulse_load_clks
                cur_t[instr.dest] = instr.start_time + self._get_pulse_nclks(instr.twidth)
                dest_last_t[instr.dest] = cur_t[instr.dest]

            elif instr.name == 'barrier':
                max_cur_t = max(cur_t[dest] for dest in instr.scope)
                max_last_instr_t = max(last_instr_end_t[self._core_scoper.proc_groupings[dest]] for dest in instr.scope)
                max_t = max(max_cur_t, max_last_instr_t)
                for dest in instr.scope:
                    cur_t[dest] = max_t
                instructions.pop(i)
                i -= 1

            elif instr.name == 'delay':
                for dest in instr.scope:
                    cur_t[dest] += self._get_pulse_nclks(instr.t)
                instructions.pop(i)
                i -= 1

            elif instr.name == 'alu' or instr.name == 'set_var':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.alu_instr_clks

            elif instr.name == 'rc_alu':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.rc_alu_clks

            elif instr.name in ['jump_fproc', 'read_fproc', 'alu_fproc']:
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_fproc_clks

            elif instr.name == 'jump_i':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_cond_clks

            elif instr.name == 'jump_cond':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_cond_clks

            elif instr.name == 'loop_end':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.alu_instr_clks + self._fpga_config.jump_cond_clks

            elif instr.name == 'hold':
                max_last_t = max(dest_last_t[dest] for dest in instr.ref_chans)
                idle_end_t = max_last_t + instr.nclks
                idle_end_t = max(idle_end_t, start_time)
                idle_instr_scope = set()
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    if last_instr_end_t[grp] >= idle_end_t:
                        logging.getLogger(__name__).info(f'skipping hold on core {grp}, idle timestamp exceeded')
                    else:
                        idle_instr_scope = idle_instr_scope.union(grp)
                        last_instr_end_t[grp] = idle_end_t + self._fpga_config.pulse_load_clks

                if len(idle_instr_scope) > 0:
                    instructions[i] = iri.Idle(idle_end_t, scope=idle_instr_scope)
                else:
                    instructions.pop(i)
                    i -= 1

            elif instr.name == 'latch_rc_cycle':
                max_end_t = max(last_instr_end_t[grp] for grp in self._core_scoper.get_groups_bydest(instr.scope))
                instr.t = max_end_t
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] = max_end_t + self._fpga_config.pulse_load_clks

            elif isinstance(instr, iri.Gate):
                raise Exception('Must resolve gates first!')
            
            elif isinstance(instr, iri.Idle):
                raise Exception(f'instr {i}: {instr}: Idle not allowed prior to local scheduling pass!')

            elif isinstance(instr, iri.Halt):
                if self._normalize_end_times:
                    logging.getLogger(__name__).warning(f'instr {i}: {instr}: Halt instruction may cause timing issues'
                                                        f' in multi-board mode; use only if you know what you are doing!')

            i += 1

        max_instr_t = max(last_instr_end_t.values())
        max_cur_t = max(cur_t.values())
        return max(max_cur_t, max_instr_t) - start_time

    def _add_normalized_end_time(self, ir_prog: IRProgram):
        """
        This adds `Idle` instructions to all termination nodes of the CFG to ensure that
        all cores halt execution at the same time. Necessary for multi-board sync, as there is no outside control
        once multi-shot execution begins.
        """
        leaf_nodes = [node for node in ir_prog.control_flow_graph.nodes() if ir_prog.control_flow_graph.out_degree(node) == 0]
        
        max_end_t = []

        max_t = max(ir_prog.blocks[node]['end_time'] for node in leaf_nodes)

        end_node_instr = [iri.Idle(max_t + self._normalize_hold_buffer, scope=ir_prog.scope)]
        ind = len(ir_prog.control_flow_graph.nodes)
        ir_prog.control_flow_graph.add_node('norm_end_time', instructions=end_node_instr, scope=ir_prog.scope, ind=ind)
        for node in leaf_nodes:
            ir_prog.control_flow_graph.add_edge(node, 'norm_end_time')

    def _get_pulse_nclks(self, length_secs):
        return int(np.ceil(length_secs/self._fpga_config.fpga_clk_period))

    def _check_nodename_loopstart(self, nodename):
        return nodename.split('_')[-1] == 'loopctrl'


# class Schedule(Pass):
class LintSchedule(Pass):
    """
    Pass for checking that all timed instructions have been scheduled appropriately to
    avoid execution stalling. Does NOT check for sequence correctness; i.e. a new pulse can
    interrupt a previous pulse on the same channel.
    """
    def __init__(self, fpga_config: hw.FPGAConfig, proc_grouping: list):
        self._fpga_config = fpga_config
        self._start_nclks = 5
        self._proc_grouping = proc_grouping

    def run_pass(self, ir_prog: IRProgram):
        self._core_scoper = CoreScoper(ir_prog.scope, self._proc_grouping)
        for nodename in nx.topological_sort(ir_prog.control_flow_graph):
            last_instr_end_t = {grp: self._start_nclks \
                    for grp in self._core_scoper.get_groups_bydest(ir_prog.blocks[nodename]['scope'])}

            for pred_node in ir_prog.control_flow_graph.predecessors(nodename):
                for grp in last_instr_end_t:
                    if grp in ir_prog.blocks[pred_node]['last_instr_end_t']:
                        last_instr_end_t[grp] = max(last_instr_end_t[grp], ir_prog.blocks[pred_node]['last_instr_end_t'][grp])


            self._lint_block(ir_prog.blocks[nodename]['instructions'], last_instr_end_t)

            if isinstance(ir_prog.blocks[nodename]['instructions'][-1], iri.JumpCond) \
                    and ir_prog.blocks[nodename]['instructions'][-1].jump_type == 'loopctrl':
                loopname = ir_prog.blocks[nodename]['instructions'][-1].jump_label
                ir_prog.blocks[nodename]['last_instr_end_t'] = {grp: ir_prog.loops[loopname].start_time \
                        for grp in self._core_scoper.get_groups_bydest(ir_prog.blocks[nodename]['scope'])}

            else:
                ir_prog.blocks[nodename]['last_instr_end_t'] = last_instr_end_t

        ir_prog.fpga_config = self._fpga_config

    def _lint_block(self, instructions, last_instr_end_t):
        i = 0
        while i < len(instructions):
            instr = instructions[i]
            if instr.name == 'pulse':
                last_instr_t = last_instr_end_t[self._core_scoper.proc_groupings[instr.dest]]
                if instr.start_time < last_instr_t:
                    raise Exception(f'instruction {i}: {instr}; start time too early; must be >= {last_instr_t}')

                last_instr_end_t[self._core_scoper.proc_groupings[instr.dest]] = instr.start_time \
                        + self._fpga_config.pulse_load_clks

            elif instr.name == 'alu' or instr.name == 'set_var':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.alu_instr_clks

            elif instr.name in ['jump_fproc', 'read_fproc', 'alu_fproc']:
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_fproc_clks

            elif instr.name == 'jump_i':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_cond_clks

            elif instr.name == 'jump_cond':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.jump_cond_clks

            elif instr.name == 'loop_end':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    last_instr_end_t[grp] += self._fpga_config.alu_instr_clks

            elif instr.name == 'idle':
                for grp in self._core_scoper.get_groups_bydest(instr.scope):
                    if instr.end_time < last_instr_end_t[grp]:
                        raise Exception(f'instruction {i}: {instr}; end time too early; must be >= {last_instr_end_t[grp]}')
                    last_instr_end_t[grp] = instr.end_time + self._fpga_config.pulse_load_clks

            elif isinstance(instr, iri.Gate):
                raise Exception('Must resolve gates first!')

            i += 1

