INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/Vivado/LR_1/LR_1.srcs/sources_1/new/m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/Vivado/LR_1/LR_1.srcs/sources_1/new/m.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_0/sim/design_1_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_1/sim/design_1_mult_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mult_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_2/sim/design_1_mult_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mult_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
