# do DEUARC_BUSYSTEM.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DEUARC_BUSYSTEM
# 
# Top level modules:
# 	DEUARC_BUSYSTEM
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DEUARC_BUSYSTEM_vlg_sample_tst
# -- Compiling module DEUARC_BUSYSTEM_vlg_check_tst
# -- Compiling module DEUARC_BUSYSTEM_vlg_vec_tst
# 
# Top level modules:
# 	DEUARC_BUSYSTEM_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.DEUARC_BUSYSTEM_vlg_vec_tst 
# Loading work.DEUARC_BUSYSTEM_vlg_vec_tst
# Loading work.DEUARC_BUSYSTEM
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_ram_block
# Loading cycloneiii_ver.cycloneiii_ram_register
# Loading cycloneiii_ver.cycloneiii_ram_pulse_generator
# Loading work.DEUARC_BUSYSTEM_vlg_sample_tst
# Loading work.DEUARC_BUSYSTEM_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port OUTREG[0] :: @time = 800000.000 ps
#      Expected value = 0000
#      Real value = 1001
# ERROR! Vector Mismatch for output port OUTREG[3] :: @time = 800000.000 ps
#      Expected value = 0000
#      Real value = 1001
#           2 mismatched vectors : Simulation failed !
# ** Note: $finish    : 2016510111_Nuri_Cilengir.vwf.vt(295)
#    Time: 1 us  Iteration: 0  Instance: /DEUARC_BUSYSTEM_vlg_vec_tst/tb_out
