#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x140f5ddd0 .scope module, "main" "main" 2 547;
 .timescale 0 0;
v0x140f7b770_0 .net "cfg", 0 0, L_0x140f7c180;  1 drivers
v0x140f7b850_0 .var "clock", 0 0;
v0x140f7b8e0_0 .net "dbus", 31 0, L_0x140f7c110;  1 drivers
v0x140f7b9b0_0 .net "ir", 31 0, v0x140f79d50_0;  1 drivers
v0x140f7ba40_0 .var "itype", 2 0;
v0x140f7bb10_0 .net "m_en", 0 0, v0x140f79f60_0;  1 drivers
v0x140f7bbe0_0 .net "m_rw", 0 0, v0x140f7a000_0;  1 drivers
v0x140f7bcb0_0 .net "m_size", 1 0, v0x140f7a0a0_0;  1 drivers
v0x140f7bd80_0 .net "mar", 31 0, v0x140f7a150_0;  1 drivers
v0x140f7be90_0 .net "mdr", 31 0, v0x140f7a200_0;  1 drivers
v0x140f7bf60_0 .net "pc", 31 0, v0x140f7a5c0_0;  1 drivers
o0x138008e50 .functor BUFZ 1, C4<z>; HiZ drive
v0x140f7bff0_0 .net "reset", 0 0, o0x138008e50;  0 drivers
v0x140f7c080_0 .net "tick", 2 0, v0x140f7a870_0;  1 drivers
S_0x140f5d750 .scope module, "cpu" "cpu0" 2 556, 2 23 0, S_0x140f5ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "itype";
    .port_info 3 /OUTPUT 3 "tick";
    .port_info 4 /OUTPUT 32 "ir";
    .port_info 5 /OUTPUT 32 "pc";
    .port_info 6 /OUTPUT 32 "mar";
    .port_info 7 /OUTPUT 32 "mdr";
    .port_info 8 /INOUT 32 "dbus";
    .port_info 9 /OUTPUT 1 "m_en";
    .port_info 10 /OUTPUT 1 "m_rw";
    .port_info 11 /OUTPUT 2 "m_size";
    .port_info 12 /INPUT 1 "cfg";
P_0x14180ec00 .param/l "ADD" 0 2 70, C4<00010011>;
P_0x14180ec40 .param/l "ADDiu" 0 2 67, C4<00001001>;
P_0x14180ec80 .param/l "ADDu" 0 2 70, C4<00010001>;
P_0x14180ecc0 .param/l "AND" 0 2 71, C4<00011000>;
P_0x14180ed00 .param/l "ANDi" 0 2 67, C4<00001100>;
P_0x14180ed40 .param/l "BAL" 0 2 82, C4<00111010>;
P_0x14180ed80 .param/l "BEQ" 0 2 78, C4<00110111>;
P_0x14180edc0 .param/l "BNE" 0 2 78, C4<00111000>;
P_0x14180ee00 .param/l "C0MOV" 0 2 85, C4<01010010>;
P_0x14180ee40 .param/l "CLO" 0 2 70, C4<00010110>;
P_0x14180ee80 .param/l "CLZ" 0 2 70, C4<00010101>;
P_0x14180eec0 .param/l "CMP" 0 2 74, C4<00100101>;
P_0x14180ef00 .param/l "DIV" 0 2 83, C4<01000011>;
P_0x14180ef40 .param/l "DIVu" 0 2 83, C4<01000100>;
P_0x14180ef80 .param/l "Decode" 0 2 90, C4<010>;
P_0x14180efc0 .param/l "Execute" 0 2 90, C4<011>;
P_0x14180f000 .param/l "Fetch" 0 2 90, C4<001>;
P_0x14180f040 .param/l "JALR" 0 2 82, C4<00111001>;
P_0x14180f080 .param/l "JEQ" 0 2 80, C4<00110000>;
P_0x14180f0c0 .param/l "JGE" 0 2 80, C4<00110101>;
P_0x14180f100 .param/l "JGT" 0 2 80, C4<00110011>;
P_0x14180f140 .param/l "JLE" 0 2 80, C4<00110100>;
P_0x14180f180 .param/l "JLT" 0 2 80, C4<00110010>;
P_0x14180f1c0 .param/l "JMP" 0 2 81, C4<00110110>;
P_0x14180f200 .param/l "JNE" 0 2 80, C4<00110001>;
P_0x14180f240 .param/l "JSUB" 0 2 82, C4<00111011>;
P_0x14180f280 .param/l "LB" 0 2 66, C4<00000011>;
P_0x14180f2c0 .param/l "LBu" 0 2 66, C4<00000100>;
P_0x14180f300 .param/l "LD" 0 2 66, C4<00000001>;
P_0x14180f340 .param/l "LH" 0 2 67, C4<00000110>;
P_0x14180f380 .param/l "LHu" 0 2 67, C4<00000111>;
P_0x14180f3c0 .param/l "LUi" 0 2 69, C4<00010000>;
P_0x14180f400 .param/l "MFC0" 0 2 85, C4<01010000>;
P_0x14180f440 .param/l "MFHI" 0 2 84, C4<01000110>;
P_0x14180f480 .param/l "MFLO" 0 2 84, C4<01000111>;
P_0x14180f4c0 .param/l "MOVN" 0 2 67, C4<00001011>;
P_0x14180f500 .param/l "MOVZ" 0 2 67, C4<00001010>;
P_0x14180f540 .param/l "MTC0" 0 2 85, C4<01010001>;
P_0x14180f580 .param/l "MTHI" 0 2 84, C4<01001000>;
P_0x14180f5c0 .param/l "MTLO" 0 2 84, C4<01001001>;
P_0x14180f600 .param/l "MUL" 0 2 70, C4<00010111>;
P_0x14180f640 .param/l "MULT" 0 2 83, C4<01000001>;
P_0x14180f680 .param/l "MULTu" 0 2 83, C4<01000010>;
P_0x14180f6c0 .param/l "MemAccess" 0 2 90, C4<100>;
P_0x14180f700 .param/l "NOP" 0 2 66, C4<00000000>;
P_0x14180f740 .param/l "NOR" 0 2 75, C4<00101010>;
P_0x14180f780 .param/l "OR" 0 2 71, C4<00011001>;
P_0x14180f7c0 .param/l "ORi" 0 2 68, C4<00001101>;
P_0x14180f800 .param/l "RET" 0 2 82, C4<00111100>;
P_0x14180f840 .param/l "ROL" 0 2 72, C4<00011011>;
P_0x14180f880 .param/l "ROLV" 0 2 73, C4<00100011>;
P_0x14180f8c0 .param/l "ROR" 0 2 72, C4<00011100>;
P_0x14180f900 .param/l "RORV" 0 2 73, C4<00100100>;
P_0x14180f940 .param/l "Reset" 0 2 90, C4<000>;
P_0x14180f980 .param/l "SB" 0 2 66, C4<00000101>;
P_0x14180f9c0 .param/l "SH" 0 2 67, C4<00001000>;
P_0x14180fa00 .param/l "SHL" 0 2 72, C4<00011110>;
P_0x14180fa40 .param/l "SHLV" 0 2 73, C4<00100001>;
P_0x14180fa80 .param/l "SHR" 0 2 72, C4<00011111>;
P_0x14180fac0 .param/l "SHRV" 0 2 73, C4<00100010>;
P_0x14180fb00 .param/l "SLT" 0 2 77, C4<00101000>;
P_0x14180fb40 .param/l "SLTi" 0 2 77, C4<00100110>;
P_0x14180fb80 .param/l "SLTiu" 0 2 77, C4<00100111>;
P_0x14180fbc0 .param/l "SLTu" 0 2 77, C4<00101001>;
P_0x14180fc00 .param/l "SRA" 0 2 72, C4<00011101>;
P_0x14180fc40 .param/l "SRAV" 0 2 73, C4<00100000>;
P_0x14180fc80 .param/l "ST" 0 2 66, C4<00000010>;
P_0x14180fcc0 .param/l "SUB" 0 2 70, C4<00010100>;
P_0x14180fd00 .param/l "SUBu" 0 2 70, C4<00010010>;
P_0x14180fd40 .param/l "WriteBack" 0 2 91, C4<101>;
P_0x14180fd80 .param/l "XOR" 0 2 71, C4<00011010>;
P_0x14180fdc0 .param/l "XORi" 0 2 68, C4<00001110>;
v0x140f78ae0 .array/s "C0R", 1 0, 31 0;
v0x140f78b90_0 .var "CF", 31 0;
v0x140f78c40_0 .var "HI", 31 0;
v0x140f78d00_0 .var "LO", 31 0;
v0x140f78db0 .array/s "R", 15 0, 31 0;
v0x140f78e90_0 .var/s "Ra", 31 0;
v0x140f78f40_0 .var/s "Rb", 31 0;
v0x140f78ff0_0 .var/s "Rc", 31 0;
v0x140f790a0_0 .var "URa", 31 0;
v0x140f791b0_0 .var "URb", 31 0;
v0x140f79260_0 .var "URc", 31 0;
v0x140f79310_0 .var "a", 3 0;
v0x140f793c0_0 .var "b", 3 0;
v0x140f79470_0 .var "c", 3 0;
v0x140f79520_0 .var/s "c12", 31 0;
v0x140f795d0_0 .var/s "c16", 31 0;
v0x140f79680_0 .var/s "c24", 31 0;
v0x140f79810_0 .var "c5", 4 0;
v0x140f798a0_0 .net "cfg", 0 0, L_0x140f7c180;  alias, 1 drivers
v0x140f79940_0 .net "clock", 0 0, v0x140f7b850_0;  1 drivers
v0x140f799e0_0 .var "cycles", 63 0;
v0x140f79a90_0 .net "dbus", 31 0, L_0x140f7c110;  alias, 1 drivers
v0x140f79b40_0 .var/s "delaySlotNextPC", 31 0;
v0x140f79bf0_0 .var/i "i", 31 0;
v0x140f79ca0_0 .var "inExe", 0 0;
v0x140f79d50_0 .var "ir", 31 0;
v0x140f79e00_0 .var "isDelaySlot", 0 0;
v0x140f79eb0_0 .net "itype", 2 0, v0x140f7ba40_0;  1 drivers
v0x140f79f60_0 .var "m_en", 0 0;
v0x140f7a000_0 .var "m_rw", 0 0;
v0x140f7a0a0_0 .var "m_size", 1 0;
v0x140f7a150_0 .var "mar", 31 0;
v0x140f7a200_0 .var "mdr", 31 0;
v0x140f79730_0 .var "nextInstIsDelaySlot", 0 0;
v0x140f7a490_0 .var "next_state", 2 0;
v0x140f7a520_0 .var "op", 7 0;
v0x140f7a5c0_0 .var "pc", 31 0;
v0x140f7a670_0 .var/s "pc0", 31 0;
o0x138008a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x140f7a720_0 .net "reset", 0 0, o0x138008a90;  0 drivers
v0x140f7a7c0_0 .var "state", 2 0;
v0x140f7a870_0 .var "tick", 2 0;
v0x140f7a920_0 .var "uc16", 31 0;
E_0x140f5d3a0 .event posedge, v0x140f79940_0;
S_0x140f66ab0 .scope task, "C0regSet" "C0regSet" 2 137, 2 137 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f66c70_0 .var "data", 31 0;
v0x140f76600_0 .var "i", 3 0;
TD_main.cpu.C0regSet ;
    %load/vec4 v0x140f76600_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x140f66c70_0;
    %ix/getv 4, v0x140f76600_0;
    %store/vec4a v0x140f78ae0, 4, 0;
T_0.0 ;
    %end;
S_0x140f766a0 .scope task, "PCSet" "PCSet" 2 141, 2 141 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f76860_0 .var "data", 31 0;
TD_main.cpu.PCSet ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f79730_0, 0, 1;
    %load/vec4 v0x140f76860_0;
    %store/vec4 v0x140f79b40_0, 0, 32;
    %end;
S_0x140f76910 .scope task, "changeEndian" "changeEndian" 2 100, 2 100 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f76af0_0 .var "changeEndian", 31 0;
v0x140f76ba0_0 .var "value", 31 0;
TD_main.cpu.changeEndian ;
    %load/vec4 v0x140f76ba0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x140f76ba0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f76ba0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f76ba0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f76af0_0, 0, 32;
    %end;
S_0x140f76c50 .scope task, "memReadEnd" "memReadEnd" 2 113, 2 113 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f76e10_0 .var "data", 31 0;
TD_main.cpu.memReadEnd ;
    %load/vec4 v0x140f79a90_0;
    %store/vec4 v0x140f7a200_0, 0, 32;
    %load/vec4 v0x140f7a200_0;
    %store/vec4 v0x140f76e10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79f60_0, 0, 1;
    %end;
S_0x140f76ed0 .scope task, "memReadStart" "memReadStart" 2 105, 2 105 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f770d0_0 .var "addr", 31 0;
v0x140f77190_0 .var "size", 1 0;
TD_main.cpu.memReadStart ;
    %load/vec4 v0x140f770d0_0;
    %store/vec4 v0x140f7a150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f7a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f79f60_0, 0, 1;
    %load/vec4 v0x140f77190_0;
    %store/vec4 v0x140f7a0a0_0, 0, 2;
    %end;
S_0x140f77230 .scope task, "memWriteEnd" "memWriteEnd" 2 129, 2 129 0, S_0x140f5d750;
 .timescale 0 0;
TD_main.cpu.memWriteEnd ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79f60_0, 0, 1;
    %end;
S_0x140f773f0 .scope task, "memWriteStart" "memWriteStart" 2 120, 2 120 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f775b0_0 .var "addr", 31 0;
v0x140f77660_0 .var "data", 31 0;
v0x140f77710_0 .var "size", 1 0;
TD_main.cpu.memWriteStart ;
    %load/vec4 v0x140f775b0_0;
    %store/vec4 v0x140f7a150_0, 0, 32;
    %load/vec4 v0x140f77660_0;
    %store/vec4 v0x140f7a200_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f7a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f79f60_0, 0, 1;
    %load/vec4 v0x140f77710_0;
    %store/vec4 v0x140f7a0a0_0, 0, 2;
    %end;
S_0x140f777d0 .scope task, "outc" "outc" 2 181, 2 181 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f77990_0 .var "data", 7 0;
TD_main.cpu.outc ;
    %vpi_call 2 182 "$write", "%c", v0x140f77990_0 {0 0 0};
    %end;
S_0x140f77a50 .scope task, "outw" "outw" 2 165, 2 165 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f77c90_0 .var "data", 31 0;
TD_main.cpu.outw ;
    %load/vec4 v0x140f78b90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x140f77c90_0;
    %store/vec4 v0x140f76ba0_0, 0, 32;
    %fork TD_main.cpu.changeEndian, S_0x140f76910;
    %join;
    %load/vec4 v0x140f76af0_0;
    %store/vec4 v0x140f77c90_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x140f77c90_0;
    %parti/s 8, 0, 2;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 2 170 "$write", "%c", &PV<v0x140f77c90_0, 0, 8> {0 0 0};
    %load/vec4 v0x140f77c90_0;
    %parti/s 8, 8, 5;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 2 172 "$write", "%c", &PV<v0x140f77c90_0, 8, 8> {0 0 0};
T_8.6 ;
    %load/vec4 v0x140f77c90_0;
    %parti/s 8, 16, 6;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_8.8, 4;
    %vpi_call 2 174 "$write", "%c", &PV<v0x140f77c90_0, 16, 8> {0 0 0};
T_8.8 ;
    %load/vec4 v0x140f77c90_0;
    %parti/s 8, 24, 6;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_8.10, 4;
    %vpi_call 2 176 "$write", "%c", &PV<v0x140f77c90_0, 24, 8> {0 0 0};
T_8.10 ;
T_8.4 ;
    %end;
S_0x140f77d50 .scope task, "regHILOSet" "regHILOSet" 2 159, 2 159 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f77f10_0 .var "data1", 31 0;
v0x140f77fd0_0 .var "data2", 31 0;
TD_main.cpu.regHILOSet ;
    %load/vec4 v0x140f77f10_0;
    %store/vec4 v0x140f78c40_0, 0, 32;
    %load/vec4 v0x140f77fd0_0;
    %store/vec4 v0x140f78d00_0, 0, 32;
    %end;
S_0x140f78070 .scope task, "regSet" "regSet" 2 133, 2 133 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f78230_0 .var "data", 31 0;
v0x140f782c0_0 .var "i", 3 0;
TD_main.cpu.regSet ;
    %load/vec4 v0x140f782c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v0x140f78230_0;
    %load/vec4 v0x140f782c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_10.12 ;
    %end;
S_0x140f78370 .scope task, "retValSet" "retValSet" 2 150, 2 150 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f78530_0 .var "data", 31 0;
v0x140f785f0_0 .var "i", 3 0;
TD_main.cpu.retValSet ;
    %load/vec4 v0x140f785f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v0x140f78530_0;
    %addi 4, 0, 32;
    %load/vec4 v0x140f785f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_11.14 ;
    %end;
S_0x140f786a0 .scope task, "taskExecute" "taskExecute" 2 203, 2 203 0, S_0x140f5d750;
 .timescale 0 0;
TD_main.cpu.taskExecute ;
    %load/vec4 v0x140f7a870_0;
    %addi 1, 0, 3;
    %store/vec4 v0x140f7a870_0, 0, 3;
    %load/vec4 v0x140f7a7c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %jmp T_12.21;
T_12.16 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f770d0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x140f77190_0, 0, 2;
    %fork TD_main.cpu.memReadStart, S_0x140f76ed0;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f7a670_0, 0, 32;
    %load/vec4 v0x140f79730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f79e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79730_0, 0, 1;
    %load/vec4 v0x140f79b40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v0x140f79e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79e00_0, 0, 1;
T_12.24 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %addi 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
T_12.23 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x140f7a490_0, 0, 3;
    %jmp T_12.21;
T_12.17 ;
    %fork TD_main.cpu.memReadEnd, S_0x140f76c50;
    %join;
    %load/vec4 v0x140f76e10_0;
    %store/vec4 v0x140f79d50_0, 0, 32;
    %load/vec4 v0x140f79d50_0;
    %parti/s 20, 12, 5;
    %split/vec4 4;
    %store/vec4 v0x140f79470_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0x140f793c0_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0x140f79310_0, 0, 4;
    %store/vec4 v0x140f7a520_0, 0, 8;
    %load/vec4 v0x140f79d50_0;
    %parti/s 24, 0, 2;
    %pad/s 32;
    %store/vec4 v0x140f79680_0, 0, 32;
    %load/vec4 v0x140f79d50_0;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x140f795d0_0, 0, 32;
    %load/vec4 v0x140f79d50_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x140f7a920_0, 0, 32;
    %load/vec4 v0x140f79d50_0;
    %parti/s 12, 0, 2;
    %pad/s 32;
    %store/vec4 v0x140f79520_0, 0, 32;
    %load/vec4 v0x140f79d50_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x140f79810_0, 0, 5;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f78e90_0, 0, 32;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f78f40_0, 0, 32;
    %load/vec4 v0x140f79470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f78ff0_0, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f790a0_0, 0, 32;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f791b0_0, 0, 32;
    %load/vec4 v0x140f79470_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f79260_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x140f7a490_0, 0, 3;
    %jmp T_12.21;
T_12.18 ;
    %load/vec4 v0x140f7a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_12.47, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_12.50, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_12.51, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_12.52, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_12.57, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_12.58, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_12.61, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_12.62, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_12.63, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_12.64, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_12.65, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_12.66, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_12.67, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_12.68, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_12.69, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_12.70, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_12.71, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_12.72, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 8;
    %cmp/u;
    %jmp/1 T_12.73, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 8;
    %cmp/u;
    %jmp/1 T_12.74, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_12.75, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_12.76, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_12.77, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_12.78, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8;
    %cmp/u;
    %jmp/1 T_12.79, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_12.80, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_12.81, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_12.82, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_12.83, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_12.84, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_12.85, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8;
    %cmp/u;
    %jmp/1 T_12.86, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8;
    %cmp/u;
    %jmp/1 T_12.87, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8;
    %cmp/u;
    %jmp/1 T_12.88, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 8;
    %cmp/u;
    %jmp/1 T_12.89, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_12.90, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 8;
    %cmp/u;
    %jmp/1 T_12.91, 6;
    %vpi_call 2 357 "$display", "%4dns %8x : OP code %8x not support", $stime, v0x140f7a670_0, v0x140f7a520_0 {0 0 0};
    %jmp T_12.93;
T_12.26 ;
    %jmp T_12.93;
T_12.27 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f770d0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x140f77190_0, 0, 2;
    %fork TD_main.cpu.memReadStart, S_0x140f76ed0;
    %join;
    %jmp T_12.93;
T_12.28 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f775b0_0, 0, 32;
    %load/vec4 v0x140f78e90_0;
    %store/vec4 v0x140f77660_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x140f77710_0, 0, 2;
    %fork TD_main.cpu.memWriteStart, S_0x140f773f0;
    %join;
    %jmp T_12.93;
T_12.29 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f770d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140f77190_0, 0, 2;
    %fork TD_main.cpu.memReadStart, S_0x140f76ed0;
    %join;
    %jmp T_12.93;
T_12.30 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f770d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140f77190_0, 0, 2;
    %fork TD_main.cpu.memReadStart, S_0x140f76ed0;
    %join;
    %jmp T_12.93;
T_12.31 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f775b0_0, 0, 32;
    %load/vec4 v0x140f78e90_0;
    %store/vec4 v0x140f77660_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140f77710_0, 0, 2;
    %fork TD_main.cpu.memWriteStart, S_0x140f773f0;
    %join;
    %jmp T_12.93;
T_12.32 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f770d0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x140f77190_0, 0, 2;
    %fork TD_main.cpu.memReadStart, S_0x140f76ed0;
    %join;
    %jmp T_12.93;
T_12.33 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f770d0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x140f77190_0, 0, 2;
    %fork TD_main.cpu.memReadStart, S_0x140f76ed0;
    %join;
    %jmp T_12.93;
T_12.34 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f775b0_0, 0, 32;
    %load/vec4 v0x140f78e90_0;
    %store/vec4 v0x140f77660_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x140f77710_0, 0, 2;
    %fork TD_main.cpu.memWriteStart, S_0x140f773f0;
    %join;
    %jmp T_12.93;
T_12.35 ;
    %load/vec4 v0x140f78ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.94, 4;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
T_12.94 ;
    %jmp T_12.93;
T_12.36 ;
    %load/vec4 v0x140f78ff0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.96, 4;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
T_12.96 ;
    %jmp T_12.93;
T_12.37 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.38 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %sub;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %sub;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %jmp T_12.93;
T_12.39 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %add;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.40 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %add;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %load/vec4 v0x140f79310_0;
    %pad/u 32;
    %load/vec4 v0x140f78f40_0;
    %cmp/u;
    %jmp/0xz  T_12.98, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %jmp T_12.99;
T_12.98 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
T_12.99 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.100, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
T_12.100 ;
    %jmp T_12.93;
T_12.41 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %sub;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.42 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %sub;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %load/vec4 v0x140f78f40_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f78ff0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.102, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %jmp T_12.103;
T_12.102 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
T_12.103 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.104, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
T_12.104 ;
    %jmp T_12.93;
T_12.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140f79bf0_0, 0, 32;
T_12.106 ;
    %load/vec4 v0x140f79bf0_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x140f78f40_0;
    %pushi/vec4 2147483648, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_12.107, 8;
    %load/vec4 v0x140f78f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x140f78f40_0, 0, 32;
    %load/vec4 v0x140f79bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140f79bf0_0, 0, 32;
    %jmp T_12.106;
T_12.107 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f79bf0_0;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140f79bf0_0, 0, 32;
T_12.108 ;
    %load/vec4 v0x140f79bf0_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x140f78f40_0;
    %pushi/vec4 2147483648, 0, 32;
    %and;
    %pushi/vec4 2147483648, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_12.109, 8;
    %load/vec4 v0x140f78f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x140f78f40_0, 0, 32;
    %load/vec4 v0x140f79bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140f79bf0_0, 0, 32;
    %jmp T_12.108;
T_12.109 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f79bf0_0;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.45 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %mul;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.46 ;
    %load/vec4 v0x140f790a0_0;
    %load/vec4 v0x140f791b0_0;
    %mod;
    %store/vec4 v0x140f77f10_0, 0, 32;
    %load/vec4 v0x140f790a0_0;
    %load/vec4 v0x140f791b0_0;
    %div;
    %store/vec4 v0x140f77fd0_0, 0, 32;
    %fork TD_main.cpu.regHILOSet, S_0x140f77d50;
    %join;
    %jmp T_12.93;
T_12.47 ;
    %load/vec4 v0x140f78e90_0;
    %load/vec4 v0x140f78f40_0;
    %mod/s;
    %store/vec4 v0x140f77f10_0, 0, 32;
    %load/vec4 v0x140f78e90_0;
    %load/vec4 v0x140f78f40_0;
    %div/s;
    %store/vec4 v0x140f77fd0_0, 0, 32;
    %fork TD_main.cpu.regHILOSet, S_0x140f77d50;
    %join;
    %load/vec4 v0x140f78e90_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x140f78f40_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x140f78e90_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.110, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %jmp T_12.111;
T_12.110 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
T_12.111 ;
    %jmp T_12.93;
T_12.48 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %and;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.49 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f7a920_0;
    %and;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.50 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %or;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.51 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f7a920_0;
    %or;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.52 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %xor;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.53 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %or;
    %inv;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.54 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f7a920_0;
    %xor;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.55 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f7a920_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.56 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %ix/getv 4, v0x140f79810_0;
    %shiftl 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.57 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %ix/getv 4, v0x140f79810_0;
    %shiftr/s 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.58 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %ix/getv 4, v0x140f79810_0;
    %shiftr 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.59 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.60 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.61 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.62 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %ix/getv 4, v0x140f79810_0;
    %shiftl 4;
    %load/vec4 v0x140f78f40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x140f79810_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.63 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %ix/getv 4, v0x140f79810_0;
    %shiftr 4;
    %load/vec4 v0x140f78f40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x140f79810_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.64 ;
T_12.112 ;
    %load/vec4 v0x140f78ff0_0;
    %cmpi/s 4294967264, 0, 32;
    %jmp/0xz T_12.113, 5;
    %load/vec4 v0x140f78ff0_0;
    %addi 32, 0, 32;
    %store/vec4 v0x140f78ff0_0, 0, 32;
    %jmp T_12.112;
T_12.113 ;
T_12.114 ;
    %load/vec4 v0x140f78ff0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.115, 5;
    %load/vec4 v0x140f78ff0_0;
    %subi 32, 0, 32;
    %store/vec4 v0x140f78ff0_0, 0, 32;
    %jmp T_12.114;
T_12.115 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x140f78f40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x140f78ff0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.65 ;
T_12.116 ;
    %load/vec4 v0x140f78ff0_0;
    %cmpi/s 4294967264, 0, 32;
    %jmp/0xz T_12.117, 5;
    %load/vec4 v0x140f78ff0_0;
    %addi 32, 0, 32;
    %store/vec4 v0x140f78ff0_0, 0, 32;
    %jmp T_12.116;
T_12.117 ;
T_12.118 ;
    %load/vec4 v0x140f78ff0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.119, 5;
    %load/vec4 v0x140f78ff0_0;
    %subi 32, 0, 32;
    %store/vec4 v0x140f78ff0_0, 0, 32;
    %jmp T_12.118;
T_12.119 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x140f78f40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x140f78ff0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.66 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78d00_0;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.67 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %load/vec4 v0x140f78c40_0;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.68 ;
    %load/vec4 v0x140f78e90_0;
    %store/vec4 v0x140f78d00_0, 0, 32;
    %jmp T_12.93;
T_12.69 ;
    %load/vec4 v0x140f78e90_0;
    %store/vec4 v0x140f78c40_0, 0, 32;
    %jmp T_12.93;
T_12.70 ;
    %load/vec4 v0x140f78e90_0;
    %pad/s 64;
    %load/vec4 v0x140f78f40_0;
    %pad/s 64;
    %mul;
    %split/vec4 32;
    %store/vec4 v0x140f78d00_0, 0, 32;
    %store/vec4 v0x140f78c40_0, 0, 32;
    %jmp T_12.93;
T_12.71 ;
    %load/vec4 v0x140f790a0_0;
    %pad/u 64;
    %load/vec4 v0x140f791b0_0;
    %pad/u 64;
    %mul;
    %split/vec4 32;
    %store/vec4 v0x140f78d00_0, 0, 32;
    %store/vec4 v0x140f78c40_0, 0, 32;
    %jmp T_12.93;
T_12.72 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f782c0_0, 0, 4;
    %ix/getv 4, v0x140f793c0_0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f78230_0, 0, 32;
    %fork TD_main.cpu.regSet, S_0x140f78070;
    %join;
    %jmp T_12.93;
T_12.73 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f76600_0, 0, 4;
    %load/vec4 v0x140f78f40_0;
    %store/vec4 v0x140f66c70_0, 0, 32;
    %fork TD_main.cpu.C0regSet, S_0x140f66ab0;
    %join;
    %jmp T_12.93;
T_12.74 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f76600_0, 0, 4;
    %ix/getv 4, v0x140f793c0_0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f66c70_0, 0, 32;
    %fork TD_main.cpu.C0regSet, S_0x140f66ab0;
    %join;
    %jmp T_12.93;
T_12.75 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f78ff0_0;
    %cmp/s;
    %jmp/0xz  T_12.120, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.121;
T_12.120 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_12.121 ;
    %jmp T_12.93;
T_12.76 ;
    %load/vec4 v0x140f791b0_0;
    %load/vec4 v0x140f79260_0;
    %cmp/u;
    %jmp/0xz  T_12.122, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.123;
T_12.122 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_12.123 ;
    %jmp T_12.93;
T_12.77 ;
    %load/vec4 v0x140f78f40_0;
    %load/vec4 v0x140f795d0_0;
    %cmp/s;
    %jmp/0xz  T_12.124, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.125;
T_12.124 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_12.125 ;
    %jmp T_12.93;
T_12.78 ;
    %load/vec4 v0x140f791b0_0;
    %load/vec4 v0x140f7a920_0;
    %cmp/u;
    %jmp/0xz  T_12.126, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.127;
T_12.126 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_12.127 ;
    %jmp T_12.93;
T_12.79 ;
    %load/vec4 v0x140f78e90_0;
    %load/vec4 v0x140f78f40_0;
    %cmp/e;
    %jmp/0xz  T_12.128, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.128 ;
    %jmp T_12.93;
T_12.80 ;
    %load/vec4 v0x140f78e90_0;
    %load/vec4 v0x140f78f40_0;
    %cmp/ne;
    %jmp/0xz  T_12.130, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f795d0_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.130 ;
    %jmp T_12.93;
T_12.81 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.132, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.132 ;
    %jmp T_12.93;
T_12.82 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.134, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.134 ;
    %jmp T_12.93;
T_12.83 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.136, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.136 ;
    %jmp T_12.93;
T_12.84 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 0, 2;
    %nor/r;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.138, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.138 ;
    %jmp T_12.93;
T_12.85 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.140, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.140 ;
    %jmp T_12.93;
T_12.86 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.142, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
T_12.142 ;
    %jmp T_12.93;
T_12.87 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %jmp T_12.93;
T_12.88 ;
    %load/vec4 v0x140f79310_0;
    %store/vec4 v0x140f785f0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f78530_0, 0, 32;
    %fork TD_main.cpu.retValSet, S_0x140f78370;
    %join;
    %load/vec4 v0x140f78f40_0;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
    %jmp T_12.93;
T_12.89 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78db0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %jmp T_12.93;
T_12.90 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x140f785f0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f78530_0, 0, 32;
    %fork TD_main.cpu.retValSet, S_0x140f78370;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %load/vec4 v0x140f79680_0;
    %add;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
    %jmp T_12.93;
T_12.91 ;
    %load/vec4 v0x140f78e90_0;
    %store/vec4 v0x140f76860_0, 0, 32;
    %fork TD_main.cpu.PCSet, S_0x140f766a0;
    %join;
    %jmp T_12.93;
T_12.93 ;
    %pop/vec4 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 9, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 13, 5;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 10, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 14, 5;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 11, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 15, 5;
    %and;
    %or;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 12, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 16, 6;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.144, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f7a490_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79ca0_0, 0, 1;
    %jmp T_12.145;
T_12.144 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x140f7a490_0, 0, 3;
T_12.145 ;
    %jmp T_12.21;
T_12.19 ;
    %load/vec4 v0x140f7a520_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.146, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.147, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.148, 6;
    %jmp T_12.149;
T_12.146 ;
    %fork TD_main.cpu.memWriteEnd, S_0x140f77230;
    %join;
    %jmp T_12.149;
T_12.147 ;
    %fork TD_main.cpu.memWriteEnd, S_0x140f77230;
    %join;
    %jmp T_12.149;
T_12.148 ;
    %fork TD_main.cpu.memWriteEnd, S_0x140f77230;
    %join;
    %jmp T_12.149;
T_12.149 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x140f7a490_0, 0, 3;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0x140f7a520_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.150, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.151, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.152, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.153, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.154, 6;
    %jmp T_12.155;
T_12.150 ;
    %fork TD_main.cpu.memReadEnd, S_0x140f76c50;
    %join;
    %load/vec4 v0x140f76e10_0;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.155;
T_12.151 ;
    %fork TD_main.cpu.memReadEnd, S_0x140f76c50;
    %join;
    %load/vec4 v0x140f76e10_0;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.155;
T_12.152 ;
    %fork TD_main.cpu.memReadEnd, S_0x140f76c50;
    %join;
    %load/vec4 v0x140f76e10_0;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.155;
T_12.153 ;
    %fork TD_main.cpu.memReadEnd, S_0x140f76c50;
    %join;
    %load/vec4 v0x140f76e10_0;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %jmp T_12.155;
T_12.154 ;
    %fork TD_main.cpu.memReadEnd, S_0x140f76c50;
    %join;
    %load/vec4 v0x140f76e10_0;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.156, 8;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %vpi_call 2 382 "$display", "%4dns %8x : %8x m[%-04x+%-04x]=%8x  SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, S<1,vec4,s32>, v0x140f795d0_0, S<0,vec4,s32>, &A<v0x140f78db0, 15> {2 0 0};
T_12.156 ;
    %jmp T_12.155;
T_12.155 ;
    %pop/vec4 1;
    %load/vec4 v0x140f7a520_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.158, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.159, 6;
    %jmp T_12.160;
T_12.158 ;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %cmpi/u 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.161, 5;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %pushi/vec4 4294967168, 0, 32;
    %or;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_12.161 ;
    %jmp T_12.160;
T_12.159 ;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %cmpi/u 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.163, 5;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %pushi/vec4 4294934528, 0, 32;
    %or;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x140f78db0, 4, 0;
T_12.163 ;
    %jmp T_12.160;
T_12.160 ;
    %pop/vec4 1;
    %load/vec4 v0x140f7a520_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_12.165, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_12.166, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_12.167, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_12.168, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_12.169, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_12.170, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.171, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.172, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_12.173, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 8;
    %cmp/u;
    %jmp/1 T_12.174, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 8;
    %cmp/u;
    %jmp/1 T_12.175, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.178, 8;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %vpi_call 2 428 "$display", "%4dns %8x : %8x R[%02d]=%-8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f79310_0, S<0,vec4,s32>, &A<v0x140f78db0, 15> {1 0 0};
T_12.178 ;
    %jmp T_12.177;
T_12.165 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.180, 8;
    %vpi_call 2 397 "$display", "%4dns %8x : %8x HI=%8x LO=%8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f78c40_0, v0x140f78d00_0, &A<v0x140f78db0, 15> {0 0 0};
T_12.180 ;
    %jmp T_12.177;
T_12.166 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.182, 8;
    %vpi_call 2 397 "$display", "%4dns %8x : %8x HI=%8x LO=%8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f78c40_0, v0x140f78d00_0, &A<v0x140f78db0, 15> {0 0 0};
T_12.182 ;
    %jmp T_12.177;
T_12.167 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.184, 8;
    %vpi_call 2 397 "$display", "%4dns %8x : %8x HI=%8x LO=%8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f78c40_0, v0x140f78d00_0, &A<v0x140f78db0, 15> {0 0 0};
T_12.184 ;
    %jmp T_12.177;
T_12.168 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.186, 8;
    %vpi_call 2 397 "$display", "%4dns %8x : %8x HI=%8x LO=%8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f78c40_0, v0x140f78d00_0, &A<v0x140f78db0, 15> {0 0 0};
T_12.186 ;
    %jmp T_12.177;
T_12.169 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.188, 8;
    %vpi_call 2 397 "$display", "%4dns %8x : %8x HI=%8x LO=%8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f78c40_0, v0x140f78d00_0, &A<v0x140f78db0, 15> {0 0 0};
T_12.188 ;
    %jmp T_12.177;
T_12.170 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.190, 8;
    %vpi_call 2 397 "$display", "%4dns %8x : %8x HI=%8x LO=%8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f78c40_0, v0x140f78d00_0, &A<v0x140f78db0, 15> {0 0 0};
T_12.190 ;
    %jmp T_12.177;
T_12.171 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.192, 8;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %vpi_call 2 401 "$display", "%4dns %8x : %8x m[%-04x+%-04x]=%8x  SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, S<1,vec4,s32>, v0x140f795d0_0, S<0,vec4,s32>, &A<v0x140f78db0, 15> {2 0 0};
T_12.192 ;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %load/vec4 v0x140f795d0_0;
    %add;
    %cmpi/e 16777216, 0, 32;
    %jmp/0xz  T_12.194, 4;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %store/vec4 v0x140f77c90_0, 0, 32;
    %fork TD_main.cpu.outw, S_0x140f77a50;
    %join;
T_12.194 ;
    %jmp T_12.177;
T_12.172 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.196, 8;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %vpi_call 2 409 "$display", "%4dns %8x : %8x m[%-04x+%-04x]=%c  SW=%8x, R[a]=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, S<2,vec4,s32>, v0x140f795d0_0, S<1,vec4,u8>, &A<v0x140f78db0, 15>, S<0,vec4,s32> {3 0 0};
T_12.196 ;
    %load/vec4 v0x140f793c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %load/vec4 v0x140f795d0_0;
    %add;
    %cmpi/e 16777216, 0, 32;
    %jmp/0xz  T_12.198, 4;
    %load/vec4 v0x140f78b90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.200, 8;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x140f77990_0, 0, 8;
    %fork TD_main.cpu.outc, S_0x140f777d0;
    %join;
    %jmp T_12.201;
T_12.200 ;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x140f77990_0, 0, 8;
    %fork TD_main.cpu.outc, S_0x140f777d0;
    %join;
T_12.201 ;
T_12.198 ;
    %jmp T_12.177;
T_12.173 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.202, 8;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %vpi_call 2 420 "$display", "%4dns %8x : %8x R[%02d]=%-8x  C0R[%02d]=%-8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f79310_0, S<0,vec4,s32>, v0x140f79310_0, &A<v0x140f78ae0, v0x140f79310_0 >, &A<v0x140f78db0, 15> {1 0 0};
T_12.202 ;
    %jmp T_12.177;
T_12.174 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.204, 8;
    %load/vec4 v0x140f79310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x140f78db0, 4;
    %vpi_call 2 420 "$display", "%4dns %8x : %8x R[%02d]=%-8x  C0R[%02d]=%-8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f79310_0, S<0,vec4,s32>, v0x140f79310_0, &A<v0x140f78ae0, v0x140f79310_0 >, &A<v0x140f78db0, 15> {1 0 0};
T_12.204 ;
    %jmp T_12.177;
T_12.175 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.206, 8;
    %vpi_call 2 424 "$display", "%4dns %8x : %8x C0R[%02d]=%-8x C0R[%02d]=%-8x SW=%8x", $stime, v0x140f7a670_0, v0x140f79d50_0, v0x140f79310_0, &A<v0x140f78ae0, v0x140f79310_0 >, v0x140f793c0_0, &A<v0x140f78ae0, v0x140f793c0_0 >, &A<v0x140f78db0, 15> {0 0 0};
T_12.206 ;
    %jmp T_12.177;
T_12.177 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_12.208, 5;
    %vpi_call 2 432 "$display", "total cpu cycles = %-d", v0x140f799e0_0 {0 0 0};
    %vpi_call 2 433 "$display", "RET to PC < 0, finished!" {0 0 0};
    %vpi_call 2 434 "$finish" {0 0 0};
T_12.208 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f7a490_0, 0, 3;
    %jmp T_12.21;
T_12.21 ;
    %pop/vec4 1;
    %end;
S_0x140f78860 .scope task, "taskInterrupt" "taskInterrupt" 2 185, 2 185 0, S_0x140f5d750;
 .timescale 0 0;
v0x140f78a20_0 .var "iMode", 2 0;
TD_main.cpu.taskInterrupt ;
    %load/vec4 v0x140f79ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.210, 4;
    %load/vec4 v0x140f78a20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.212, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.213, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.214, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.215, 6;
    %jmp T_13.216;
T_13.212 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x140f7a870_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78db0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78db0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 15, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f79ca0_0, 0, 1;
    %load/vec4 v0x140f798a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140f78b90_0, 4, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x140f799e0_0, 0, 64;
    %jmp T_13.216;
T_13.213 ;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %jmp T_13.216;
T_13.214 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140f79ca0_0, 0, 1;
    %jmp T_13.216;
T_13.215 ;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x140f78ae0, 4, 0;
    %jmp T_13.216;
T_13.216 ;
    %pop/vec4 1;
T_13.210 ;
    %vpi_call 2 200 "$display", "taskInterrupt(%3b)", v0x140f78a20_0 {0 0 0};
    %end;
S_0x140f7ab10 .scope module, "mem" "memory0" 2 560, 2 471 0, S_0x140f5ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rw";
    .port_info 4 /INPUT 2 "m_size";
    .port_info 5 /INPUT 32 "abus";
    .port_info 6 /INPUT 32 "dbus_in";
    .port_info 7 /OUTPUT 32 "dbus_out";
    .port_info 8 /OUTPUT 1 "cfg";
L_0x140f7c110 .functor BUFZ 32, v0x140f7afd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x140f7adc0_0 .net "abus", 31 0, v0x140f7a150_0;  alias, 1 drivers
v0x140f7ae50_0 .net "cfg", 0 0, L_0x140f7c180;  alias, 1 drivers
v0x140f7af00_0 .net "clock", 0 0, v0x140f7b850_0;  alias, 1 drivers
v0x140f7afd0_0 .var "data", 31 0;
v0x140f7b060_0 .net "dbus_in", 31 0, v0x140f7a200_0;  alias, 1 drivers
v0x140f7b130_0 .net "dbus_out", 31 0, L_0x140f7c110;  alias, 1 drivers
v0x140f7b1e0_0 .net "en", 0 0, v0x140f79f60_0;  alias, 1 drivers
v0x140f7b290_0 .var/i "i", 31 0;
v0x140f7b320 .array "m", 16777215 0, 7 0;
v0x140f7b430_0 .net "m_size", 1 0, v0x140f7a0a0_0;  alias, 1 drivers
v0x140f7b4f0 .array "mconfig", 0 0, 31 0;
v0x140f7b580_0 .net "reset", 0 0, o0x138008e50;  alias, 0 drivers
v0x140f7b610_0 .net "rw", 0 0, v0x140f7a000_0;  alias, 1 drivers
E_0x140f7ad60/0 .event edge, v0x140f7a200_0, v0x140f7a000_0, v0x140f79f60_0, v0x140f7a150_0;
E_0x140f7ad60/1 .event edge, v0x140f79940_0;
E_0x140f7ad60 .event/or E_0x140f7ad60/0, E_0x140f7ad60/1;
v0x140f7b4f0_0 .array/port v0x140f7b4f0, 0;
L_0x140f7c180 .part v0x140f7b4f0_0, 0, 1;
    .scope S_0x140f5d750;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79ca0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x140f5d750;
T_15 ;
    %wait E_0x140f5d3a0;
    %load/vec4 v0x140f79ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x140f7a7c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 9, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 13, 5;
    %and;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 10, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 14, 5;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x140f78a20_0, 0, 3;
    %fork TD_main.cpu.taskInterrupt, S_0x140f78860;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f7a7c0_0, 0, 3;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x140f79ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x140f7a7c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 9, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 13, 5;
    %and;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 11, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 15, 5;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 12, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78db0, 4;
    %parti/s 1, 16, 6;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x140f78a20_0, 0, 3;
    %fork TD_main.cpu.taskInterrupt, S_0x140f78860;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f79f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f7a7c0_0, 0, 3;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x140f79ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x140f79eb0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f78a20_0, 0, 3;
    %fork TD_main.cpu.taskInterrupt, S_0x140f78860;
    %join;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x140f78db0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f7a7c0_0, 0, 3;
    %jmp T_15.5;
T_15.4 ;
    %fork TD_main.cpu.taskExecute, S_0x140f786a0;
    %join;
    %load/vec4 v0x140f7a490_0;
    %store/vec4 v0x140f7a7c0_0, 0, 3;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f78ae0, 4;
    %store/vec4 v0x140f7a5c0_0, 0, 32;
    %load/vec4 v0x140f799e0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x140f799e0_0, 0, 64;
    %jmp T_15;
    .thread T_15;
    .scope S_0x140f7ab10;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140f7b290_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x140f7b290_0;
    %cmpi/u 16777216, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x140f7b290_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %load/vec4 v0x140f7b290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140f7b290_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 2 488 "$readmemh", "cpu0.config", v0x140f7b4f0 {0 0 0};
    %vpi_call 2 490 "$readmemh", "cpu0.hex", v0x140f7b320 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x140f7ab10;
T_17 ;
    %wait E_0x140f7ad60;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x140f7adc0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x140f7adc0_0;
    %cmpi/u 16777212, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x140f7b1e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x140f7b610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x140f7b060_0;
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f7b4f0, 4;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x140f7b430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x140f7b430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %jmp T_17.15;
T_17.11 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.15;
T_17.12 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.15;
T_17.13 ;
    %load/vec4 v0x140f7b060_0;
    %parti/s 24, 0, 2;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x140f7b060_0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x140f7b320, 4, 0;
    %ix/getv 4, v0x140f7adc0_0;
    %store/vec4a v0x140f7b320, 4, 0;
    %jmp T_17.15;
T_17.15 ;
    %pop/vec4 1;
T_17.5 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x140f7b1e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x140f7b610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x140f7b4f0, 4;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0x140f7b430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %jmp T_17.24;
T_17.20 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.24;
T_17.21 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.24;
T_17.22 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.24;
T_17.23 ;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.24;
T_17.24 ;
    %pop/vec4 1;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x140f7b430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %jmp T_17.29;
T_17.25 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.29;
T_17.26 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.29;
T_17.27 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.29;
T_17.28 ;
    %ix/getv 4, v0x140f7adc0_0;
    %load/vec4a v0x140f7b320, 4;
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140f7adc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x140f7b320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x140f7afd0_0, 0, 32;
    %jmp T_17.29;
T_17.29 ;
    %pop/vec4 1;
T_17.19 ;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x140f7afd0_0, 0, 32;
T_17.17 ;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x140f7afd0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x140f5ddd0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140f7b850_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x140f7ba40_0, 0, 3;
    %delay 300000000, 0;
    %vpi_call 2 567 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x140f5ddd0;
T_19 ;
    %delay 10, 0;
    %load/vec4 v0x140f7b850_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x140f7b850_0, 0, 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu0.v";
