

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s'
================================================================
* Date:           Wed Oct 20 11:53:09 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.687 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_0_V_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %x_0_V)" [firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 3 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i16 %x_0_V_read to i12" [firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 4 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %x_1_V)" [firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 5 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1496 = trunc i16 %x_1_V_read to i12" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 6 'trunc' 'trunc_ln1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.99ns)   --->   "%icmp_ln1496 = icmp slt i12 %trunc_ln52, %trunc_ln1496" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 7 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %icmp_ln1496, i12 %trunc_ln1496, i12 %trunc_ln52" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 8 'select' 'select_ln85' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %x_2_V)" [firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 9 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i16 %x_2_V_read to i12" [firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 10 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_3_V_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %x_3_V)" [firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 11 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1496_1 = trunc i16 %x_3_V_read to i12" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 12 'trunc' 'trunc_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln1496_9 = icmp slt i12 %trunc_ln52_1, %trunc_ln1496_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 13 'icmp' 'icmp_ln1496_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%select_ln85_9 = select i1 %icmp_ln1496_9, i12 %trunc_ln1496_1, i12 %trunc_ln52_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 14 'select' 'select_ln85_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln1496_10 = icmp slt i12 %select_ln85, %select_ln85_9" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 15 'icmp' 'icmp_ln1496_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.69ns)   --->   "%select_ln85_10 = select i1 %icmp_ln1496_10, i12 %select_ln85_9, i12 %select_ln85" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:54]   --->   Operation 16 'select' 'select_ln85_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret i12 %select_ln85_10" [firmware/nnet_utils/nnet_common.h:54]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_0_V_read     (read  ) [ 000]
trunc_ln52     (trunc ) [ 000]
x_1_V_read     (read  ) [ 000]
trunc_ln1496   (trunc ) [ 000]
icmp_ln1496    (icmp  ) [ 000]
select_ln85    (select) [ 011]
x_2_V_read     (read  ) [ 000]
trunc_ln52_1   (trunc ) [ 000]
x_3_V_read     (read  ) [ 000]
trunc_ln1496_1 (trunc ) [ 000]
icmp_ln1496_9  (icmp  ) [ 000]
select_ln85_9  (select) [ 011]
icmp_ln1496_10 (icmp  ) [ 000]
select_ln85_10 (select) [ 000]
ret_ln54       (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="x_0_V_read_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="16" slack="0"/>
<pin id="12" dir="0" index="1" bw="16" slack="0"/>
<pin id="13" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="x_1_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="16" slack="0"/>
<pin id="18" dir="0" index="1" bw="16" slack="0"/>
<pin id="19" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="x_2_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="x_3_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln52_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln1496_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1496/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="icmp_ln1496_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="12" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="select_ln85_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="0" index="2" bw="12" slack="0"/>
<pin id="52" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln52_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln1496_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1496_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="icmp_ln1496_9_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_9/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="select_ln85_9_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="0"/>
<pin id="73" dir="0" index="2" bw="12" slack="0"/>
<pin id="74" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_9/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln1496_10_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="1"/>
<pin id="80" dir="0" index="1" bw="12" slack="1"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_10/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="select_ln85_10_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="1"/>
<pin id="85" dir="0" index="2" bw="12" slack="1"/>
<pin id="86" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_10/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="select_ln85_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="1"/>
<pin id="90" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="94" class="1005" name="select_ln85_9_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="1"/>
<pin id="96" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="8" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="0" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="10" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="16" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="34" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="38" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="34" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="22" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="28" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="56" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="60" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="60" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="56" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="87"><net_src comp="78" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="48" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="70" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> : x_0_V | {1 }
	Port: reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> : x_1_V | {1 }
	Port: reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> : x_2_V | {1 }
	Port: reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> : x_3_V | {1 }
  - Chain level:
	State 1
		icmp_ln1496 : 1
		select_ln85 : 2
		icmp_ln1496_9 : 1
		select_ln85_9 : 2
	State 2
		select_ln85_10 : 1
		ret_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln1496_fu_42   |    0    |    13   |
|   icmp   |  icmp_ln1496_9_fu_64  |    0    |    13   |
|          |  icmp_ln1496_10_fu_78 |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |   select_ln85_fu_48   |    0    |    12   |
|  select  |  select_ln85_9_fu_70  |    0    |    12   |
|          |  select_ln85_10_fu_82 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          | x_0_V_read_read_fu_10 |    0    |    0    |
|   read   | x_1_V_read_read_fu_16 |    0    |    0    |
|          | x_2_V_read_read_fu_22 |    0    |    0    |
|          | x_3_V_read_read_fu_28 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    trunc_ln52_fu_34   |    0    |    0    |
|   trunc  |   trunc_ln1496_fu_38  |    0    |    0    |
|          |   trunc_ln52_1_fu_56  |    0    |    0    |
|          |  trunc_ln1496_1_fu_60 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    75   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|select_ln85_9_reg_94|   12   |
| select_ln85_reg_88 |   12   |
+--------------------+--------+
|        Total       |   24   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   75   |
+-----------+--------+--------+
