# bus_using_mux
Verilog implementation of a 4-register bus transfer system using multiplexers for data routing.
