library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity BCD_to_7seg is
    Port (
        BCD : in STD_LOGIC_VECTOR (3 downto 0); -- Entrada BCD (4 bits)
        SEG : out STD_LOGIC_VECTOR (6 downto 0) -- SaÃ­da para o display (7 segmentos)
    );
end BCD_to_7seg;

architecture Behavioral of BCD_to_7seg is
begin
    process(BCD)
    begin
        case BCD is
            when "0000" => SEG <= "1000000"; -- 0
            when "0001" => SEG <= "1111001"; -- 1
            when "0010" => SEG <= "0100100"; -- 2
            when "0011" => SEG <= "0110000"; -- 3
            when "0100" => SEG <= "0011001"; -- 4
            when "0101" => SEG <= "0010010"; -- 5
            when "0110" => SEG <= "0000010"; -- 6
            when "0111" => SEG <= "1111000"; -- 7
            when "1000" => SEG <= "0000000"; -- 8
            when "1001" => SEG <= "0010000"; -- 9
            when others => SEG <= "1111111"; -- Apaga tudo (nenhum segmento ativo)
        end case;
    end process;
end Behavioral;
