{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627956542062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627956542062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C10LPRefKit 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"C10LPRefKit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627956542087 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1627956542123 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1627956542123 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627956542280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627956542283 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627956542367 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627956542367 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 13860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627956542375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 13862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627956542375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 13864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627956542375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 13866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627956542375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 13868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627956542375 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627956542375 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627956542378 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627956542716 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1627956543837 ""}
{ "Info" "ISTA_SDC_FOUND" "C10LPRefKit.sdc " "Reading SDC File: 'C10LPRefKit.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627956543841 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO16 " "Node: GPIO16 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CamaraVGADriver:CamaraVGADriver\|OV7670:Cam\|Forma\[0\] GPIO16 " "Register CamaraVGADriver:CamaraVGADriver\|OV7670:Cam\|Forma\[0\] is being clocked by GPIO16" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627956543866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627956543866 "|C10LPRefKit|GPIO16"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M " "Node: CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[7\] CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M " "Register CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[7\] is being clocked by CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627956543867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627956543867 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|DivisorFrecuencia:CLK25|Clock25M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[1\] " "Node: CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CamaraVGADriver:CamaraVGADriver\|CounterY\[2\] CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[1\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterY\[2\] is being clocked by CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627956543867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627956543867 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clock (Rise) Clock (Rise) setup and hold " "From Clock (Rise) to Clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1627956543885 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1627956543885 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1627956543896 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627956543896 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627956543896 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clock " "  20.000        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627956543896 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1627956543896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M " "Destination node CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M" {  } { { "../../../module/Verilog/VGA/DivisorFrecuencia.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Uart:Uart_1\|GeneradorBaudios:Baud\|ClockBAUD " "Destination node Uart:Uart_1\|GeneradorBaudios:Baud\|ClockBAUD" {  } { { "../../../module/Verilog/UART/GeneradorBaudios.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 3433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Uart:Uart\|GeneradorBaudios:Baud\|ClockBAUD " "Destination node Uart:Uart\|GeneradorBaudios:Baud\|ClockBAUD" {  } { { "../../../module/Verilog/UART/GeneradorBaudios.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ultrasonido:Ultrasonido\|DivisorFrecuencia1:CLK1M\|Clock1M " "Destination node Ultrasonido:Ultrasonido\|DivisorFrecuencia1:CLK1M\|Clock1M" {  } { { "../../../module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "int_rst " "Destination node int_rst" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2050 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 3256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Uart:Uart\|UartTx:Transmission\|VarClock " "Destination node Uart:Uart\|UartTx:Transmission\|VarClock" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Uart:Uart_1\|UartTx:Transmission\|VarClock " "Destination node Uart:Uart_1\|UartTx:Transmission\|VarClock" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\|VarClock " "Destination node Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\|VarClock" {  } { { "../../../module/Verilog/ULTRASONIDO/GeneradorPulsos.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Uart:Uart\|UartRx:Receive\|VarClock " "Destination node Uart:Uart\|UartRx:Receive\|VarClock" {  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Uart:Uart_1\|UartRx:Receive\|VarClock " "Destination node Uart:Uart_1\|UartRx:Receive\|VarClock" {  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 3439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627956544466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 13841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Uart:Uart_1\|UartTx:Transmission\|VarClock  " "Automatically promoted node Uart:Uart_1\|UartTx:Transmission\|VarClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Uart:Uart\|UartTx:Transmission\|VarClock  " "Automatically promoted node Uart:Uart\|UartTx:Transmission\|VarClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Uart:Uart_1\|UartRx:Receive\|VarClock  " "Automatically promoted node Uart:Uart_1\|UartRx:Receive\|VarClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 3439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Uart:Uart\|UartRx:Receive\|VarClock  " "Automatically promoted node Uart:Uart\|UartRx:Receive\|VarClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ultrasonido:Ultrasonido\|ContadorDistancia:Distance\|Varclock  " "Automatically promoted node Ultrasonido:Ultrasonido\|ContadorDistancia:Distance\|Varclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "../../../module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CamaraVGADriver:CamaraVGADriver\|PixelData~5  " "Automatically promoted node CamaraVGADriver:CamaraVGADriver\|PixelData~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[0\]~12 " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[0\]~12" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[0\]~0 " "Destination node CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[0\]~0" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[1\]~1 " "Destination node CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[1\]~1" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[2\]~2 " "Destination node CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[2\]~2" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[3\]~3 " "Destination node CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[3\]~3" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[4\]~4 " "Destination node CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[4\]~4" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[5\]~5 " "Destination node CamaraVGADriver:CamaraVGADriver\|AddrMapaOut\[5\]~5" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[0\]~14 " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[0\]~14" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 10064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[1\]~15 " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[1\]~15" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 10065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[2\]~16 " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|pixelOut\[2\]~16" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 10066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627956544466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627956544466 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 4109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\|VarClock  " "Automatically promoted node Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\|VarClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544467 ""}  } { { "../../../module/Verilog/ULTRASONIDO/GeneradorPulsos.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M  " "Automatically promoted node CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\|Clock25M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[2\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[2\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[3\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[3\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[4\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[4\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[5\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[5\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[6\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[6\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[7\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[7\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[1\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[1\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[2\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[2\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[3\] " "Destination node CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[3\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627956544467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627956544467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627956544467 ""}  } { { "../../../module/Verilog/VGA/DivisorFrecuencia.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 2037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627956544467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627956545091 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627956545099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627956545099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627956545111 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627956545126 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627956545143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627956545143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627956545151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627956545370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627956545379 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627956545379 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627956545832 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627956545842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627956546678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627956547325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627956547374 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627956548510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627956548510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627956549465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627956551712 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627956551712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627956552193 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1627956552193 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627956552193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627956552194 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627956552405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627956552456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627956552919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627956552922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627956553701 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627956554848 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone 10 LP " "27 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[0\] 3.3-V LVTTL T12 " "Pin hyperram_dq\[0\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[0] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[0\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[1\] 3.3-V LVTTL T13 " "Pin hyperram_dq\[1\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[1] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[1\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[2\] 3.3-V LVTTL T11 " "Pin hyperram_dq\[2\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[2] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[2\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[3\] 3.3-V LVTTL R10 " "Pin hyperram_dq\[3\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[3] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[3\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[4\] 3.3-V LVTTL T10 " "Pin hyperram_dq\[4\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[4] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[4\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[5\] 3.3-V LVTTL R11 " "Pin hyperram_dq\[5\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[5] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[5\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[6\] 3.3-V LVTTL R12 " "Pin hyperram_dq\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[6] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[6\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_dq\[7\] 3.3-V LVTTL R13 " "Pin hyperram_dq\[7\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_dq[7] } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_dq\[7\]" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hyperram_rwds 3.3-V LVTTL T14 " "Pin hyperram_rwds uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hyperram_rwds } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hyperram_rwds" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO31 3.3-V LVTTL T3 " "Pin GPIO31 uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO31 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO31" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL E1 " "Pin Clock uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_reset 3.3-V LVTTL E15 " "Pin cpu_reset uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { cpu_reset } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_reset" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ArduinoIO0 3.3-V LVTTL B1 " "Pin ArduinoIO0 uses I/O standard 3.3-V LVTTL at B1" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ArduinoIO0 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ArduinoIO0" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO28 3.3-V LVTTL N3 " "Pin GPIO28 uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO28 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO28" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO26 3.3-V LVTTL R4 " "Pin GPIO26 uses I/O standard 3.3-V LVTTL at R4" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO26 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO26" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO18 3.3-V LVTTL R6 " "Pin GPIO18 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO18 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO18" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO14 3.3-V LVTTL R7 " "Pin GPIO14 uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO14 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO14" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO15 3.3-V LVTTL T7 " "Pin GPIO15 uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO15 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO15" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO19 3.3-V LVTTL T6 " "Pin GPIO19 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO19 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO19" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO20 3.3-V LVTTL T2 " "Pin GPIO20 uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO20 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO20" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO21 3.3-V LVTTL M6 " "Pin GPIO21 uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO21 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO21" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO23 3.3-V LVTTL T5 " "Pin GPIO23 uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO23 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO23" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO22 3.3-V LVTTL R5 " "Pin GPIO22 uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO22 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO22" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO25 3.3-V LVTTL N6 " "Pin GPIO25 uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO25 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO25" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO24 3.3-V LVTTL N5 " "Pin GPIO24 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO24 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO24" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO16 3.3-V LVTTL L7 " "Pin GPIO16 uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO16 } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO16" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL R1 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { serial_rx } } } { "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/oyuky/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627956555447 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1627956555447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.fit.smsg " "Generated suppressed messages file /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627956555768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2060 " "Peak virtual memory: 2060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627956556556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug  2 21:09:16 2021 " "Processing ended: Mon Aug  2 21:09:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627956556556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627956556556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627956556556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627956556556 ""}
