SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
2,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
3,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
4,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
5,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
6,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
7,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
8,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
9,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
10,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
11,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
12,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
13,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
14,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
15,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
16,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
17,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
18,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
19,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
20,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
21,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
22,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
23,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
24,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
25,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
26,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
27,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
28,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
29,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
30,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
31,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
32,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
33,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
34,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
35,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
36,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
37,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
38,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
39,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
40,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
41,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
42,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
43,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
44,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
45,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
46,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
47,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
48,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
49,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
50,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
51,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
52,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
53,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
54,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
55,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
56,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
57,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
58,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
59,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
60,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
61,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
62,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
63,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
64,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
65,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.dq_in_reg[7:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
66,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.current_state[16:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
67,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.dq_in_reg[7:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
68,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.current_state[16:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
69,PF_DDR4_SS_0.CCC_0.pll_inst_0,COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_BCLK90_SEL[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
70,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
71,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
72,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
73,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
74,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
75,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
76,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
77,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
78,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
79,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
80,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
81,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
82,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
83,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
84,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
85,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
86,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
87,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
88,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
89,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
90,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
91,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
92,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
93,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
94,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
95,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
96,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
97,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
98,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
99,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
100,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
101,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
102,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
103,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
104,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
105,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
106,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
107,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
108,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
109,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
110,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
111,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
112,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
113,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
114,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
115,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
116,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
117,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
118,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
119,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
120,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
121,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
122,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
123,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
124,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
125,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
126,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
127,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
128,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
129,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
130,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
131,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
132,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
133,PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
134,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.dq_in_reg[7:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
135,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.current_state[16:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
136,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.dq_in_reg[7:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
137,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.current_state[16:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
138,PF_DDR3_SS_0.CCC_0.pll_inst_0,COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_BCLK90_SEL[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
139,PCIe_EP_0.PCIex4_0.pcie_apblink_master_inst.slv_rd_err,REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_RESET_0.PF_RESET_0.dff_1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
140,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdPtr_s1[1:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
141,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.wrPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
142,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.rdPtr_s1[1:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
143,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
144,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
145,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.wrPtr_s1[1:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
146,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.rdPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
147,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.wrPtr_s1[1:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
148,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
149,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.wrPtr_s1[1:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
150,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[3:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
151,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0],PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
152,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk5\.brs.holdDat[4:3],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[3:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
153,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk5\.brs.holdDat[8:7],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[3:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
154,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk5\.brs.sDat[4:3],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[3:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
155,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk5\.brs.sDat[8:7],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[3:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
156,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[73:1],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[72:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
157,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk3\.rrs.sDat[73:1],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[72:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
158,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdPtr_s1[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
159,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.wrPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
160,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.rdPtr_s1[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
161,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
162,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
163,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.wrPtr_s1[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
164,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.rdPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
165,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.wrPtr_s1[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
166,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdPtr_s1[1:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
167,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.wrPtr_s1[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.wrGrayCounter.cntGray[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
168,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.lastTransLenRd[3:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
169,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.numTransRd[3:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
170,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.newAddrRd[31:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
171,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.latARSIZE[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
172,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.latARBURST[0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
173,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[13:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[48:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
174,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.latAWLEN[7:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
175,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.numTrans[3:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
176,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.currentAddrW[31:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
177,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.latAWSIZE[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
178,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.latAWBURST[0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
179,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.latAWID[1:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
180,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.latAWID[5:4],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[46:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
181,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0],REF_CLK_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem[72:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
182,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.holdDat[4:2],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[4:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
183,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.holdDat[8:7],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[4:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
184,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.sDat[4:2],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[4:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
185,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.sDat[8:7],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[4:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
186,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[1],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[71:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
187,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[73:3],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[71:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
188,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.sDat[1],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[71:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
189,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.sDat[73:3],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,REF_CLK_0,AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[71:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.