/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z ? in_data[65] : celloutsig_0_1z;
  assign celloutsig_0_9z = celloutsig_0_6z[6] ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_11z : celloutsig_0_6z[4];
  assign celloutsig_1_0z = in_data[114] ? in_data[125] : in_data[126];
  assign celloutsig_1_3z = in_data[166] ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_2z = ~(in_data[98] | in_data[132]);
  assign celloutsig_1_7z = ~(in_data[114] | celloutsig_1_4z);
  assign celloutsig_0_0z = ~((in_data[7] | in_data[68]) & (in_data[44] | in_data[21]));
  assign celloutsig_0_6z = { in_data[52:51], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } + { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z } + celloutsig_0_13z[10:1];
  assign celloutsig_1_5z = { in_data[109], celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_11z[7:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  always_ff @(posedge out_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= in_data[34:30];
  assign celloutsig_1_8z = in_data[184:180] / { 1'h1, in_data[136:134], celloutsig_1_4z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } == in_data[146:144];
  assign celloutsig_0_3z = in_data[45:22] >= { in_data[75:54], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[62:56] > { in_data[53:50], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[90] & ~(celloutsig_0_0z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[64]);
  assign celloutsig_0_13z = { in_data[85], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z } % { 1'h1, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_17z = ^ { celloutsig_0_13z[6:4], _01_ };
  assign celloutsig_0_2z = ^ { in_data[77:73], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { out_data[130:128], celloutsig_1_1z } >> { celloutsig_1_4z, 3'h0, out_data[130:128] };
  assign celloutsig_1_11z = { celloutsig_1_10z[7:6], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } >>> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_6z[4:2], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } - { in_data[150:144], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_14z[9:3], celloutsig_0_11z, celloutsig_0_3z, _01_ } ^ in_data[17:4];
  assign celloutsig_1_6z = { in_data[166:161], celloutsig_1_5z } ^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_1z = ~((in_data[155] & celloutsig_1_0z) | in_data[138]);
  assign out_data[130:128] = _00_[6:4] ^ celloutsig_1_5z;
  assign { out_data[133:131], out_data[102:96], out_data[45:32], out_data[0] } = { 3'h0, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
