// Seed: 395352742
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output tri id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  parameter id_8 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7
    , id_16,
    output wor id_8,
    output wor id_9,
    input wand id_10,
    input wire id_11,
    output tri0 id_12,
    output tri id_13,
    output wor id_14
    , id_17
);
  wire id_18;
  ;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6
  );
  id_19 :
  assert property (@(posedge !id_17) -1'h0)
  else $unsigned(31);
  ;
endmodule
