library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity design_df is
    Port ( g : in  STD_LOGIC_VECTOR (3 downto 0);
           b : inout  STD_LOGIC_VECTOR (3 downto 0));
end design_df;

architecture Dataflow of design_df is

begin
b(3)<=g(3);
b(2)<=b(3) xor g(2);
b(1)<=b(2) xor g(1);
b(0)<=b(1) xor g(0);

end Dataflow;