// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=16.990188,HLS_SYN_LAT=466870,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=11,HLS_SYN_FF=2648,HLS_SYN_LUT=9743,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cnn_input_address0,
        cnn_input_ce0,
        cnn_input_q0,
        prediction_output_address0,
        prediction_output_ce0,
        prediction_output_we0,
        prediction_output_d0
);

parameter    ap_ST_fsm_state1 = 45'd1;
parameter    ap_ST_fsm_state2 = 45'd2;
parameter    ap_ST_fsm_state3 = 45'd4;
parameter    ap_ST_fsm_state4 = 45'd8;
parameter    ap_ST_fsm_state5 = 45'd16;
parameter    ap_ST_fsm_state6 = 45'd32;
parameter    ap_ST_fsm_state7 = 45'd64;
parameter    ap_ST_fsm_state8 = 45'd128;
parameter    ap_ST_fsm_pp0_stage0 = 45'd256;
parameter    ap_ST_fsm_state11 = 45'd512;
parameter    ap_ST_fsm_state12 = 45'd1024;
parameter    ap_ST_fsm_state13 = 45'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 45'd4096;
parameter    ap_ST_fsm_state16 = 45'd8192;
parameter    ap_ST_fsm_state17 = 45'd16384;
parameter    ap_ST_fsm_state18 = 45'd32768;
parameter    ap_ST_fsm_pp2_stage0 = 45'd65536;
parameter    ap_ST_fsm_state21 = 45'd131072;
parameter    ap_ST_fsm_state22 = 45'd262144;
parameter    ap_ST_fsm_state23 = 45'd524288;
parameter    ap_ST_fsm_pp3_stage0 = 45'd1048576;
parameter    ap_ST_fsm_state26 = 45'd2097152;
parameter    ap_ST_fsm_state27 = 45'd4194304;
parameter    ap_ST_fsm_state28 = 45'd8388608;
parameter    ap_ST_fsm_pp4_stage0 = 45'd16777216;
parameter    ap_ST_fsm_state31 = 45'd33554432;
parameter    ap_ST_fsm_state32 = 45'd67108864;
parameter    ap_ST_fsm_state33 = 45'd134217728;
parameter    ap_ST_fsm_state34 = 45'd268435456;
parameter    ap_ST_fsm_state35 = 45'd536870912;
parameter    ap_ST_fsm_pp5_stage0 = 45'd1073741824;
parameter    ap_ST_fsm_state38 = 45'd2147483648;
parameter    ap_ST_fsm_state39 = 45'd4294967296;
parameter    ap_ST_fsm_state40 = 45'd8589934592;
parameter    ap_ST_fsm_state41 = 45'd17179869184;
parameter    ap_ST_fsm_state42 = 45'd34359738368;
parameter    ap_ST_fsm_pp6_stage0 = 45'd68719476736;
parameter    ap_ST_fsm_state45 = 45'd137438953472;
parameter    ap_ST_fsm_state46 = 45'd274877906944;
parameter    ap_ST_fsm_state47 = 45'd549755813888;
parameter    ap_ST_fsm_state48 = 45'd1099511627776;
parameter    ap_ST_fsm_state49 = 45'd2199023255552;
parameter    ap_ST_fsm_state50 = 45'd4398046511104;
parameter    ap_ST_fsm_pp7_stage0 = 45'd8796093022208;
parameter    ap_ST_fsm_state54 = 45'd17592186044416;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] cnn_input_address0;
output   cnn_input_ce0;
input  [31:0] cnn_input_q0;
output  [3:0] prediction_output_address0;
output   prediction_output_ce0;
output   prediction_output_we0;
output  [31:0] prediction_output_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cnn_input_ce0;
reg prediction_output_ce0;
reg prediction_output_we0;

(* fsm_encoding = "none" *) reg   [44:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [14:0] dense_1_weights_V_address0;
reg    dense_1_weights_V_ce0;
wire  signed [8:0] dense_1_weights_V_q0;
wire   [5:0] dense_1_bias_V_address0;
reg    dense_1_bias_V_ce0;
wire   [5:0] dense_1_bias_V_q0;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [8:0] dense_2_weights_V_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
wire   [8:0] dense_out_weights_V_address0;
reg    dense_out_weights_V_ce0;
wire  signed [8:0] dense_out_weights_V_q0;
wire   [3:0] dense_out_bias_V_address0;
reg    dense_out_bias_V_ce0;
wire   [7:0] dense_out_bias_V_q0;
reg   [11:0] indvar_flatten13_reg_931;
reg   [4:0] i14_0_reg_942;
reg   [7:0] indvar_flatten_reg_953;
reg   [4:0] j15_0_reg_964;
reg   [2:0] k_0_reg_975;
reg   [9:0] indvar_flatten39_reg_986;
reg   [3:0] i26_0_reg_997;
reg   [6:0] indvar_flatten25_reg_1008;
reg   [3:0] j27_0_reg_1019;
reg   [2:0] k28_0_reg_1030;
reg   [10:0] indvar_flatten65_reg_1041;
reg   [3:0] i39_0_reg_1052;
reg   [8:0] indvar_flatten51_reg_1063;
reg   [3:0] j40_0_reg_1074;
reg   [4:0] k41_0_reg_1085;
reg   [8:0] indvar_flatten91_reg_1096;
reg   [2:0] i52_0_reg_1107;
reg   [7:0] indvar_flatten77_reg_1118;
reg   [2:0] j53_0_reg_1129;
reg   [4:0] k54_0_reg_1140;
reg   [8:0] i55_0_reg_1151;
reg   [5:0] i56_0_reg_1207;
reg   [4:0] i57_0_reg_1252;
reg   [3:0] i58_0_reg_1297;
wire   [4:0] i_fu_1368_p2;
reg   [4:0] i_reg_3165;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_1374_p2;
reg   [9:0] ix_in_reg_3170;
wire   [0:0] icmp_ln23_fu_1362_p2;
wire   [10:0] sub_ln203_fu_1404_p2;
reg   [10:0] sub_ln203_reg_3175;
wire   [4:0] j_1_fu_1416_p2;
reg   [4:0] j_1_reg_3183;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln203_10_fu_1426_p2;
reg   [10:0] add_ln203_10_reg_3188;
wire   [0:0] icmp_ln25_fu_1410_p2;
wire   [9:0] add_ln28_fu_1436_p2;
reg   [9:0] add_ln28_reg_3198;
reg   [31:0] cnn_input_load_reg_3203;
wire    ap_CS_fsm_state4;
wire   [13:0] select_ln603_3_fu_1717_p3;
reg   [13:0] select_ln603_3_reg_3209;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln37_fu_1729_p2;
reg   [0:0] icmp_ln37_reg_3214;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state9_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [11:0] add_ln37_fu_1735_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [4:0] select_ln40_1_fu_1761_p3;
reg   [4:0] select_ln40_1_reg_3223;
wire   [4:0] select_ln40_3_fu_1811_p3;
reg   [4:0] select_ln40_3_reg_3228;
wire   [63:0] zext_ln203_21_fu_1857_p1;
reg   [63:0] zext_ln203_21_reg_3233;
wire   [2:0] k_fu_1862_p2;
wire   [7:0] select_ln38_fu_1874_p3;
wire   [0:0] icmp_ln51_fu_1882_p2;
reg   [0:0] icmp_ln51_reg_3253;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state14_pp1_stage0_iter0;
wire    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [9:0] add_ln51_fu_1888_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] select_ln54_1_fu_1914_p3;
reg   [3:0] select_ln54_1_reg_3262;
wire   [3:0] select_ln54_3_fu_1964_p3;
reg   [3:0] select_ln54_3_reg_3267;
wire   [63:0] zext_ln203_26_fu_2010_p1;
reg   [63:0] zext_ln203_26_reg_3272;
wire   [2:0] k_1_fu_2015_p2;
wire   [6:0] select_ln52_fu_2027_p3;
wire   [0:0] icmp_ln65_fu_2035_p2;
reg   [0:0] icmp_ln65_reg_3292;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state19_pp2_stage0_iter0;
wire    ap_block_state20_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [10:0] add_ln65_fu_2041_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [3:0] select_ln68_1_fu_2067_p3;
reg   [3:0] select_ln68_1_reg_3301;
wire   [3:0] select_ln68_3_fu_2117_p3;
reg   [3:0] select_ln68_3_reg_3306;
wire   [63:0] zext_ln203_29_fu_2146_p1;
reg   [63:0] zext_ln203_29_reg_3311;
wire   [4:0] k_2_fu_2151_p2;
wire   [8:0] select_ln66_fu_2163_p3;
wire   [0:0] icmp_ln79_fu_2171_p2;
reg   [0:0] icmp_ln79_reg_3331;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state24_pp3_stage0_iter0;
wire    ap_block_state25_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [8:0] add_ln79_fu_2177_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [2:0] select_ln82_1_fu_2203_p3;
reg   [2:0] select_ln82_1_reg_3340;
wire   [2:0] select_ln82_3_fu_2271_p3;
reg   [2:0] select_ln82_3_reg_3345;
wire   [63:0] zext_ln203_33_fu_2307_p1;
reg   [63:0] zext_ln203_33_reg_3350;
wire   [4:0] k_3_fu_2312_p2;
wire   [7:0] select_ln80_fu_2324_p3;
wire   [0:0] icmp_ln93_fu_2332_p2;
reg   [0:0] icmp_ln93_reg_3370;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state29_pp4_stage0_iter0;
wire    ap_block_state30_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [8:0] i_9_fu_2338_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [63:0] zext_ln94_fu_2344_p1;
reg   [63:0] zext_ln94_reg_3379;
wire   [0:0] icmp_ln9_fu_2349_p2;
wire    ap_CS_fsm_state32;
wire   [5:0] i_11_fu_2355_p2;
reg   [5:0] i_11_reg_3393;
wire   [63:0] zext_ln14_fu_2361_p1;
reg   [63:0] zext_ln14_reg_3398;
wire   [14:0] zext_ln13_fu_2365_p1;
reg   [14:0] zext_ln13_reg_3404;
wire   [8:0] j_5_fu_2375_p2;
reg   [8:0] j_5_reg_3412;
wire    ap_CS_fsm_state33;
wire   [14:0] add_ln1117_3_fu_2386_p2;
reg   [14:0] add_ln1117_3_reg_3417;
wire   [0:0] icmp_ln13_fu_2369_p2;
wire    ap_CS_fsm_state34;
wire   [0:0] icmp_ln103_fu_2468_p2;
reg   [0:0] icmp_ln103_reg_3442;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state36_pp5_stage0_iter0;
wire    ap_block_state37_pp5_stage0_iter1;
wire    ap_block_pp5_stage0_11001;
wire   [5:0] i_10_fu_2474_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [63:0] zext_ln104_fu_2480_p1;
reg   [63:0] zext_ln104_reg_3451;
wire   [0:0] icmp_ln9_1_fu_2485_p2;
wire    ap_CS_fsm_state39;
wire   [4:0] i_13_fu_2491_p2;
reg   [4:0] i_13_reg_3465;
wire   [63:0] zext_ln14_2_fu_2497_p1;
reg   [63:0] zext_ln14_2_reg_3470;
wire   [11:0] zext_ln13_3_fu_2501_p1;
reg   [11:0] zext_ln13_3_reg_3476;
wire   [5:0] j_6_fu_2511_p2;
reg   [5:0] j_6_reg_3484;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln13_1_fu_2505_p2;
wire    ap_CS_fsm_state41;
wire   [0:0] icmp_ln112_fu_2628_p2;
reg   [0:0] icmp_ln112_reg_3509;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state43_pp6_stage0_iter0;
wire    ap_block_state44_pp6_stage0_iter1;
wire    ap_block_pp6_stage0_11001;
wire   [4:0] i_12_fu_2634_p2;
reg    ap_enable_reg_pp6_iter0;
wire   [63:0] zext_ln113_fu_2640_p1;
reg   [63:0] zext_ln113_reg_3518;
wire   [3:0] d_fu_2651_p2;
reg   [3:0] d_reg_3531;
wire    ap_CS_fsm_state46;
wire   [63:0] zext_ln48_fu_2657_p1;
reg   [63:0] zext_ln48_reg_3536;
wire   [0:0] icmp_ln41_fu_2645_p2;
wire   [8:0] zext_ln46_fu_2661_p1;
reg   [8:0] zext_ln46_reg_3542;
wire   [4:0] f_fu_2671_p2;
reg   [4:0] f_reg_3550;
wire    ap_CS_fsm_state47;
wire   [0:0] icmp_ln46_fu_2665_p2;
wire    ap_CS_fsm_state48;
wire   [0:0] icmp_ln119_fu_2758_p2;
reg   [0:0] icmp_ln119_reg_3575;
wire    ap_CS_fsm_pp7_stage0;
wire    ap_block_state51_pp7_stage0_iter0;
wire    ap_block_state52_pp7_stage0_iter1;
wire    ap_block_state53_pp7_stage0_iter2;
wire    ap_block_pp7_stage0_11001;
reg   [0:0] icmp_ln119_reg_3575_pp7_iter1_reg;
wire   [3:0] i_14_fu_2764_p2;
reg    ap_enable_reg_pp7_iter0;
wire   [63:0] zext_ln120_fu_2770_p1;
reg   [63:0] zext_ln120_reg_3584;
reg   [63:0] zext_ln120_reg_3584_pp7_iter1_reg;
wire   [0:0] icmp_ln935_fu_2775_p2;
reg   [0:0] icmp_ln935_reg_3594;
wire   [0:0] p_Result_41_fu_2781_p3;
reg   [0:0] p_Result_41_reg_3599;
wire   [13:0] tmp_V_13_fu_2795_p3;
reg   [13:0] tmp_V_13_reg_3604;
wire   [31:0] sub_ln944_fu_2829_p2;
reg   [31:0] sub_ln944_reg_3609;
wire   [31:0] or_ln_fu_2939_p3;
reg   [31:0] or_ln_reg_3615;
wire   [0:0] icmp_ln958_fu_2947_p2;
reg   [0:0] icmp_ln958_reg_3620;
wire   [7:0] trunc_ln943_fu_2953_p1;
reg   [7:0] trunc_ln943_reg_3625;
wire    ap_CS_fsm_state8;
wire    grp_conv_1_fu_1318_ap_ready;
wire    grp_conv_1_fu_1318_ap_done;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state13;
wire    grp_max_pool_1_fu_1340_ap_ready;
wire    grp_max_pool_1_fu_1340_ap_done;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state14;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state18;
wire    grp_conv_2_fu_1308_ap_ready;
wire    grp_conv_2_fu_1308_ap_done;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state19;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state23;
wire    grp_max_pool_2_fu_1346_ap_ready;
wire    grp_max_pool_2_fu_1346_ap_done;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state24;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state28;
wire    grp_flat_fu_1352_ap_ready;
wire    grp_flat_fu_1352_ap_done;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state29;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state36;
reg    ap_enable_reg_pp5_iter1;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state43;
reg    ap_enable_reg_pp6_iter1;
wire    ap_CS_fsm_state50;
wire    grp_soft_max_fu_1328_ap_ready;
wire    grp_soft_max_fu_1328_ap_done;
wire    ap_block_pp7_stage0_subdone;
reg    ap_condition_pp7_exit_iter0_state51;
reg    ap_enable_reg_pp7_iter1;
reg    ap_enable_reg_pp7_iter2;
reg   [3:0] dense_array_V_address0;
reg    dense_array_V_ce0;
reg    dense_array_V_we0;
reg   [13:0] dense_array_V_d0;
wire   [13:0] dense_array_V_q0;
reg   [9:0] conv_1_input_V_address0;
reg    conv_1_input_V_ce0;
reg    conv_1_input_V_we0;
wire   [13:0] conv_1_input_V_q0;
reg   [11:0] conv_1_out_V_address0;
reg    conv_1_out_V_ce0;
reg    conv_1_out_V_we0;
reg   [13:0] conv_1_out_V_d0;
wire   [13:0] conv_1_out_V_q0;
reg   [11:0] conv_1_out_c_V_address0;
reg    conv_1_out_c_V_ce0;
reg    conv_1_out_c_V_we0;
reg   [13:0] conv_1_out_c_V_d0;
wire   [13:0] conv_1_out_c_V_q0;
reg   [9:0] max_pool_1_out_V_address0;
reg    max_pool_1_out_V_ce0;
reg    max_pool_1_out_V_we0;
reg   [13:0] max_pool_1_out_V_d0;
wire   [13:0] max_pool_1_out_V_q0;
reg   [9:0] max_pool_1_out_c_V_address0;
reg    max_pool_1_out_c_V_ce0;
reg    max_pool_1_out_c_V_we0;
reg   [13:0] max_pool_1_out_c_V_d0;
wire   [13:0] max_pool_1_out_c_V_q0;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [13:0] conv_2_out_V_d0;
wire   [13:0] conv_2_out_V_q0;
reg   [10:0] conv_2_out_c_V_address0;
reg    conv_2_out_c_V_ce0;
reg    conv_2_out_c_V_we0;
reg   [13:0] conv_2_out_c_V_d0;
wire   [13:0] conv_2_out_c_V_q0;
reg   [8:0] max_pool_2_out_V_address0;
reg    max_pool_2_out_V_ce0;
reg    max_pool_2_out_V_we0;
reg   [13:0] max_pool_2_out_V_d0;
wire   [13:0] max_pool_2_out_V_q0;
reg   [8:0] max_pool_2_out_c_V_address0;
reg    max_pool_2_out_c_V_ce0;
reg    max_pool_2_out_c_V_we0;
reg   [13:0] max_pool_2_out_c_V_d0;
wire   [13:0] max_pool_2_out_c_V_q0;
reg   [8:0] flat_array_V_address0;
reg    flat_array_V_ce0;
reg    flat_array_V_we0;
reg   [13:0] flat_array_V_d0;
wire   [13:0] flat_array_V_q0;
reg   [8:0] flat_array_c_V_address0;
reg    flat_array_c_V_ce0;
reg    flat_array_c_V_we0;
reg   [13:0] flat_array_c_V_d0;
wire  signed [13:0] flat_array_c_V_q0;
reg   [5:0] dense_1_out_V_address0;
reg    dense_1_out_V_ce0;
reg    dense_1_out_V_we0;
reg   [12:0] dense_1_out_V_d0;
wire   [12:0] dense_1_out_V_q0;
reg   [5:0] dense_1_out_c_V_address0;
reg    dense_1_out_c_V_ce0;
reg    dense_1_out_c_V_we0;
reg   [12:0] dense_1_out_c_V_d0;
wire   [12:0] dense_1_out_c_V_q0;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [12:0] dense_2_out_V_d0;
wire   [12:0] dense_2_out_V_q0;
reg   [4:0] dense_2_out_c_V_address0;
reg    dense_2_out_c_V_ce0;
reg    dense_2_out_c_V_we0;
reg   [12:0] dense_2_out_c_V_d0;
wire   [12:0] dense_2_out_c_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [13:0] prediction_V_d0;
wire   [13:0] prediction_V_q0;
wire    grp_conv_2_fu_1308_ap_start;
wire    grp_conv_2_fu_1308_ap_idle;
wire   [9:0] grp_conv_2_fu_1308_input_V_address0;
wire    grp_conv_2_fu_1308_input_V_ce0;
wire   [10:0] grp_conv_2_fu_1308_conv_out_V_address0;
wire    grp_conv_2_fu_1308_conv_out_V_ce0;
wire    grp_conv_2_fu_1308_conv_out_V_we0;
wire   [13:0] grp_conv_2_fu_1308_conv_out_V_d0;
wire    grp_conv_1_fu_1318_ap_start;
wire    grp_conv_1_fu_1318_ap_idle;
wire   [9:0] grp_conv_1_fu_1318_input_V_address0;
wire    grp_conv_1_fu_1318_input_V_ce0;
wire   [11:0] grp_conv_1_fu_1318_conv_out_V_address0;
wire    grp_conv_1_fu_1318_conv_out_V_ce0;
wire    grp_conv_1_fu_1318_conv_out_V_we0;
wire   [13:0] grp_conv_1_fu_1318_conv_out_V_d0;
wire    grp_soft_max_fu_1328_ap_start;
wire    grp_soft_max_fu_1328_ap_idle;
wire   [3:0] grp_soft_max_fu_1328_dense_array_V_address0;
wire    grp_soft_max_fu_1328_dense_array_V_ce0;
wire    grp_soft_max_fu_1328_dense_array_V_we0;
wire   [13:0] grp_soft_max_fu_1328_dense_array_V_d0;
wire   [3:0] grp_soft_max_fu_1328_prediction_V_address0;
wire    grp_soft_max_fu_1328_prediction_V_ce0;
wire    grp_soft_max_fu_1328_prediction_V_we0;
wire   [13:0] grp_soft_max_fu_1328_prediction_V_d0;
wire    grp_max_pool_1_fu_1340_ap_start;
wire    grp_max_pool_1_fu_1340_ap_idle;
wire   [11:0] grp_max_pool_1_fu_1340_conv_out_V_address0;
wire    grp_max_pool_1_fu_1340_conv_out_V_ce0;
wire   [9:0] grp_max_pool_1_fu_1340_max_pool_out_V_address0;
wire    grp_max_pool_1_fu_1340_max_pool_out_V_ce0;
wire    grp_max_pool_1_fu_1340_max_pool_out_V_we0;
wire   [13:0] grp_max_pool_1_fu_1340_max_pool_out_V_d0;
wire    grp_max_pool_2_fu_1346_ap_start;
wire    grp_max_pool_2_fu_1346_ap_idle;
wire   [10:0] grp_max_pool_2_fu_1346_conv_out_V_address0;
wire    grp_max_pool_2_fu_1346_conv_out_V_ce0;
wire   [8:0] grp_max_pool_2_fu_1346_max_pool_out_V_address0;
wire    grp_max_pool_2_fu_1346_max_pool_out_V_ce0;
wire    grp_max_pool_2_fu_1346_max_pool_out_V_we0;
wire   [13:0] grp_max_pool_2_fu_1346_max_pool_out_V_d0;
wire    grp_flat_fu_1352_ap_start;
wire    grp_flat_fu_1352_ap_idle;
wire   [8:0] grp_flat_fu_1352_max_pool_out_V_address0;
wire    grp_flat_fu_1352_max_pool_out_V_ce0;
wire   [8:0] grp_flat_fu_1352_flat_array_V_address0;
wire    grp_flat_fu_1352_flat_array_V_ce0;
wire    grp_flat_fu_1352_flat_array_V_we0;
wire   [13:0] grp_flat_fu_1352_flat_array_V_d0;
reg   [9:0] ix_in_0_reg_887;
reg   [4:0] i_0_reg_899;
reg   [9:0] ix_in_1_reg_910;
wire    ap_CS_fsm_state6;
reg   [4:0] j_0_reg_920;
reg   [4:0] ap_phi_mux_i14_0_phi_fu_946_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_j15_0_phi_fu_968_p4;
reg   [3:0] ap_phi_mux_i26_0_phi_fu_1001_p4;
wire    ap_block_pp1_stage0;
reg   [3:0] ap_phi_mux_j27_0_phi_fu_1023_p4;
reg   [3:0] ap_phi_mux_i39_0_phi_fu_1056_p4;
wire    ap_block_pp2_stage0;
reg   [3:0] ap_phi_mux_j40_0_phi_fu_1078_p4;
reg   [2:0] ap_phi_mux_i52_0_phi_fu_1111_p4;
wire    ap_block_pp3_stage0;
reg   [2:0] ap_phi_mux_j53_0_phi_fu_1133_p4;
reg   [5:0] i_0_i_reg_1162;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state35;
reg   [13:0] p_Val2_29_reg_1173;
reg   [8:0] j_0_i_reg_1185;
reg   [14:0] phi_mul_reg_1196;
reg   [4:0] i_0_i5_reg_1218;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state42;
reg   [13:0] p_Val2_32_reg_1229;
reg   [5:0] j_0_i10_reg_1241;
reg   [3:0] d_0_i_reg_1263;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state45;
reg   [13:0] p_Val2_38_reg_1274;
reg   [4:0] f_0_i_reg_1286;
reg    grp_conv_2_fu_1308_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_conv_1_fu_1318_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_soft_max_fu_1328_ap_start_reg;
reg    grp_max_pool_1_fu_1340_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_max_pool_2_fu_1346_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_flat_fu_1352_ap_start_reg;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln27_fu_1431_p1;
wire  signed [63:0] sext_ln203_fu_1725_p1;
wire    ap_CS_fsm_state26;
wire    ap_block_pp4_stage0;
wire   [63:0] zext_ln1117_fu_2397_p1;
wire   [63:0] zext_ln14_1_fu_2381_p1;
wire    ap_block_pp5_stage0;
wire  signed [63:0] sext_ln1117_fu_2557_p1;
wire   [63:0] zext_ln14_3_fu_2517_p1;
wire    ap_block_pp6_stage0;
wire   [63:0] zext_ln1116_9_fu_2717_p1;
wire   [63:0] zext_ln48_1_fu_2677_p1;
wire    ap_block_pp7_stage0;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state21;
wire   [12:0] select_ln19_fu_2459_p3;
wire   [12:0] select_ln19_1_fu_2619_p3;
wire   [13:0] add_ln703_2_fu_2751_p2;
wire   [9:0] tmp_fu_1380_p3;
wire   [6:0] tmp_11_fu_1392_p3;
wire   [10:0] zext_ln203_fu_1388_p1;
wire   [10:0] zext_ln203_17_fu_1400_p1;
wire   [10:0] zext_ln203_22_fu_1422_p1;
wire   [63:0] grp_fu_1358_p1;
wire   [63:0] ireg_V_fu_1442_p1;
wire   [10:0] exp_tmp_V_fu_1458_p4;
wire   [51:0] trunc_ln565_fu_1472_p1;
wire   [52:0] tmp_s_fu_1476_p3;
wire   [53:0] p_Result_40_fu_1484_p1;
wire   [0:0] p_Result_39_fu_1450_p3;
wire   [53:0] man_V_1_fu_1488_p2;
wire   [62:0] trunc_ln556_fu_1446_p1;
wire   [11:0] zext_ln461_fu_1468_p1;
wire   [11:0] F2_fu_1508_p2;
wire   [0:0] icmp_ln581_fu_1514_p2;
wire   [11:0] add_ln581_fu_1520_p2;
wire   [11:0] sub_ln581_fu_1526_p2;
wire  signed [11:0] sh_amt_fu_1532_p3;
wire   [53:0] man_V_2_fu_1494_p3;
wire  signed [31:0] sext_ln581_fu_1540_p1;
wire   [53:0] zext_ln586_fu_1566_p1;
wire   [53:0] ashr_ln586_fu_1570_p2;
wire   [31:0] bitcast_ln696_fu_1580_p1;
wire   [0:0] tmp_21_fu_1583_p3;
wire   [13:0] trunc_ln583_fu_1550_p1;
wire   [13:0] sext_ln581cast_fu_1599_p1;
wire   [0:0] icmp_ln571_fu_1502_p2;
wire   [0:0] icmp_ln582_fu_1544_p2;
wire   [0:0] xor_ln571_fu_1609_p2;
wire   [0:0] or_ln582_fu_1621_p2;
wire   [0:0] xor_ln582_fu_1627_p2;
wire   [0:0] icmp_ln585_fu_1554_p2;
wire   [0:0] and_ln581_fu_1633_p2;
wire   [0:0] xor_ln585_fu_1639_p2;
wire   [0:0] or_ln581_fu_1657_p2;
wire   [0:0] icmp_ln603_fu_1560_p2;
wire   [0:0] xor_ln581_fu_1663_p2;
wire   [0:0] and_ln603_fu_1669_p2;
wire   [13:0] shl_ln604_fu_1603_p2;
wire   [13:0] trunc_ln586_fu_1576_p1;
wire   [0:0] and_ln585_1_fu_1651_p2;
wire   [0:0] and_ln585_fu_1645_p2;
wire   [13:0] select_ln588_fu_1591_p3;
wire   [0:0] and_ln582_fu_1615_p2;
wire   [0:0] or_ln603_fu_1683_p2;
wire   [13:0] select_ln603_fu_1675_p3;
wire   [13:0] select_ln603_1_fu_1689_p3;
wire   [0:0] or_ln603_1_fu_1697_p2;
wire   [0:0] or_ln603_2_fu_1711_p2;
wire   [13:0] select_ln603_2_fu_1703_p3;
wire   [0:0] icmp_ln38_fu_1747_p2;
wire   [4:0] i_2_fu_1741_p2;
wire   [0:0] icmp_ln39_fu_1779_p2;
wire   [0:0] xor_ln40_fu_1773_p2;
wire   [4:0] select_ln40_fu_1753_p3;
wire   [0:0] and_ln40_fu_1785_p2;
wire   [0:0] or_ln40_fu_1797_p2;
wire   [4:0] j_fu_1791_p2;
wire   [9:0] grp_fu_3066_p3;
wire   [10:0] tmp_19_fu_1830_p3;
wire   [12:0] p_shl_cast_fu_1823_p3;
wire   [12:0] zext_ln203_19_fu_1837_p1;
wire   [2:0] select_ln40_2_fu_1803_p3;
wire   [12:0] zext_ln203_20_fu_1847_p1;
wire   [12:0] sub_ln203_1_fu_1841_p2;
wire   [12:0] add_ln203_9_fu_1851_p2;
wire   [7:0] add_ln38_fu_1868_p2;
wire   [0:0] icmp_ln52_fu_1900_p2;
wire   [3:0] i_4_fu_1894_p2;
wire   [0:0] icmp_ln53_fu_1932_p2;
wire   [0:0] xor_ln54_fu_1926_p2;
wire   [3:0] select_ln54_fu_1906_p3;
wire   [0:0] and_ln54_fu_1938_p2;
wire   [0:0] or_ln54_fu_1950_p2;
wire   [3:0] j_2_fu_1944_p2;
wire   [7:0] grp_fu_3076_p3;
wire   [8:0] tmp_22_fu_1983_p3;
wire   [10:0] p_shl2_cast_fu_1976_p3;
wire   [10:0] zext_ln203_24_fu_1990_p1;
wire   [2:0] select_ln54_2_fu_1956_p3;
wire   [10:0] zext_ln203_25_fu_2000_p1;
wire   [10:0] sub_ln203_2_fu_1994_p2;
wire   [10:0] add_ln203_12_fu_2004_p2;
wire   [6:0] add_ln52_fu_2021_p2;
wire   [0:0] icmp_ln66_fu_2053_p2;
wire   [3:0] i_6_fu_2047_p2;
wire   [0:0] icmp_ln67_fu_2085_p2;
wire   [0:0] xor_ln68_fu_2079_p2;
wire   [3:0] select_ln68_fu_2059_p3;
wire   [0:0] and_ln68_fu_2091_p2;
wire   [0:0] or_ln68_fu_2103_p2;
wire   [3:0] j_3_fu_2097_p2;
wire   [7:0] grp_fu_3086_p3;
wire   [4:0] select_ln68_2_fu_2109_p3;
wire   [11:0] zext_ln203_28_fu_2136_p1;
wire   [11:0] tmp_39_cast_fu_2129_p3;
wire   [11:0] add_ln203_14_fu_2140_p2;
wire   [8:0] add_ln66_fu_2157_p2;
wire   [0:0] icmp_ln80_fu_2189_p2;
wire   [2:0] i_8_fu_2183_p2;
wire   [4:0] tmp_12_fu_2215_p3;
wire   [5:0] zext_ln203_30_fu_2211_p1;
wire   [5:0] zext_ln203_31_fu_2223_p1;
wire   [0:0] icmp_ln81_fu_2239_p2;
wire   [0:0] xor_ln82_fu_2233_p2;
wire   [2:0] select_ln82_fu_2195_p3;
wire   [0:0] and_ln82_fu_2245_p2;
wire   [0:0] or_ln82_fu_2257_p2;
wire   [2:0] j_4_fu_2251_p2;
wire   [5:0] add_ln203_15_fu_2227_p2;
wire   [5:0] zext_ln82_fu_2279_p1;
wire   [5:0] add_ln203_16_fu_2283_p2;
wire   [4:0] select_ln82_2_fu_2263_p3;
wire   [9:0] tmp_42_cast_fu_2289_p3;
wire   [9:0] zext_ln203_32_fu_2297_p1;
wire   [9:0] add_ln203_17_fu_2301_p2;
wire   [7:0] add_ln80_fu_2318_p2;
wire   [14:0] add_ln1117_fu_2392_p2;
wire  signed [21:0] grp_fu_3095_p3;
wire  signed [5:0] sext_ln1265_fu_2427_p0;
wire  signed [5:0] sext_ln703_fu_2435_p0;
wire  signed [13:0] sext_ln1265_fu_2427_p1;
wire  signed [12:0] sext_ln703_fu_2435_p1;
wire   [12:0] trunc_ln703_fu_2431_p1;
wire   [13:0] add_ln703_fu_2439_p2;
wire   [0:0] tmp_23_fu_2451_p3;
wire   [12:0] add_ln203_fu_2445_p2;
wire   [10:0] tmp_13_fu_2522_p3;
wire   [6:0] tmp_14_fu_2534_p3;
wire   [11:0] zext_ln1117_6_fu_2530_p1;
wire   [11:0] zext_ln1117_7_fu_2542_p1;
wire   [11:0] sub_ln1117_fu_2546_p2;
wire   [11:0] add_ln1117_2_fu_2552_p2;
wire  signed [21:0] grp_fu_3104_p3;
wire  signed [8:0] sext_ln1265_1_fu_2587_p0;
wire  signed [8:0] sext_ln703_2_fu_2595_p0;
wire  signed [13:0] sext_ln1265_1_fu_2587_p1;
wire  signed [12:0] sext_ln703_2_fu_2595_p1;
wire   [12:0] trunc_ln703_1_fu_2591_p1;
wire   [13:0] add_ln703_1_fu_2599_p2;
wire   [0:0] tmp_24_fu_2611_p3;
wire   [12:0] add_ln203_1_fu_2605_p2;
wire   [7:0] tmp_15_fu_2682_p3;
wire   [5:0] tmp_16_fu_2694_p3;
wire   [8:0] zext_ln1116_8_fu_2702_p1;
wire   [8:0] zext_ln1116_fu_2690_p1;
wire   [8:0] add_ln1116_fu_2706_p2;
wire   [8:0] add_ln1116_4_fu_2712_p2;
wire  signed [21:0] grp_fu_3113_p3;
wire  signed [13:0] sext_ln1265_2_fu_2747_p1;
wire   [13:0] tmp_V_fu_2789_p2;
reg   [13:0] p_Result_s_fu_2803_p4;
wire   [31:0] p_Result_42_fu_2813_p3;
reg   [31:0] l_fu_2821_p3;
wire   [31:0] lsb_index_fu_2839_p2;
wire   [30:0] tmp_26_fu_2845_p4;
wire   [3:0] trunc_ln947_fu_2861_p1;
wire   [3:0] sub_ln947_fu_2865_p2;
wire   [13:0] zext_ln947_fu_2871_p1;
wire   [13:0] lshr_ln947_fu_2875_p2;
wire   [13:0] p_Result_36_fu_2881_p2;
wire   [0:0] icmp_ln947_fu_2855_p2;
wire   [0:0] icmp_ln947_1_fu_2887_p2;
wire   [0:0] tmp_27_fu_2899_p3;
wire   [13:0] trunc_ln944_fu_2835_p1;
wire   [13:0] add_ln949_fu_2913_p2;
wire   [0:0] p_Result_37_fu_2919_p3;
wire   [0:0] xor_ln949_fu_2907_p2;
wire   [0:0] and_ln949_fu_2927_p2;
wire   [0:0] a_fu_2893_p2;
wire   [0:0] or_ln949_fu_2933_p2;
wire   [31:0] m_fu_2957_p1;
wire   [31:0] add_ln958_fu_2960_p2;
wire   [31:0] sub_ln958_fu_2971_p2;
wire   [31:0] lshr_ln958_fu_2965_p2;
wire   [31:0] shl_ln958_fu_2976_p2;
wire   [31:0] m_12_fu_2982_p3;
wire   [31:0] m_13_fu_2989_p2;
wire   [30:0] m_s_fu_2994_p4;
wire   [0:0] tmp_28_fu_3008_p3;
wire   [7:0] select_ln964_fu_3016_p3;
wire   [7:0] sub_ln964_fu_3024_p2;
wire   [7:0] add_ln964_fu_3029_p2;
wire   [31:0] m_16_fu_3004_p1;
wire   [8:0] tmp_9_fu_3035_p3;
wire   [31:0] p_Result_43_fu_3042_p5;
wire   [31:0] bitcast_ln739_fu_3054_p1;
wire   [4:0] grp_fu_3066_p0;
wire   [5:0] grp_fu_3066_p1;
wire   [4:0] grp_fu_3066_p2;
wire   [3:0] grp_fu_3076_p0;
wire   [4:0] grp_fu_3076_p1;
wire   [3:0] grp_fu_3076_p2;
wire   [3:0] grp_fu_3086_p0;
wire   [4:0] grp_fu_3086_p1;
wire   [3:0] grp_fu_3086_p2;
wire   [21:0] grp_fu_3095_p2;
wire   [12:0] grp_fu_3104_p1;
wire   [21:0] grp_fu_3104_p2;
wire   [12:0] grp_fu_3113_p0;
wire   [21:0] grp_fu_3113_p2;
wire    ap_CS_fsm_state54;
reg   [44:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
reg    ap_idle_pp7;
wire    ap_enable_pp7;
wire   [9:0] grp_fu_3066_p00;
wire   [9:0] grp_fu_3066_p20;
wire   [7:0] grp_fu_3076_p00;
wire   [7:0] grp_fu_3076_p20;
wire   [7:0] grp_fu_3086_p00;
wire   [7:0] grp_fu_3086_p20;
wire   [21:0] grp_fu_3104_p10;
wire   [21:0] grp_fu_3113_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 45'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter2 = 1'b0;
#0 grp_conv_2_fu_1308_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_1318_ap_start_reg = 1'b0;
#0 grp_soft_max_fu_1328_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_1340_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_1346_ap_start_reg = 1'b0;
#0 grp_flat_fu_1352_ap_start_reg = 1'b0;
end

cnn_dense_1_weighmb6 #(
    .DataWidth( 9 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
dense_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_weights_V_address0),
    .ce0(dense_1_weights_V_ce0),
    .q0(dense_1_weights_V_q0)
);

cnn_dense_1_bias_V #(
    .DataWidth( 6 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_bias_V_address0),
    .ce0(dense_1_bias_V_ce0),
    .q0(dense_1_bias_V_q0)
);

cnn_dense_2_weighncg #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_dense_2_bias_V #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_dense_out_weiocq #(
    .DataWidth( 9 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_weights_V_address0),
    .ce0(dense_out_weights_V_ce0),
    .q0(dense_out_weights_V_q0)
);

cnn_dense_out_biapcA #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_bias_V_address0),
    .ce0(dense_out_bias_V_ce0),
    .q0(dense_out_bias_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_V_address0),
    .ce0(dense_array_V_ce0),
    .we0(dense_array_V_we0),
    .d0(dense_array_V_d0),
    .q0(dense_array_V_q0)
);

cnn_conv_1_input_V #(
    .DataWidth( 14 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
conv_1_input_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_V_address0),
    .ce0(conv_1_input_V_ce0),
    .we0(conv_1_input_V_we0),
    .d0(select_ln603_3_reg_3209),
    .q0(conv_1_input_V_q0)
);

cnn_conv_1_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_V_address0),
    .ce0(conv_1_out_V_ce0),
    .we0(conv_1_out_V_we0),
    .d0(conv_1_out_V_d0),
    .q0(conv_1_out_V_q0)
);

cnn_conv_1_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_V_address0),
    .ce0(conv_1_out_c_V_ce0),
    .we0(conv_1_out_c_V_we0),
    .d0(conv_1_out_c_V_d0),
    .q0(conv_1_out_c_V_q0)
);

cnn_max_pool_1_ouqcK #(
    .DataWidth( 14 ),
    .AddressRange( 1014 ),
    .AddressWidth( 10 ))
max_pool_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_V_address0),
    .ce0(max_pool_1_out_V_ce0),
    .we0(max_pool_1_out_V_we0),
    .d0(max_pool_1_out_V_d0),
    .q0(max_pool_1_out_V_q0)
);

cnn_max_pool_1_ouqcK #(
    .DataWidth( 14 ),
    .AddressRange( 1014 ),
    .AddressWidth( 10 ))
max_pool_1_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_V_address0),
    .ce0(max_pool_1_out_c_V_ce0),
    .we0(max_pool_1_out_c_V_we0),
    .d0(max_pool_1_out_c_V_d0),
    .q0(max_pool_1_out_c_V_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_V_address0),
    .ce0(conv_2_out_c_V_ce0),
    .we0(conv_2_out_c_V_we0),
    .d0(conv_2_out_c_V_d0),
    .q0(conv_2_out_c_V_q0)
);

cnn_max_pool_2_ousc4 #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_V_address0),
    .ce0(max_pool_2_out_V_ce0),
    .we0(max_pool_2_out_V_we0),
    .d0(max_pool_2_out_V_d0),
    .q0(max_pool_2_out_V_q0)
);

cnn_max_pool_2_ousc4 #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_c_V_address0),
    .ce0(max_pool_2_out_c_V_ce0),
    .we0(max_pool_2_out_c_V_we0),
    .d0(max_pool_2_out_c_V_d0),
    .q0(max_pool_2_out_c_V_q0)
);

cnn_max_pool_2_ousc4 #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
flat_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_V_address0),
    .ce0(flat_array_V_ce0),
    .we0(flat_array_V_we0),
    .d0(flat_array_V_d0),
    .q0(flat_array_V_q0)
);

cnn_max_pool_2_ousc4 #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
flat_array_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_c_V_address0),
    .ce0(flat_array_c_V_ce0),
    .we0(flat_array_c_V_we0),
    .d0(flat_array_c_V_d0),
    .q0(flat_array_c_V_q0)
);

cnn_dense_1_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_out_V_address0),
    .ce0(dense_1_out_V_ce0),
    .we0(dense_1_out_V_we0),
    .d0(dense_1_out_V_d0),
    .q0(dense_1_out_V_q0)
);

cnn_dense_1_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_out_c_V_address0),
    .ce0(dense_1_out_c_V_ce0),
    .we0(dense_1_out_c_V_we0),
    .d0(dense_1_out_c_V_d0),
    .q0(dense_1_out_c_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_out_c_V_address0),
    .ce0(dense_2_out_c_V_ce0),
    .we0(dense_2_out_c_V_we0),
    .d0(dense_2_out_c_V_d0),
    .q0(dense_2_out_c_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_2 grp_conv_2_fu_1308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_2_fu_1308_ap_start),
    .ap_done(grp_conv_2_fu_1308_ap_done),
    .ap_idle(grp_conv_2_fu_1308_ap_idle),
    .ap_ready(grp_conv_2_fu_1308_ap_ready),
    .input_V_address0(grp_conv_2_fu_1308_input_V_address0),
    .input_V_ce0(grp_conv_2_fu_1308_input_V_ce0),
    .input_V_q0(max_pool_1_out_c_V_q0),
    .conv_out_V_address0(grp_conv_2_fu_1308_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_1308_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_1308_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_1308_conv_out_V_d0)
);

conv_1 grp_conv_1_fu_1318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1_fu_1318_ap_start),
    .ap_done(grp_conv_1_fu_1318_ap_done),
    .ap_idle(grp_conv_1_fu_1318_ap_idle),
    .ap_ready(grp_conv_1_fu_1318_ap_ready),
    .input_V_address0(grp_conv_1_fu_1318_input_V_address0),
    .input_V_ce0(grp_conv_1_fu_1318_input_V_ce0),
    .input_V_q0(conv_1_input_V_q0),
    .conv_out_V_address0(grp_conv_1_fu_1318_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_1_fu_1318_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_1_fu_1318_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_1_fu_1318_conv_out_V_d0)
);

soft_max grp_soft_max_fu_1328(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_soft_max_fu_1328_ap_start),
    .ap_done(grp_soft_max_fu_1328_ap_done),
    .ap_idle(grp_soft_max_fu_1328_ap_idle),
    .ap_ready(grp_soft_max_fu_1328_ap_ready),
    .dense_array_V_address0(grp_soft_max_fu_1328_dense_array_V_address0),
    .dense_array_V_ce0(grp_soft_max_fu_1328_dense_array_V_ce0),
    .dense_array_V_we0(grp_soft_max_fu_1328_dense_array_V_we0),
    .dense_array_V_d0(grp_soft_max_fu_1328_dense_array_V_d0),
    .dense_array_V_q0(dense_array_V_q0),
    .prediction_V_address0(grp_soft_max_fu_1328_prediction_V_address0),
    .prediction_V_ce0(grp_soft_max_fu_1328_prediction_V_ce0),
    .prediction_V_we0(grp_soft_max_fu_1328_prediction_V_we0),
    .prediction_V_d0(grp_soft_max_fu_1328_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_1340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_1_fu_1340_ap_start),
    .ap_done(grp_max_pool_1_fu_1340_ap_done),
    .ap_idle(grp_max_pool_1_fu_1340_ap_idle),
    .ap_ready(grp_max_pool_1_fu_1340_ap_ready),
    .conv_out_V_address0(grp_max_pool_1_fu_1340_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_1_fu_1340_conv_out_V_ce0),
    .conv_out_V_q0(conv_1_out_c_V_q0),
    .max_pool_out_V_address0(grp_max_pool_1_fu_1340_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_1_fu_1340_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_1_fu_1340_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_1_fu_1340_max_pool_out_V_d0)
);

max_pool_2 grp_max_pool_2_fu_1346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_2_fu_1346_ap_start),
    .ap_done(grp_max_pool_2_fu_1346_ap_done),
    .ap_idle(grp_max_pool_2_fu_1346_ap_idle),
    .ap_ready(grp_max_pool_2_fu_1346_ap_ready),
    .conv_out_V_address0(grp_max_pool_2_fu_1346_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_2_fu_1346_conv_out_V_ce0),
    .conv_out_V_q0(conv_2_out_c_V_q0),
    .max_pool_out_V_address0(grp_max_pool_2_fu_1346_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_2_fu_1346_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_2_fu_1346_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_2_fu_1346_max_pool_out_V_d0)
);

flat grp_flat_fu_1352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_flat_fu_1352_ap_start),
    .ap_done(grp_flat_fu_1352_ap_done),
    .ap_idle(grp_flat_fu_1352_ap_idle),
    .ap_ready(grp_flat_fu_1352_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_1352_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_1352_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_c_V_q0),
    .flat_array_V_address0(grp_flat_fu_1352_flat_array_V_address0),
    .flat_array_V_ce0(grp_flat_fu_1352_flat_array_V_ce0),
    .flat_array_V_we0(grp_flat_fu_1352_flat_array_V_we0),
    .flat_array_V_d0(grp_flat_fu_1352_flat_array_V_d0)
);

cnn_fpext_32ns_64udo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64udo_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cnn_input_q0),
    .ce(1'b1),
    .dout(grp_fu_1358_p1)
);

cnn_mac_muladd_5nvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_5nvdy_U31(
    .din0(grp_fu_3066_p0),
    .din1(grp_fu_3066_p1),
    .din2(grp_fu_3066_p2),
    .dout(grp_fu_3066_p3)
);

cnn_mac_muladd_4nwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
cnn_mac_muladd_4nwdI_U32(
    .din0(grp_fu_3076_p0),
    .din1(grp_fu_3076_p1),
    .din2(grp_fu_3076_p2),
    .dout(grp_fu_3076_p3)
);

cnn_mac_muladd_4nwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
cnn_mac_muladd_4nwdI_U33(
    .din0(grp_fu_3086_p0),
    .din1(grp_fu_3086_p1),
    .din2(grp_fu_3086_p2),
    .dout(grp_fu_3086_p3)
);

cnn_mac_muladd_9sxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sxdS_U34(
    .din0(dense_1_weights_V_q0),
    .din1(flat_array_c_V_q0),
    .din2(grp_fu_3095_p2),
    .dout(grp_fu_3095_p3)
);

cnn_mac_muladd_9syd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9syd2_U35(
    .din0(dense_2_weights_V_q0),
    .din1(grp_fu_3104_p1),
    .din2(grp_fu_3104_p2),
    .dout(grp_fu_3104_p3)
);

cnn_mac_muladd_13zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_13zec_U36(
    .din0(grp_fu_3113_p0),
    .din1(dense_out_weights_V_q0),
    .din2(grp_fu_3113_p2),
    .dout(grp_fu_3113_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state14) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state14))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state14);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state19))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state19);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state24) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state24))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state24);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((grp_flat_fu_1352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state29))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state29);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if (((grp_flat_fu_1352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state36) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((icmp_ln9_fu_2349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state36))) begin
            ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state36);
        end else if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end else if (((icmp_ln9_fu_2349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state43) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if (((icmp_ln9_1_fu_2485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state43))) begin
            ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state43);
        end else if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
        end else if (((icmp_ln9_1_fu_2485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp7_stage0_subdone) & (1'b1 == ap_condition_pp7_exit_iter0_state51) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if (((grp_soft_max_fu_1328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp7_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp7_exit_iter0_state51)) begin
                ap_enable_reg_pp7_iter1 <= (1'b1 ^ ap_condition_pp7_exit_iter0_state51);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp7_stage0_subdone)) begin
            ap_enable_reg_pp7_iter2 <= ap_enable_reg_pp7_iter1;
        end else if (((grp_soft_max_fu_1328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
            ap_enable_reg_pp7_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1_fu_1318_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv_1_fu_1318_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_1318_ap_ready == 1'b1)) begin
            grp_conv_1_fu_1318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_2_fu_1308_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_conv_2_fu_1308_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_1308_ap_ready == 1'b1)) begin
            grp_conv_2_fu_1308_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_flat_fu_1352_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_flat_fu_1352_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_1352_ap_ready == 1'b1)) begin
            grp_flat_fu_1352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_1_fu_1340_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_max_pool_1_fu_1340_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_1340_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_1340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_2_fu_1346_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_max_pool_2_fu_1346_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_1346_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_1346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_soft_max_fu_1328_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln41_fu_2645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
            grp_soft_max_fu_1328_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_1328_ap_ready == 1'b1)) begin
            grp_soft_max_fu_1328_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        d_0_i_reg_1263 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        d_0_i_reg_1263 <= d_reg_3531;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        f_0_i_reg_1286 <= f_reg_3550;
    end else if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln41_fu_2645_p2 == 1'd0))) begin
        f_0_i_reg_1286 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_reg_3214 == 1'd0))) begin
        i14_0_reg_942 <= select_ln40_1_reg_3223;
    end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        i14_0_reg_942 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_reg_3253 == 1'd0))) begin
        i26_0_reg_997 <= select_ln54_1_reg_3262;
    end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        i26_0_reg_997 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_reg_3292 == 1'd0))) begin
        i39_0_reg_1052 <= select_ln68_1_reg_3301;
    end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        i39_0_reg_1052 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_reg_3331 == 1'd0))) begin
        i52_0_reg_1107 <= select_ln82_1_reg_3340;
    end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        i52_0_reg_1107 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_flat_fu_1352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        i55_0_reg_1151 <= 9'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln93_fu_2332_p2 == 1'd0))) begin
        i55_0_reg_1151 <= i_9_fu_2338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_2349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        i56_0_reg_1207 <= 6'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln103_fu_2468_p2 == 1'd0))) begin
        i56_0_reg_1207 <= i_10_fu_2474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_fu_2485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        i57_0_reg_1252 <= 5'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (icmp_ln112_fu_2628_p2 == 1'd0))) begin
        i57_0_reg_1252 <= i_12_fu_2634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (icmp_ln119_fu_2758_p2 == 1'd0))) begin
        i58_0_reg_1297 <= i_14_fu_2764_p2;
    end else if (((grp_soft_max_fu_1328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        i58_0_reg_1297 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        i_0_i5_reg_1218 <= i_13_reg_3465;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_0_i5_reg_1218 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        i_0_i_reg_1162 <= i_11_reg_3393;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        i_0_i_reg_1162 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_899 <= i_reg_3165;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_899 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_1729_p2 == 1'd0))) begin
        indvar_flatten13_reg_931 <= add_ln37_fu_1735_p2;
    end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten13_reg_931 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_fu_1882_p2 == 1'd0))) begin
        indvar_flatten25_reg_1008 <= select_ln52_fu_2027_p3;
    end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten25_reg_1008 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_fu_1882_p2 == 1'd0))) begin
        indvar_flatten39_reg_986 <= add_ln51_fu_1888_p2;
    end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten39_reg_986 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_fu_2035_p2 == 1'd0))) begin
        indvar_flatten51_reg_1063 <= select_ln66_fu_2163_p3;
    end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvar_flatten51_reg_1063 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_fu_2035_p2 == 1'd0))) begin
        indvar_flatten65_reg_1041 <= add_ln65_fu_2041_p2;
    end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvar_flatten65_reg_1041 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_fu_2171_p2 == 1'd0))) begin
        indvar_flatten77_reg_1118 <= select_ln80_fu_2324_p3;
    end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        indvar_flatten77_reg_1118 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_fu_2171_p2 == 1'd0))) begin
        indvar_flatten91_reg_1096 <= add_ln79_fu_2177_p2;
    end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        indvar_flatten91_reg_1096 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_1729_p2 == 1'd0))) begin
        indvar_flatten_reg_953 <= select_ln38_fu_1874_p3;
    end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_953 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ix_in_0_reg_887 <= ix_in_reg_3170;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_887 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ix_in_1_reg_910 <= add_ln28_reg_3198;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1362_p2 == 1'd0))) begin
        ix_in_1_reg_910 <= ix_in_0_reg_887;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_reg_3214 == 1'd0))) begin
        j15_0_reg_964 <= select_ln40_3_reg_3228;
    end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        j15_0_reg_964 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_reg_3253 == 1'd0))) begin
        j27_0_reg_1019 <= select_ln54_3_reg_3267;
    end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        j27_0_reg_1019 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_reg_3292 == 1'd0))) begin
        j40_0_reg_1074 <= select_ln68_3_reg_3306;
    end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        j40_0_reg_1074 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_reg_3331 == 1'd0))) begin
        j53_0_reg_1129 <= select_ln82_3_reg_3345;
    end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        j53_0_reg_1129 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        j_0_i10_reg_1241 <= j_6_reg_3484;
    end else if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln9_1_fu_2485_p2 == 1'd0))) begin
        j_0_i10_reg_1241 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        j_0_i_reg_1185 <= j_5_reg_3412;
    end else if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln9_fu_2349_p2 == 1'd0))) begin
        j_0_i_reg_1185 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_reg_920 <= j_1_reg_3183;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1362_p2 == 1'd0))) begin
        j_0_reg_920 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_fu_1882_p2 == 1'd0))) begin
        k28_0_reg_1030 <= k_1_fu_2015_p2;
    end else if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        k28_0_reg_1030 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_fu_2035_p2 == 1'd0))) begin
        k41_0_reg_1085 <= k_2_fu_2151_p2;
    end else if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        k41_0_reg_1085 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_fu_2171_p2 == 1'd0))) begin
        k54_0_reg_1140 <= k_3_fu_2312_p2;
    end else if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        k54_0_reg_1140 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_1729_p2 == 1'd0))) begin
        k_0_reg_975 <= k_fu_1862_p2;
    end else if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        k_0_reg_975 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_Val2_29_reg_1173 <= {{grp_fu_3095_p3[21:8]}};
    end else if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln9_fu_2349_p2 == 1'd0))) begin
        p_Val2_29_reg_1173 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_Val2_32_reg_1229 <= {{grp_fu_3104_p3[21:8]}};
    end else if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln9_1_fu_2485_p2 == 1'd0))) begin
        p_Val2_32_reg_1229 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        p_Val2_38_reg_1274 <= {{grp_fu_3113_p3[21:8]}};
    end else if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln41_fu_2645_p2 == 1'd0))) begin
        p_Val2_38_reg_1274 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        phi_mul_reg_1196 <= add_ln1117_3_reg_3417;
    end else if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln9_fu_2349_p2 == 1'd0))) begin
        phi_mul_reg_1196 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln13_fu_2369_p2 == 1'd0))) begin
        add_ln1117_3_reg_3417 <= add_ln1117_3_fu_2386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_1410_p2 == 1'd0))) begin
        add_ln203_10_reg_3188 <= add_ln203_10_fu_1426_p2;
        add_ln28_reg_3198 <= add_ln28_fu_1436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cnn_input_load_reg_3203 <= cnn_input_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        d_reg_3531 <= d_fu_2651_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        f_reg_3550 <= f_fu_2671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        i_11_reg_3393 <= i_11_fu_2355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i_13_reg_3465 <= i_13_fu_2491_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_3165 <= i_fu_1368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        icmp_ln103_reg_3442 <= icmp_ln103_fu_2468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        icmp_ln112_reg_3509 <= icmp_ln112_fu_2628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        icmp_ln119_reg_3575 <= icmp_ln119_fu_2758_p2;
        icmp_ln119_reg_3575_pp7_iter1_reg <= icmp_ln119_reg_3575;
        zext_ln120_reg_3584_pp7_iter1_reg[3 : 0] <= zext_ln120_reg_3584[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln37_reg_3214 <= icmp_ln37_fu_1729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln51_reg_3253 <= icmp_ln51_fu_1882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln65_reg_3292 <= icmp_ln65_fu_2035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln79_reg_3331 <= icmp_ln79_fu_2171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (1'b1 == ap_CS_fsm_pp7_stage0) & (icmp_ln119_reg_3575 == 1'd0))) begin
        icmp_ln935_reg_3594 <= icmp_ln935_fu_2775_p2;
        icmp_ln958_reg_3620 <= icmp_ln958_fu_2947_p2;
        or_ln_reg_3615[0] <= or_ln_fu_2939_p3[0];
        p_Result_41_reg_3599 <= prediction_V_q0[32'd13];
        sub_ln944_reg_3609 <= sub_ln944_fu_2829_p2;
        tmp_V_13_reg_3604 <= tmp_V_13_fu_2795_p3;
        trunc_ln943_reg_3625 <= trunc_ln943_fu_2953_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln93_reg_3370 <= icmp_ln93_fu_2332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1362_p2 == 1'd0))) begin
        ix_in_reg_3170 <= ix_in_fu_1374_p2;
        sub_ln203_reg_3175[10 : 2] <= sub_ln203_fu_1404_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_3183 <= j_1_fu_1416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        j_5_reg_3412 <= j_5_fu_2375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        j_6_reg_3484 <= j_6_fu_2511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_1729_p2 == 1'd0))) begin
        select_ln40_1_reg_3223 <= select_ln40_1_fu_1761_p3;
        select_ln40_3_reg_3228 <= select_ln40_3_fu_1811_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_fu_1882_p2 == 1'd0))) begin
        select_ln54_1_reg_3262 <= select_ln54_1_fu_1914_p3;
        select_ln54_3_reg_3267 <= select_ln54_3_fu_1964_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        select_ln603_3_reg_3209 <= select_ln603_3_fu_1717_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_fu_2035_p2 == 1'd0))) begin
        select_ln68_1_reg_3301 <= select_ln68_1_fu_2067_p3;
        select_ln68_3_reg_3306 <= select_ln68_3_fu_2117_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_fu_2171_p2 == 1'd0))) begin
        select_ln82_1_reg_3340 <= select_ln82_1_fu_2203_p3;
        select_ln82_3_reg_3345 <= select_ln82_3_fu_2271_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln103_fu_2468_p2 == 1'd0))) begin
        zext_ln104_reg_3451[5 : 0] <= zext_ln104_fu_2480_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0) & (icmp_ln112_fu_2628_p2 == 1'd0))) begin
        zext_ln113_reg_3518[4 : 0] <= zext_ln113_fu_2640_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (1'b1 == ap_CS_fsm_pp7_stage0) & (icmp_ln119_fu_2758_p2 == 1'd0))) begin
        zext_ln120_reg_3584[3 : 0] <= zext_ln120_fu_2770_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln9_1_fu_2485_p2 == 1'd0))) begin
        zext_ln13_3_reg_3476[4 : 0] <= zext_ln13_3_fu_2501_p1[4 : 0];
        zext_ln14_2_reg_3470[4 : 0] <= zext_ln14_2_fu_2497_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln9_fu_2349_p2 == 1'd0))) begin
        zext_ln13_reg_3404[5 : 0] <= zext_ln13_fu_2365_p1[5 : 0];
        zext_ln14_reg_3398[5 : 0] <= zext_ln14_fu_2361_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_1729_p2 == 1'd0))) begin
        zext_ln203_21_reg_3233[12 : 0] <= zext_ln203_21_fu_1857_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_fu_1882_p2 == 1'd0))) begin
        zext_ln203_26_reg_3272[10 : 0] <= zext_ln203_26_fu_2010_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_fu_2035_p2 == 1'd0))) begin
        zext_ln203_29_reg_3311[11 : 0] <= zext_ln203_29_fu_2146_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_fu_2171_p2 == 1'd0))) begin
        zext_ln203_33_reg_3350[9 : 0] <= zext_ln203_33_fu_2307_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln41_fu_2645_p2 == 1'd0))) begin
        zext_ln46_reg_3542[3 : 0] <= zext_ln46_fu_2661_p1[3 : 0];
        zext_ln48_reg_3536[3 : 0] <= zext_ln48_fu_2657_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln93_fu_2332_p2 == 1'd0))) begin
        zext_ln94_reg_3379[8 : 0] <= zext_ln94_fu_2344_p1[8 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln37_fu_1729_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln51_fu_1882_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln65_fu_2035_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln79_fu_2171_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state24 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state24 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln93_fu_2332_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln103_fu_2468_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state36 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state36 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln112_fu_2628_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state43 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state43 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln119_fu_2758_p2 == 1'd1)) begin
        ap_condition_pp7_exit_iter0_state51 = 1'b1;
    end else begin
        ap_condition_pp7_exit_iter0_state51 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter2 == 1'b0) & (ap_enable_reg_pp7_iter1 == 1'b0) & (ap_enable_reg_pp7_iter0 == 1'b0))) begin
        ap_idle_pp7 = 1'b1;
    end else begin
        ap_idle_pp7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_reg_3214 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i14_0_phi_fu_946_p4 = select_ln40_1_reg_3223;
    end else begin
        ap_phi_mux_i14_0_phi_fu_946_p4 = i14_0_reg_942;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_reg_3253 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i26_0_phi_fu_1001_p4 = select_ln54_1_reg_3262;
    end else begin
        ap_phi_mux_i26_0_phi_fu_1001_p4 = i26_0_reg_997;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_reg_3292 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_i39_0_phi_fu_1056_p4 = select_ln68_1_reg_3301;
    end else begin
        ap_phi_mux_i39_0_phi_fu_1056_p4 = i39_0_reg_1052;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_reg_3331 == 1'd0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_i52_0_phi_fu_1111_p4 = select_ln82_1_reg_3340;
    end else begin
        ap_phi_mux_i52_0_phi_fu_1111_p4 = i52_0_reg_1107;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_reg_3214 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j15_0_phi_fu_968_p4 = select_ln40_3_reg_3228;
    end else begin
        ap_phi_mux_j15_0_phi_fu_968_p4 = j15_0_reg_964;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_reg_3253 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_j27_0_phi_fu_1023_p4 = select_ln54_3_reg_3267;
    end else begin
        ap_phi_mux_j27_0_phi_fu_1023_p4 = j27_0_reg_1019;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_reg_3292 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_j40_0_phi_fu_1078_p4 = select_ln68_3_reg_3306;
    end else begin
        ap_phi_mux_j40_0_phi_fu_1078_p4 = j40_0_reg_1074;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_reg_3331 == 1'd0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_j53_0_phi_fu_1133_p4 = select_ln82_3_reg_3345;
    end else begin
        ap_phi_mux_j53_0_phi_fu_1133_p4 = j53_0_reg_1129;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_ce0 = 1'b1;
    end else begin
        cnn_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_address0 = sext_ln203_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_V_address0 = grp_conv_1_fu_1318_input_V_address0;
    end else begin
        conv_1_input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_V_ce0 = grp_conv_1_fu_1318_input_V_ce0;
    end else begin
        conv_1_input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_we0 = 1'b1;
    end else begin
        conv_1_input_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        conv_1_out_V_address0 = zext_ln203_21_fu_1857_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_address0 = grp_conv_1_fu_1318_conv_out_V_address0;
    end else begin
        conv_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_ce0 = grp_conv_1_fu_1318_conv_out_V_ce0;
    end else begin
        conv_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_d0 = grp_conv_1_fu_1318_conv_out_V_d0;
    end else begin
        conv_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1362_p2 == 1'd1))) begin
        conv_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_we0 = grp_conv_1_fu_1318_conv_out_V_we0;
    end else begin
        conv_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        conv_1_out_c_V_address0 = zext_ln203_21_reg_3233;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_c_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_c_V_address0 = grp_max_pool_1_fu_1340_conv_out_V_address0;
    end else begin
        conv_1_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_c_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_c_V_ce0 = grp_max_pool_1_fu_1340_conv_out_V_ce0;
    end else begin
        conv_1_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        conv_1_out_c_V_d0 = conv_1_out_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_c_V_d0 = 14'd0;
    end else begin
        conv_1_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_reg_3214 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1362_p2 == 1'd1)))) begin
        conv_1_out_c_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        conv_2_out_V_address0 = zext_ln203_29_fu_2146_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_1308_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_1308_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_1308_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_1308_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        conv_2_out_c_V_address0 = zext_ln203_29_reg_3311;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_2_out_c_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        conv_2_out_c_V_address0 = grp_max_pool_2_fu_1346_conv_out_V_address0;
    end else begin
        conv_2_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        conv_2_out_c_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        conv_2_out_c_V_ce0 = grp_max_pool_2_fu_1346_conv_out_V_ce0;
    end else begin
        conv_2_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        conv_2_out_c_V_d0 = conv_2_out_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_2_out_c_V_d0 = 14'd0;
    end else begin
        conv_2_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln65_reg_3292 == 1'd0)))) begin
        conv_2_out_c_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        dense_1_bias_V_ce0 = 1'b1;
    end else begin
        dense_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        dense_1_out_V_address0 = zext_ln104_fu_2480_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dense_1_out_V_address0 = zext_ln14_reg_3398;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_1_out_V_address0 = 64'd0;
    end else begin
        dense_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        dense_1_out_V_d0 = select_ln19_fu_2459_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dense_1_out_V_d0 = 13'd0;
    end else begin
        dense_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31))) begin
        dense_1_out_V_we0 = 1'b1;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_1_out_c_V_address0 = zext_ln14_3_fu_2517_p1;
    end else if (((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        dense_1_out_c_V_address0 = zext_ln104_reg_3451;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dense_1_out_c_V_address0 = 64'd0;
    end else begin
        dense_1_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        dense_1_out_c_V_ce0 = 1'b1;
    end else begin
        dense_1_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        dense_1_out_c_V_d0 = dense_1_out_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dense_1_out_c_V_d0 = 13'd0;
    end else begin
        dense_1_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln103_reg_3442 == 1'd0)) | ((icmp_ln9_fu_2349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32)))) begin
        dense_1_out_c_V_we0 = 1'b1;
    end else begin
        dense_1_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        dense_1_weights_V_ce0 = 1'b1;
    end else begin
        dense_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        dense_2_out_V_address0 = zext_ln113_fu_2640_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dense_2_out_V_address0 = zext_ln14_2_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dense_2_out_V_address0 = 64'd0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | ((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        dense_2_out_V_d0 = select_ln19_1_fu_2619_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dense_2_out_V_d0 = 13'd0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dense_2_out_c_V_address0 = zext_ln48_1_fu_2677_p1;
    end else if (((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        dense_2_out_c_V_address0 = zext_ln113_reg_3518;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dense_2_out_c_V_address0 = 64'd0;
    end else begin
        dense_2_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state39) | ((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)))) begin
        dense_2_out_c_V_ce0 = 1'b1;
    end else begin
        dense_2_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        dense_2_out_c_V_d0 = dense_2_out_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dense_2_out_c_V_d0 = 13'd0;
    end else begin
        dense_2_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (icmp_ln112_reg_3509 == 1'd0)) | ((icmp_ln9_1_fu_2485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)))) begin
        dense_2_out_c_V_we0 = 1'b1;
    end else begin
        dense_2_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_array_V_address0 = zext_ln48_reg_3536;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dense_array_V_address0 = grp_soft_max_fu_1328_dense_array_V_address0;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dense_array_V_ce0 = grp_soft_max_fu_1328_dense_array_V_ce0;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_array_V_d0 = add_ln703_2_fu_2751_p2;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dense_array_V_d0 = grp_soft_max_fu_1328_dense_array_V_d0;
    end else begin
        dense_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dense_array_V_we0 = grp_soft_max_fu_1328_dense_array_V_we0;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dense_out_bias_V_ce0 = 1'b1;
    end else begin
        dense_out_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dense_out_weights_V_ce0 = 1'b1;
    end else begin
        dense_out_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        flat_array_V_address0 = zext_ln94_fu_2344_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        flat_array_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        flat_array_V_address0 = grp_flat_fu_1352_flat_array_V_address0;
    end else begin
        flat_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        flat_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        flat_array_V_ce0 = grp_flat_fu_1352_flat_array_V_ce0;
    end else begin
        flat_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        flat_array_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        flat_array_V_d0 = grp_flat_fu_1352_flat_array_V_d0;
    end else begin
        flat_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        flat_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        flat_array_V_we0 = grp_flat_fu_1352_flat_array_V_we0;
    end else begin
        flat_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        flat_array_c_V_address0 = zext_ln14_1_fu_2381_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        flat_array_c_V_address0 = zext_ln94_reg_3379;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        flat_array_c_V_address0 = 64'd0;
    end else begin
        flat_array_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((grp_flat_fu_1352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        flat_array_c_V_ce0 = 1'b1;
    end else begin
        flat_array_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        flat_array_c_V_d0 = flat_array_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        flat_array_c_V_d0 = 14'd0;
    end else begin
        flat_array_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_flat_fu_1352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln93_reg_3370 == 1'd0)))) begin
        flat_array_c_V_we0 = 1'b1;
    end else begin
        flat_array_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        max_pool_1_out_V_address0 = zext_ln203_26_fu_2010_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_V_address0 = grp_max_pool_1_fu_1340_max_pool_out_V_address0;
    end else begin
        max_pool_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        max_pool_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_V_ce0 = grp_max_pool_1_fu_1340_max_pool_out_V_ce0;
    end else begin
        max_pool_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_V_d0 = grp_max_pool_1_fu_1340_max_pool_out_V_d0;
    end else begin
        max_pool_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_1_out_V_we0 = grp_max_pool_1_fu_1340_max_pool_out_V_we0;
    end else begin
        max_pool_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        max_pool_1_out_c_V_address0 = zext_ln203_26_reg_3272;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_c_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_c_V_address0 = grp_conv_2_fu_1308_input_V_address0;
    end else begin
        max_pool_1_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        max_pool_1_out_c_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_c_V_ce0 = grp_conv_2_fu_1308_input_V_ce0;
    end else begin
        max_pool_1_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        max_pool_1_out_c_V_d0 = max_pool_1_out_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_c_V_d0 = 14'd0;
    end else begin
        max_pool_1_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln51_reg_3253 == 1'd0)))) begin
        max_pool_1_out_c_V_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        max_pool_2_out_V_address0 = zext_ln203_33_fu_2307_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        max_pool_2_out_V_address0 = grp_max_pool_2_fu_1346_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        max_pool_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        max_pool_2_out_V_ce0 = grp_max_pool_2_fu_1346_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        max_pool_2_out_V_d0 = grp_max_pool_2_fu_1346_max_pool_out_V_d0;
    end else begin
        max_pool_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        max_pool_2_out_V_we0 = grp_max_pool_2_fu_1346_max_pool_out_V_we0;
    end else begin
        max_pool_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        max_pool_2_out_c_V_address0 = zext_ln203_33_reg_3350;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_c_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        max_pool_2_out_c_V_address0 = grp_flat_fu_1352_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        max_pool_2_out_c_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        max_pool_2_out_c_V_ce0 = grp_flat_fu_1352_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        max_pool_2_out_c_V_d0 = max_pool_2_out_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_c_V_d0 = 14'd0;
    end else begin
        max_pool_2_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln79_reg_3331 == 1'd0)))) begin
        max_pool_2_out_c_V_we0 = 1'b1;
    end else begin
        max_pool_2_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0))) begin
        prediction_V_address0 = zext_ln120_fu_2770_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        prediction_V_address0 = grp_soft_max_fu_1328_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | ((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        prediction_V_ce0 = grp_soft_max_fu_1328_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        prediction_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        prediction_V_d0 = grp_soft_max_fu_1328_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        prediction_V_we0 = grp_soft_max_fu_1328_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter2 == 1'b1))) begin
        prediction_output_ce0 = 1'b1;
    end else begin
        prediction_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter2 == 1'b1) & (icmp_ln119_reg_3575_pp7_iter1_reg == 1'd0))) begin
        prediction_output_we0 = 1'b1;
    end else begin
        prediction_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_1362_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln25_fu_1410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_conv_1_fu_1318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln37_fu_1729_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln37_fu_1729_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_max_pool_1_fu_1340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln51_fu_1882_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln51_fu_1882_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_conv_2_fu_1308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln65_fu_2035_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln65_fu_2035_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_max_pool_2_fu_1346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln79_fu_2171_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln79_fu_2171_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_flat_fu_1352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln93_fu_2332_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln93_fu_2332_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln9_fu_2349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln13_fu_2369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if (~((1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln103_fu_2468_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln103_fu_2468_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln9_1_fu_2485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln13_1_fu_2505_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if (~((1'b0 == ap_block_pp6_stage0_subdone) & (icmp_ln112_fu_2628_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if (((1'b0 == ap_block_pp6_stage0_subdone) & (icmp_ln112_fu_2628_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln41_fu_2645_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln46_fu_2665_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_soft_max_fu_1328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_pp7_stage0 : begin
            if ((~((ap_enable_reg_pp7_iter1 == 1'b0) & (1'b0 == ap_block_pp7_stage0_subdone) & (icmp_ln119_fu_2758_p2 == 1'd1) & (ap_enable_reg_pp7_iter0 == 1'b1)) & ~((ap_enable_reg_pp7_iter1 == 1'b0) & (1'b0 == ap_block_pp7_stage0_subdone) & (ap_enable_reg_pp7_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else if ((((ap_enable_reg_pp7_iter1 == 1'b0) & (1'b0 == ap_block_pp7_stage0_subdone) & (ap_enable_reg_pp7_iter2 == 1'b1)) | ((ap_enable_reg_pp7_iter1 == 1'b0) & (1'b0 == ap_block_pp7_stage0_subdone) & (icmp_ln119_fu_2758_p2 == 1'd1) & (ap_enable_reg_pp7_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1508_p2 = (12'd1075 - zext_ln461_fu_1468_p1);

assign a_fu_2893_p2 = (icmp_ln947_fu_2855_p2 & icmp_ln947_1_fu_2887_p2);

assign add_ln1116_4_fu_2712_p2 = (add_ln1116_fu_2706_p2 + zext_ln46_reg_3542);

assign add_ln1116_fu_2706_p2 = (zext_ln1116_8_fu_2702_p1 + zext_ln1116_fu_2690_p1);

assign add_ln1117_2_fu_2552_p2 = (sub_ln1117_fu_2546_p2 + zext_ln13_3_reg_3476);

assign add_ln1117_3_fu_2386_p2 = (phi_mul_reg_1196 + 15'd50);

assign add_ln1117_fu_2392_p2 = (phi_mul_reg_1196 + zext_ln13_reg_3404);

assign add_ln203_10_fu_1426_p2 = (sub_ln203_reg_3175 + zext_ln203_22_fu_1422_p1);

assign add_ln203_12_fu_2004_p2 = (zext_ln203_25_fu_2000_p1 + sub_ln203_2_fu_1994_p2);

assign add_ln203_14_fu_2140_p2 = (zext_ln203_28_fu_2136_p1 + tmp_39_cast_fu_2129_p3);

assign add_ln203_15_fu_2227_p2 = (zext_ln203_30_fu_2211_p1 + zext_ln203_31_fu_2223_p1);

assign add_ln203_16_fu_2283_p2 = (add_ln203_15_fu_2227_p2 + zext_ln82_fu_2279_p1);

assign add_ln203_17_fu_2301_p2 = (tmp_42_cast_fu_2289_p3 + zext_ln203_32_fu_2297_p1);

assign add_ln203_1_fu_2605_p2 = ($signed(sext_ln703_2_fu_2595_p1) + $signed(trunc_ln703_1_fu_2591_p1));

assign add_ln203_9_fu_1851_p2 = (zext_ln203_20_fu_1847_p1 + sub_ln203_1_fu_1841_p2);

assign add_ln203_fu_2445_p2 = ($signed(sext_ln703_fu_2435_p1) + $signed(trunc_ln703_fu_2431_p1));

assign add_ln28_fu_1436_p2 = (10'd1 + ix_in_1_reg_910);

assign add_ln37_fu_1735_p2 = (indvar_flatten13_reg_931 + 12'd1);

assign add_ln38_fu_1868_p2 = (indvar_flatten_reg_953 + 8'd1);

assign add_ln51_fu_1888_p2 = (indvar_flatten39_reg_986 + 10'd1);

assign add_ln52_fu_2021_p2 = (indvar_flatten25_reg_1008 + 7'd1);

assign add_ln581_fu_1520_p2 = ($signed(12'd4088) + $signed(F2_fu_1508_p2));

assign add_ln65_fu_2041_p2 = (indvar_flatten65_reg_1041 + 11'd1);

assign add_ln66_fu_2157_p2 = (indvar_flatten51_reg_1063 + 9'd1);

assign add_ln703_1_fu_2599_p2 = ($signed(p_Val2_32_reg_1229) + $signed(sext_ln1265_1_fu_2587_p1));

assign add_ln703_2_fu_2751_p2 = ($signed(sext_ln1265_2_fu_2747_p1) + $signed(p_Val2_38_reg_1274));

assign add_ln703_fu_2439_p2 = ($signed(p_Val2_29_reg_1173) + $signed(sext_ln1265_fu_2427_p1));

assign add_ln79_fu_2177_p2 = (indvar_flatten91_reg_1096 + 9'd1);

assign add_ln80_fu_2318_p2 = (indvar_flatten77_reg_1118 + 8'd1);

assign add_ln949_fu_2913_p2 = ($signed(14'd16360) + $signed(trunc_ln944_fu_2835_p1));

assign add_ln958_fu_2960_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_3609));

assign add_ln964_fu_3029_p2 = (select_ln964_fu_3016_p3 + sub_ln964_fu_3024_p2);

assign and_ln40_fu_1785_p2 = (xor_ln40_fu_1773_p2 & icmp_ln39_fu_1779_p2);

assign and_ln54_fu_1938_p2 = (xor_ln54_fu_1926_p2 & icmp_ln53_fu_1932_p2);

assign and_ln581_fu_1633_p2 = (xor_ln582_fu_1627_p2 & icmp_ln581_fu_1514_p2);

assign and_ln582_fu_1615_p2 = (xor_ln571_fu_1609_p2 & icmp_ln582_fu_1544_p2);

assign and_ln585_1_fu_1651_p2 = (icmp_ln585_fu_1554_p2 & and_ln581_fu_1633_p2);

assign and_ln585_fu_1645_p2 = (xor_ln585_fu_1639_p2 & and_ln581_fu_1633_p2);

assign and_ln603_fu_1669_p2 = (xor_ln581_fu_1663_p2 & icmp_ln603_fu_1560_p2);

assign and_ln68_fu_2091_p2 = (xor_ln68_fu_2079_p2 & icmp_ln67_fu_2085_p2);

assign and_ln82_fu_2245_p2 = (xor_ln82_fu_2233_p2 & icmp_ln81_fu_2239_p2);

assign and_ln949_fu_2927_p2 = (xor_ln949_fu_2907_p2 & p_Result_37_fu_2919_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp7_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp7_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp7_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ap_enable_pp7 = (ap_idle_pp7 ^ 1'b1);

assign ashr_ln586_fu_1570_p2 = $signed(man_V_2_fu_1494_p3) >>> zext_ln586_fu_1566_p1;

assign bitcast_ln696_fu_1580_p1 = cnn_input_load_reg_3203;

assign bitcast_ln739_fu_3054_p1 = p_Result_43_fu_3042_p5;

assign cnn_input_address0 = zext_ln27_fu_1431_p1;

assign d_fu_2651_p2 = (d_0_i_reg_1263 + 4'd1);

assign dense_1_bias_V_address0 = zext_ln14_reg_3398;

assign dense_1_weights_V_address0 = zext_ln1117_fu_2397_p1;

assign dense_2_bias_V_address0 = zext_ln14_2_reg_3470;

assign dense_2_weights_V_address0 = sext_ln1117_fu_2557_p1;

assign dense_out_bias_V_address0 = zext_ln48_reg_3536;

assign dense_out_weights_V_address0 = zext_ln1116_9_fu_2717_p1;

assign exp_tmp_V_fu_1458_p4 = {{ireg_V_fu_1442_p1[62:52]}};

assign f_fu_2671_p2 = (f_0_i_reg_1286 + 5'd1);

assign grp_conv_1_fu_1318_ap_start = grp_conv_1_fu_1318_ap_start_reg;

assign grp_conv_2_fu_1308_ap_start = grp_conv_2_fu_1308_ap_start_reg;

assign grp_flat_fu_1352_ap_start = grp_flat_fu_1352_ap_start_reg;

assign grp_fu_3066_p0 = grp_fu_3066_p00;

assign grp_fu_3066_p00 = select_ln40_1_fu_1761_p3;

assign grp_fu_3066_p1 = 10'd26;

assign grp_fu_3066_p2 = grp_fu_3066_p20;

assign grp_fu_3066_p20 = select_ln40_3_fu_1811_p3;

assign grp_fu_3076_p0 = grp_fu_3076_p00;

assign grp_fu_3076_p00 = select_ln54_1_fu_1914_p3;

assign grp_fu_3076_p1 = 8'd13;

assign grp_fu_3076_p2 = grp_fu_3076_p20;

assign grp_fu_3076_p20 = select_ln54_3_fu_1964_p3;

assign grp_fu_3086_p0 = grp_fu_3086_p00;

assign grp_fu_3086_p00 = select_ln68_1_fu_2067_p3;

assign grp_fu_3086_p1 = 8'd11;

assign grp_fu_3086_p2 = grp_fu_3086_p20;

assign grp_fu_3086_p20 = select_ln68_3_fu_2117_p3;

assign grp_fu_3095_p2 = {{p_Val2_29_reg_1173}, {8'd0}};

assign grp_fu_3104_p1 = grp_fu_3104_p10;

assign grp_fu_3104_p10 = dense_1_out_c_V_q0;

assign grp_fu_3104_p2 = {{p_Val2_32_reg_1229}, {8'd0}};

assign grp_fu_3113_p0 = grp_fu_3113_p00;

assign grp_fu_3113_p00 = dense_2_out_c_V_q0;

assign grp_fu_3113_p2 = {{p_Val2_38_reg_1274}, {8'd0}};

assign grp_max_pool_1_fu_1340_ap_start = grp_max_pool_1_fu_1340_ap_start_reg;

assign grp_max_pool_2_fu_1346_ap_start = grp_max_pool_2_fu_1346_ap_start_reg;

assign grp_soft_max_fu_1328_ap_start = grp_soft_max_fu_1328_ap_start_reg;

assign i_10_fu_2474_p2 = (i56_0_reg_1207 + 6'd1);

assign i_11_fu_2355_p2 = (i_0_i_reg_1162 + 6'd1);

assign i_12_fu_2634_p2 = (i57_0_reg_1252 + 5'd1);

assign i_13_fu_2491_p2 = (i_0_i5_reg_1218 + 5'd1);

assign i_14_fu_2764_p2 = (i58_0_reg_1297 + 4'd1);

assign i_2_fu_1741_p2 = (ap_phi_mux_i14_0_phi_fu_946_p4 + 5'd1);

assign i_4_fu_1894_p2 = (ap_phi_mux_i26_0_phi_fu_1001_p4 + 4'd1);

assign i_6_fu_2047_p2 = (ap_phi_mux_i39_0_phi_fu_1056_p4 + 4'd1);

assign i_8_fu_2183_p2 = (ap_phi_mux_i52_0_phi_fu_1111_p4 + 3'd1);

assign i_9_fu_2338_p2 = (i55_0_reg_1151 + 9'd1);

assign i_fu_1368_p2 = (i_0_reg_899 + 5'd1);

assign icmp_ln103_fu_2468_p2 = ((i56_0_reg_1207 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_2628_p2 = ((i57_0_reg_1252 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_2758_p2 = ((i58_0_reg_1297 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln13_1_fu_2505_p2 = ((j_0_i10_reg_1241 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_2369_p2 = ((j_0_i_reg_1185 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1362_p2 = ((i_0_reg_899 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1410_p2 = ((j_0_reg_920 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1729_p2 = ((indvar_flatten13_reg_931 == 12'd4056) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1747_p2 = ((indvar_flatten_reg_953 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1779_p2 = ((k_0_reg_975 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_2645_p2 = ((d_0_i_reg_1263 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_2665_p2 = ((f_0_i_reg_1286 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1882_p2 = ((indvar_flatten39_reg_986 == 10'd1014) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_1900_p2 = ((indvar_flatten25_reg_1008 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1932_p2 = ((k28_0_reg_1030 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_1502_p2 = ((trunc_ln556_fu_1446_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_1514_p2 = (($signed(F2_fu_1508_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_1544_p2 = ((F2_fu_1508_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1554_p2 = ((sh_amt_fu_1532_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_1560_p2 = ((sh_amt_fu_1532_p3 < 12'd14) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_2035_p2 = ((indvar_flatten65_reg_1041 == 11'd1936) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_2053_p2 = ((indvar_flatten51_reg_1063 == 9'd176) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_2085_p2 = ((k41_0_reg_1085 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_2171_p2 = ((indvar_flatten91_reg_1096 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_2189_p2 = ((indvar_flatten77_reg_1118 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_2239_p2 = ((k54_0_reg_1140 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_2775_p2 = ((prediction_V_q0 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_2332_p2 = ((i55_0_reg_1151 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_2887_p2 = ((p_Result_36_fu_2881_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_2855_p2 = (($signed(tmp_26_fu_2845_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_2947_p2 = (($signed(lsb_index_fu_2839_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_2485_p2 = ((i_0_i5_reg_1218 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_2349_p2 = ((i_0_i_reg_1162 == 6'd50) ? 1'b1 : 1'b0);

assign ireg_V_fu_1442_p1 = grp_fu_1358_p1;

assign ix_in_fu_1374_p2 = (ix_in_0_reg_887 + 10'd28);

assign j_1_fu_1416_p2 = (j_0_reg_920 + 5'd1);

assign j_2_fu_1944_p2 = (select_ln54_fu_1906_p3 + 4'd1);

assign j_3_fu_2097_p2 = (select_ln68_fu_2059_p3 + 4'd1);

assign j_4_fu_2251_p2 = (select_ln82_fu_2195_p3 + 3'd1);

assign j_5_fu_2375_p2 = (j_0_i_reg_1185 + 9'd1);

assign j_6_fu_2511_p2 = (j_0_i10_reg_1241 + 6'd1);

assign j_fu_1791_p2 = (select_ln40_fu_1753_p3 + 5'd1);

assign k_1_fu_2015_p2 = (select_ln54_2_fu_1956_p3 + 3'd1);

assign k_2_fu_2151_p2 = (select_ln68_2_fu_2109_p3 + 5'd1);

assign k_3_fu_2312_p2 = (select_ln82_2_fu_2263_p3 + 5'd1);

assign k_fu_1862_p2 = (select_ln40_2_fu_1803_p3 + 3'd1);


always @ (p_Result_42_fu_2813_p3) begin
    if (p_Result_42_fu_2813_p3[0] == 1'b1) begin
        l_fu_2821_p3 = 32'd0;
    end else if (p_Result_42_fu_2813_p3[1] == 1'b1) begin
        l_fu_2821_p3 = 32'd1;
    end else if (p_Result_42_fu_2813_p3[2] == 1'b1) begin
        l_fu_2821_p3 = 32'd2;
    end else if (p_Result_42_fu_2813_p3[3] == 1'b1) begin
        l_fu_2821_p3 = 32'd3;
    end else if (p_Result_42_fu_2813_p3[4] == 1'b1) begin
        l_fu_2821_p3 = 32'd4;
    end else if (p_Result_42_fu_2813_p3[5] == 1'b1) begin
        l_fu_2821_p3 = 32'd5;
    end else if (p_Result_42_fu_2813_p3[6] == 1'b1) begin
        l_fu_2821_p3 = 32'd6;
    end else if (p_Result_42_fu_2813_p3[7] == 1'b1) begin
        l_fu_2821_p3 = 32'd7;
    end else if (p_Result_42_fu_2813_p3[8] == 1'b1) begin
        l_fu_2821_p3 = 32'd8;
    end else if (p_Result_42_fu_2813_p3[9] == 1'b1) begin
        l_fu_2821_p3 = 32'd9;
    end else if (p_Result_42_fu_2813_p3[10] == 1'b1) begin
        l_fu_2821_p3 = 32'd10;
    end else if (p_Result_42_fu_2813_p3[11] == 1'b1) begin
        l_fu_2821_p3 = 32'd11;
    end else if (p_Result_42_fu_2813_p3[12] == 1'b1) begin
        l_fu_2821_p3 = 32'd12;
    end else if (p_Result_42_fu_2813_p3[13] == 1'b1) begin
        l_fu_2821_p3 = 32'd13;
    end else if (p_Result_42_fu_2813_p3[14] == 1'b1) begin
        l_fu_2821_p3 = 32'd14;
    end else if (p_Result_42_fu_2813_p3[15] == 1'b1) begin
        l_fu_2821_p3 = 32'd15;
    end else if (p_Result_42_fu_2813_p3[16] == 1'b1) begin
        l_fu_2821_p3 = 32'd16;
    end else if (p_Result_42_fu_2813_p3[17] == 1'b1) begin
        l_fu_2821_p3 = 32'd17;
    end else if (p_Result_42_fu_2813_p3[18] == 1'b1) begin
        l_fu_2821_p3 = 32'd18;
    end else if (p_Result_42_fu_2813_p3[19] == 1'b1) begin
        l_fu_2821_p3 = 32'd19;
    end else if (p_Result_42_fu_2813_p3[20] == 1'b1) begin
        l_fu_2821_p3 = 32'd20;
    end else if (p_Result_42_fu_2813_p3[21] == 1'b1) begin
        l_fu_2821_p3 = 32'd21;
    end else if (p_Result_42_fu_2813_p3[22] == 1'b1) begin
        l_fu_2821_p3 = 32'd22;
    end else if (p_Result_42_fu_2813_p3[23] == 1'b1) begin
        l_fu_2821_p3 = 32'd23;
    end else if (p_Result_42_fu_2813_p3[24] == 1'b1) begin
        l_fu_2821_p3 = 32'd24;
    end else if (p_Result_42_fu_2813_p3[25] == 1'b1) begin
        l_fu_2821_p3 = 32'd25;
    end else if (p_Result_42_fu_2813_p3[26] == 1'b1) begin
        l_fu_2821_p3 = 32'd26;
    end else if (p_Result_42_fu_2813_p3[27] == 1'b1) begin
        l_fu_2821_p3 = 32'd27;
    end else if (p_Result_42_fu_2813_p3[28] == 1'b1) begin
        l_fu_2821_p3 = 32'd28;
    end else if (p_Result_42_fu_2813_p3[29] == 1'b1) begin
        l_fu_2821_p3 = 32'd29;
    end else if (p_Result_42_fu_2813_p3[30] == 1'b1) begin
        l_fu_2821_p3 = 32'd30;
    end else if (p_Result_42_fu_2813_p3[31] == 1'b1) begin
        l_fu_2821_p3 = 32'd31;
    end else begin
        l_fu_2821_p3 = 32'd32;
    end
end

assign lsb_index_fu_2839_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_2829_p2));

assign lshr_ln947_fu_2875_p2 = 14'd16383 >> zext_ln947_fu_2871_p1;

assign lshr_ln958_fu_2965_p2 = m_fu_2957_p1 >> add_ln958_fu_2960_p2;

assign m_12_fu_2982_p3 = ((icmp_ln958_reg_3620[0:0] === 1'b1) ? lshr_ln958_fu_2965_p2 : shl_ln958_fu_2976_p2);

assign m_13_fu_2989_p2 = (m_12_fu_2982_p3 + or_ln_reg_3615);

assign m_16_fu_3004_p1 = m_s_fu_2994_p4;

assign m_fu_2957_p1 = tmp_V_13_reg_3604;

assign m_s_fu_2994_p4 = {{m_13_fu_2989_p2[31:1]}};

assign man_V_1_fu_1488_p2 = (54'd0 - p_Result_40_fu_1484_p1);

assign man_V_2_fu_1494_p3 = ((p_Result_39_fu_1450_p3[0:0] === 1'b1) ? man_V_1_fu_1488_p2 : p_Result_40_fu_1484_p1);

assign or_ln40_fu_1797_p2 = (icmp_ln38_fu_1747_p2 | and_ln40_fu_1785_p2);

assign or_ln54_fu_1950_p2 = (icmp_ln52_fu_1900_p2 | and_ln54_fu_1938_p2);

assign or_ln581_fu_1657_p2 = (or_ln582_fu_1621_p2 | icmp_ln581_fu_1514_p2);

assign or_ln582_fu_1621_p2 = (icmp_ln582_fu_1544_p2 | icmp_ln571_fu_1502_p2);

assign or_ln603_1_fu_1697_p2 = (and_ln585_fu_1645_p2 | and_ln582_fu_1615_p2);

assign or_ln603_2_fu_1711_p2 = (or_ln603_fu_1683_p2 | or_ln603_1_fu_1697_p2);

assign or_ln603_fu_1683_p2 = (and_ln603_fu_1669_p2 | and_ln585_1_fu_1651_p2);

assign or_ln68_fu_2103_p2 = (icmp_ln66_fu_2053_p2 | and_ln68_fu_2091_p2);

assign or_ln82_fu_2257_p2 = (icmp_ln80_fu_2189_p2 | and_ln82_fu_2245_p2);

assign or_ln949_fu_2933_p2 = (and_ln949_fu_2927_p2 | a_fu_2893_p2);

assign or_ln_fu_2939_p3 = {{31'd0}, {or_ln949_fu_2933_p2}};

assign p_Result_36_fu_2881_p2 = (tmp_V_13_fu_2795_p3 & lshr_ln947_fu_2875_p2);

assign p_Result_37_fu_2919_p3 = tmp_V_13_fu_2795_p3[add_ln949_fu_2913_p2];

assign p_Result_39_fu_1450_p3 = ireg_V_fu_1442_p1[32'd63];

assign p_Result_40_fu_1484_p1 = tmp_s_fu_1476_p3;

assign p_Result_41_fu_2781_p3 = prediction_V_q0[32'd13];

assign p_Result_42_fu_2813_p3 = {{18'd262143}, {p_Result_s_fu_2803_p4}};

assign p_Result_43_fu_3042_p5 = {{tmp_9_fu_3035_p3}, {m_16_fu_3004_p1[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_13_fu_2795_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_s_fu_2803_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_2803_p4[ap_tvar_int_0] = tmp_V_13_fu_2795_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_shl2_cast_fu_1976_p3 = {{grp_fu_3076_p3}, {3'd0}};

assign p_shl_cast_fu_1823_p3 = {{grp_fu_3066_p3}, {3'd0}};

assign prediction_output_address0 = zext_ln120_reg_3584_pp7_iter1_reg;

assign prediction_output_d0 = ((icmp_ln935_reg_3594[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_3054_p1);

assign select_ln19_1_fu_2619_p3 = ((tmp_24_fu_2611_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_1_fu_2605_p2);

assign select_ln19_fu_2459_p3 = ((tmp_23_fu_2451_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_2445_p2);

assign select_ln38_fu_1874_p3 = ((icmp_ln38_fu_1747_p2[0:0] === 1'b1) ? 8'd1 : add_ln38_fu_1868_p2);

assign select_ln40_1_fu_1761_p3 = ((icmp_ln38_fu_1747_p2[0:0] === 1'b1) ? i_2_fu_1741_p2 : ap_phi_mux_i14_0_phi_fu_946_p4);

assign select_ln40_2_fu_1803_p3 = ((or_ln40_fu_1797_p2[0:0] === 1'b1) ? 3'd0 : k_0_reg_975);

assign select_ln40_3_fu_1811_p3 = ((and_ln40_fu_1785_p2[0:0] === 1'b1) ? j_fu_1791_p2 : select_ln40_fu_1753_p3);

assign select_ln40_fu_1753_p3 = ((icmp_ln38_fu_1747_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j15_0_phi_fu_968_p4);

assign select_ln52_fu_2027_p3 = ((icmp_ln52_fu_1900_p2[0:0] === 1'b1) ? 7'd1 : add_ln52_fu_2021_p2);

assign select_ln54_1_fu_1914_p3 = ((icmp_ln52_fu_1900_p2[0:0] === 1'b1) ? i_4_fu_1894_p2 : ap_phi_mux_i26_0_phi_fu_1001_p4);

assign select_ln54_2_fu_1956_p3 = ((or_ln54_fu_1950_p2[0:0] === 1'b1) ? 3'd0 : k28_0_reg_1030);

assign select_ln54_3_fu_1964_p3 = ((and_ln54_fu_1938_p2[0:0] === 1'b1) ? j_2_fu_1944_p2 : select_ln54_fu_1906_p3);

assign select_ln54_fu_1906_p3 = ((icmp_ln52_fu_1900_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j27_0_phi_fu_1023_p4);

assign select_ln588_fu_1591_p3 = ((tmp_21_fu_1583_p3[0:0] === 1'b1) ? 14'd16383 : 14'd0);

assign select_ln603_1_fu_1689_p3 = ((and_ln585_fu_1645_p2[0:0] === 1'b1) ? select_ln588_fu_1591_p3 : trunc_ln583_fu_1550_p1);

assign select_ln603_2_fu_1703_p3 = ((or_ln603_fu_1683_p2[0:0] === 1'b1) ? select_ln603_fu_1675_p3 : select_ln603_1_fu_1689_p3);

assign select_ln603_3_fu_1717_p3 = ((or_ln603_2_fu_1711_p2[0:0] === 1'b1) ? select_ln603_2_fu_1703_p3 : 14'd0);

assign select_ln603_fu_1675_p3 = ((and_ln603_fu_1669_p2[0:0] === 1'b1) ? shl_ln604_fu_1603_p2 : trunc_ln586_fu_1576_p1);

assign select_ln66_fu_2163_p3 = ((icmp_ln66_fu_2053_p2[0:0] === 1'b1) ? 9'd1 : add_ln66_fu_2157_p2);

assign select_ln68_1_fu_2067_p3 = ((icmp_ln66_fu_2053_p2[0:0] === 1'b1) ? i_6_fu_2047_p2 : ap_phi_mux_i39_0_phi_fu_1056_p4);

assign select_ln68_2_fu_2109_p3 = ((or_ln68_fu_2103_p2[0:0] === 1'b1) ? 5'd0 : k41_0_reg_1085);

assign select_ln68_3_fu_2117_p3 = ((and_ln68_fu_2091_p2[0:0] === 1'b1) ? j_3_fu_2097_p2 : select_ln68_fu_2059_p3);

assign select_ln68_fu_2059_p3 = ((icmp_ln66_fu_2053_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j40_0_phi_fu_1078_p4);

assign select_ln80_fu_2324_p3 = ((icmp_ln80_fu_2189_p2[0:0] === 1'b1) ? 8'd1 : add_ln80_fu_2318_p2);

assign select_ln82_1_fu_2203_p3 = ((icmp_ln80_fu_2189_p2[0:0] === 1'b1) ? i_8_fu_2183_p2 : ap_phi_mux_i52_0_phi_fu_1111_p4);

assign select_ln82_2_fu_2263_p3 = ((or_ln82_fu_2257_p2[0:0] === 1'b1) ? 5'd0 : k54_0_reg_1140);

assign select_ln82_3_fu_2271_p3 = ((and_ln82_fu_2245_p2[0:0] === 1'b1) ? j_4_fu_2251_p2 : select_ln82_fu_2195_p3);

assign select_ln82_fu_2195_p3 = ((icmp_ln80_fu_2189_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_j53_0_phi_fu_1133_p4);

assign select_ln964_fu_3016_p3 = ((tmp_28_fu_3008_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1117_fu_2557_p1 = $signed(add_ln1117_2_fu_2552_p2);

assign sext_ln1265_1_fu_2587_p0 = dense_2_bias_V_q0;

assign sext_ln1265_1_fu_2587_p1 = sext_ln1265_1_fu_2587_p0;

assign sext_ln1265_2_fu_2747_p1 = $signed(dense_out_bias_V_q0);

assign sext_ln1265_fu_2427_p0 = dense_1_bias_V_q0;

assign sext_ln1265_fu_2427_p1 = sext_ln1265_fu_2427_p0;

assign sext_ln203_fu_1725_p1 = $signed(add_ln203_10_reg_3188);

assign sext_ln581_fu_1540_p1 = sh_amt_fu_1532_p3;

assign sext_ln581cast_fu_1599_p1 = sext_ln581_fu_1540_p1[13:0];

assign sext_ln703_2_fu_2595_p0 = dense_2_bias_V_q0;

assign sext_ln703_2_fu_2595_p1 = sext_ln703_2_fu_2595_p0;

assign sext_ln703_fu_2435_p0 = dense_1_bias_V_q0;

assign sext_ln703_fu_2435_p1 = sext_ln703_fu_2435_p0;

assign sh_amt_fu_1532_p3 = ((icmp_ln581_fu_1514_p2[0:0] === 1'b1) ? add_ln581_fu_1520_p2 : sub_ln581_fu_1526_p2);

assign shl_ln604_fu_1603_p2 = trunc_ln583_fu_1550_p1 << sext_ln581cast_fu_1599_p1;

assign shl_ln958_fu_2976_p2 = m_fu_2957_p1 << sub_ln958_fu_2971_p2;

assign sub_ln1117_fu_2546_p2 = (zext_ln1117_6_fu_2530_p1 - zext_ln1117_7_fu_2542_p1);

assign sub_ln203_1_fu_1841_p2 = (p_shl_cast_fu_1823_p3 - zext_ln203_19_fu_1837_p1);

assign sub_ln203_2_fu_1994_p2 = (p_shl2_cast_fu_1976_p3 - zext_ln203_24_fu_1990_p1);

assign sub_ln203_fu_1404_p2 = (zext_ln203_fu_1388_p1 - zext_ln203_17_fu_1400_p1);

assign sub_ln581_fu_1526_p2 = (12'd8 - F2_fu_1508_p2);

assign sub_ln944_fu_2829_p2 = (32'd14 - l_fu_2821_p3);

assign sub_ln947_fu_2865_p2 = (4'd7 - trunc_ln947_fu_2861_p1);

assign sub_ln958_fu_2971_p2 = (32'd25 - sub_ln944_reg_3609);

assign sub_ln964_fu_3024_p2 = (8'd6 - trunc_ln943_reg_3625);

assign tmp_11_fu_1392_p3 = {{i_0_reg_899}, {2'd0}};

assign tmp_12_fu_2215_p3 = {{select_ln82_1_fu_2203_p3}, {2'd0}};

assign tmp_13_fu_2522_p3 = {{j_0_i10_reg_1241}, {5'd0}};

assign tmp_14_fu_2534_p3 = {{j_0_i10_reg_1241}, {1'd0}};

assign tmp_15_fu_2682_p3 = {{f_0_i_reg_1286}, {3'd0}};

assign tmp_16_fu_2694_p3 = {{f_0_i_reg_1286}, {1'd0}};

assign tmp_19_fu_1830_p3 = {{grp_fu_3066_p3}, {1'd0}};

assign tmp_21_fu_1583_p3 = bitcast_ln696_fu_1580_p1[32'd31];

assign tmp_22_fu_1983_p3 = {{grp_fu_3076_p3}, {1'd0}};

assign tmp_23_fu_2451_p3 = add_ln703_fu_2439_p2[32'd13];

assign tmp_24_fu_2611_p3 = add_ln703_1_fu_2599_p2[32'd13];

assign tmp_26_fu_2845_p4 = {{lsb_index_fu_2839_p2[31:1]}};

assign tmp_27_fu_2899_p3 = lsb_index_fu_2839_p2[32'd31];

assign tmp_28_fu_3008_p3 = m_13_fu_2989_p2[32'd25];

assign tmp_39_cast_fu_2129_p3 = {{grp_fu_3086_p3}, {4'd0}};

assign tmp_42_cast_fu_2289_p3 = {{add_ln203_16_fu_2283_p2}, {4'd0}};

assign tmp_9_fu_3035_p3 = {{p_Result_41_reg_3599}, {add_ln964_fu_3029_p2}};

assign tmp_V_13_fu_2795_p3 = ((p_Result_41_fu_2781_p3[0:0] === 1'b1) ? tmp_V_fu_2789_p2 : prediction_V_q0);

assign tmp_V_fu_2789_p2 = (14'd0 - prediction_V_q0);

assign tmp_fu_1380_p3 = {{i_0_reg_899}, {5'd0}};

assign tmp_s_fu_1476_p3 = {{1'd1}, {trunc_ln565_fu_1472_p1}};

assign trunc_ln556_fu_1446_p1 = ireg_V_fu_1442_p1[62:0];

assign trunc_ln565_fu_1472_p1 = ireg_V_fu_1442_p1[51:0];

assign trunc_ln583_fu_1550_p1 = man_V_2_fu_1494_p3[13:0];

assign trunc_ln586_fu_1576_p1 = ashr_ln586_fu_1570_p2[13:0];

assign trunc_ln703_1_fu_2591_p1 = p_Val2_32_reg_1229[12:0];

assign trunc_ln703_fu_2431_p1 = p_Val2_29_reg_1173[12:0];

assign trunc_ln943_fu_2953_p1 = l_fu_2821_p3[7:0];

assign trunc_ln944_fu_2835_p1 = sub_ln944_fu_2829_p2[13:0];

assign trunc_ln947_fu_2861_p1 = sub_ln944_fu_2829_p2[3:0];

assign xor_ln40_fu_1773_p2 = (icmp_ln38_fu_1747_p2 ^ 1'd1);

assign xor_ln54_fu_1926_p2 = (icmp_ln52_fu_1900_p2 ^ 1'd1);

assign xor_ln571_fu_1609_p2 = (icmp_ln571_fu_1502_p2 ^ 1'd1);

assign xor_ln581_fu_1663_p2 = (or_ln581_fu_1657_p2 ^ 1'd1);

assign xor_ln582_fu_1627_p2 = (or_ln582_fu_1621_p2 ^ 1'd1);

assign xor_ln585_fu_1639_p2 = (icmp_ln585_fu_1554_p2 ^ 1'd1);

assign xor_ln68_fu_2079_p2 = (icmp_ln66_fu_2053_p2 ^ 1'd1);

assign xor_ln82_fu_2233_p2 = (icmp_ln80_fu_2189_p2 ^ 1'd1);

assign xor_ln949_fu_2907_p2 = (tmp_27_fu_2899_p3 ^ 1'd1);

assign zext_ln104_fu_2480_p1 = i56_0_reg_1207;

assign zext_ln1116_8_fu_2702_p1 = tmp_16_fu_2694_p3;

assign zext_ln1116_9_fu_2717_p1 = add_ln1116_4_fu_2712_p2;

assign zext_ln1116_fu_2690_p1 = tmp_15_fu_2682_p3;

assign zext_ln1117_6_fu_2530_p1 = tmp_13_fu_2522_p3;

assign zext_ln1117_7_fu_2542_p1 = tmp_14_fu_2534_p3;

assign zext_ln1117_fu_2397_p1 = add_ln1117_fu_2392_p2;

assign zext_ln113_fu_2640_p1 = i57_0_reg_1252;

assign zext_ln120_fu_2770_p1 = i58_0_reg_1297;

assign zext_ln13_3_fu_2501_p1 = i_0_i5_reg_1218;

assign zext_ln13_fu_2365_p1 = i_0_i_reg_1162;

assign zext_ln14_1_fu_2381_p1 = j_0_i_reg_1185;

assign zext_ln14_2_fu_2497_p1 = i_0_i5_reg_1218;

assign zext_ln14_3_fu_2517_p1 = j_0_i10_reg_1241;

assign zext_ln14_fu_2361_p1 = i_0_i_reg_1162;

assign zext_ln203_17_fu_1400_p1 = tmp_11_fu_1392_p3;

assign zext_ln203_19_fu_1837_p1 = tmp_19_fu_1830_p3;

assign zext_ln203_20_fu_1847_p1 = select_ln40_2_fu_1803_p3;

assign zext_ln203_21_fu_1857_p1 = add_ln203_9_fu_1851_p2;

assign zext_ln203_22_fu_1422_p1 = j_0_reg_920;

assign zext_ln203_24_fu_1990_p1 = tmp_22_fu_1983_p3;

assign zext_ln203_25_fu_2000_p1 = select_ln54_2_fu_1956_p3;

assign zext_ln203_26_fu_2010_p1 = add_ln203_12_fu_2004_p2;

assign zext_ln203_28_fu_2136_p1 = select_ln68_2_fu_2109_p3;

assign zext_ln203_29_fu_2146_p1 = add_ln203_14_fu_2140_p2;

assign zext_ln203_30_fu_2211_p1 = select_ln82_1_fu_2203_p3;

assign zext_ln203_31_fu_2223_p1 = tmp_12_fu_2215_p3;

assign zext_ln203_32_fu_2297_p1 = select_ln82_2_fu_2263_p3;

assign zext_ln203_33_fu_2307_p1 = add_ln203_17_fu_2301_p2;

assign zext_ln203_fu_1388_p1 = tmp_fu_1380_p3;

assign zext_ln27_fu_1431_p1 = ix_in_1_reg_910;

assign zext_ln461_fu_1468_p1 = exp_tmp_V_fu_1458_p4;

assign zext_ln46_fu_2661_p1 = d_0_i_reg_1263;

assign zext_ln48_1_fu_2677_p1 = f_0_i_reg_1286;

assign zext_ln48_fu_2657_p1 = d_0_i_reg_1263;

assign zext_ln586_fu_1566_p1 = $unsigned(sext_ln581_fu_1540_p1);

assign zext_ln82_fu_2279_p1 = select_ln82_3_fu_2271_p3;

assign zext_ln947_fu_2871_p1 = sub_ln947_fu_2865_p2;

assign zext_ln94_fu_2344_p1 = i55_0_reg_1151;

always @ (posedge ap_clk) begin
    sub_ln203_reg_3175[1:0] <= 2'b00;
    zext_ln203_21_reg_3233[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln203_26_reg_3272[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln203_29_reg_3311[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln203_33_reg_3350[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln94_reg_3379[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3398[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_3404[14:6] <= 9'b000000000;
    zext_ln104_reg_3451[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln14_2_reg_3470[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_3_reg_3476[11:5] <= 7'b0000000;
    zext_ln113_reg_3518[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln48_reg_3536[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln46_reg_3542[8:4] <= 5'b00000;
    zext_ln120_reg_3584[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln120_reg_3584_pp7_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    or_ln_reg_3615[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //cnn
