
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Wed Apr 16 00:34:02 2025
Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog MAC_512.vg
<CMD> set init_top_cell MAC_512
<CMD> set init_mmmc_file MAC_512.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/16 00:34:24, mem=546.1M)
#% End Load MMMC data ... (date=04/16 00:34:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=546.3M, current mem=546.3M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Wed Apr 16 00:34:24 2025
viaInitial ends at Wed Apr 16 00:34:24 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from MAC_512.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=22.0M, fe_cpu=0.21min, fe_real=0.42min, fe_mem=738.1M) ***
#% Begin Load netlist data ... (date=04/16 00:34:27, mem=562.7M)
*** Begin netlist parsing (mem=738.1M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'MAC_512.vg'

*** Memory Usage v#1 (Current mem = 749.105M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=749.1M) ***
#% End Load netlist data ... (date=04/16 00:34:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=579.8M, current mem=579.8M)
Set top cell to MAC_512.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAC_512 ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 35970 stdCell insts.

*** Memory Usage v#1 (Current mem = 803.531M, initial mem = 268.238M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'MAC_512.sdc' ...
Current (total cpu=0:00:13.6, real=0:00:25.0, peak res=793.0M, current mem=793.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).

INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=812.6M, current mem=812.6M)
Current (total cpu=0:00:13.6, real=0:00:26.0, peak res=812.6M, current mem=812.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.7 10.0 10 10 10
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> loadIoFile MAC_512.save.io
Reading IO assignment file "MAC_512.save.io" ...
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=04/16 00:34:28, mem=842.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1032.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/16 00:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=845.1M, current mem=845.1M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 10 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=04/16 00:34:28, mem=845.2M)

Initialize fgc environment(mem: 1032.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1032.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1032.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1032.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1032.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       40       |        0       |
| metal10|       20       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/16 00:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=846.0M, current mem=846.0M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
#% Begin sroute (date=04/16 00:34:28, mem=846.2M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Apr 16 00:34:28 2025 ***
SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE240_Git/ECE240_Projects/MAC_512/Innovus
SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2139.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 16 used
Read in 16 components
  16 core components: 16 unplaced, 0 placed, 0 fixed
Read in 771 physical pins
  771 physical pins: 0 unplaced, 771 placed, 0 fixed
Read in 771 nets
Read in 2 special nets, 2 routed
Read in 803 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 460
  Number of Followpin connections: 230
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2156.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 771 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 690 wires.
ViaGen created 4140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       690      |       NA       |
|  via1  |       460      |        0       |
|  via2  |       460      |        0       |
|  via3  |       460      |        0       |
|  via4  |       460      |        0       |
|  via5  |       460      |        0       |
|  via6  |       460      |        0       |
|  via7  |       460      |        0       |
|  via8  |       460      |        0       |
|  via9  |       460      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/16 00:34:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=866.8M, current mem=859.7M)
<CMD> undo
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
#% Begin sroute (date=04/16 00:34:28, mem=859.7M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Apr 16 00:34:28 2025 ***
SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE240_Git/ECE240_Projects/MAC_512/Innovus
SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2156.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 16 used
Read in 16 components
  16 core components: 16 unplaced, 0 placed, 0 fixed
Read in 771 physical pins
  771 physical pins: 0 unplaced, 771 placed, 0 fixed
Read in 771 nets
Read in 2 special nets, 2 routed
Read in 803 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 460
  Number of Followpin connections: 230
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2162.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 771 io pins ...
 Updating DB with 0 via definition ...
sroute created 690 wires.
ViaGen created 24840 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       690      |       NA       |
|  via1  |      2760      |        0       |
|  via2  |      2760      |        0       |
|  via3  |      2760      |        0       |
|  via4  |      2760      |        0       |
|  via5  |      2760      |        0       |
|  via6  |      2760      |        0       |
|  via7  |      2760      |        0       |
|  via8  |      2760      |        0       |
|  via9  |      2760      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/16 00:34:29, total cpu=0:00:00.7, real=0:00:01.0, peak res=873.3M, current mem=861.7M)
<CMD> fit
<CMD> fit
<CMD> saveFPlan MAC_512.fp
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> timeDesign -prePlace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1095.54 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1095.54)
Total number of fetched objects 45123
End delay calculation. (MEM=1174.12 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1147.04 CPU=0:00:05.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:22.6 mem=1147.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.133  |  1.133  |  3.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 69.997%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 8.16 sec
Total Real time: 8.0 sec
Total Memory Usage: 1071.300781 Mbytes
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal

Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1708 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=771, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
Average module density = 0.697.
Density for the design = 0.697.
       = stdcell_area 267693 sites (71206 um^2) / alloc_area 384184 sites (102193 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 2.640e+05 (1.93e+05 7.15e+04)
              Est.  stn bbox = 2.947e+05 (2.14e+05 8.05e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1186.8M
Iteration  2: Total net bbox = 2.640e+05 (1.93e+05 7.15e+04)
              Est.  stn bbox = 2.947e+05 (2.14e+05 8.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1186.8M
*** Finished SKP initialization (cpu=0:00:04.6, real=0:00:05.0)***
Iteration  3: Total net bbox = 1.930e+05 (1.38e+05 5.51e+04)
              Est.  stn bbox = 2.573e+05 (1.68e+05 8.93e+04)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 1463.7M
Iteration  4: Total net bbox = 4.212e+05 (2.22e+05 1.99e+05)
              Est.  stn bbox = 6.670e+05 (3.43e+05 3.24e+05)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1546.0M
Iteration  5: Total net bbox = 4.212e+05 (2.22e+05 1.99e+05)
              Est.  stn bbox = 6.670e+05 (3.43e+05 3.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1546.0M
Iteration  6: Total net bbox = 5.422e+05 (2.79e+05 2.64e+05)
              Est.  stn bbox = 7.947e+05 (4.00e+05 3.94e+05)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1468.6M
Iteration  7: Total net bbox = 5.418e+05 (2.78e+05 2.64e+05)
              Est.  stn bbox = 7.944e+05 (4.00e+05 3.95e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1466.7M
Iteration  8: Total net bbox = 5.418e+05 (2.78e+05 2.64e+05)
              Est.  stn bbox = 7.944e+05 (4.00e+05 3.95e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1466.7M
Iteration  9: Total net bbox = 5.714e+05 (2.97e+05 2.75e+05)
              Est.  stn bbox = 8.237e+05 (4.18e+05 4.05e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 1450.1M
Iteration 10: Total net bbox = 5.714e+05 (2.97e+05 2.75e+05)
              Est.  stn bbox = 8.237e+05 (4.18e+05 4.05e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1450.1M
Iteration 11: Total net bbox = 5.727e+05 (2.99e+05 2.74e+05)
              Est.  stn bbox = 8.253e+05 (4.22e+05 4.04e+05)
              cpu = 0:00:05.4 real = 0:00:05.0 mem = 1439.7M
Iteration 12: Total net bbox = 5.727e+05 (2.99e+05 2.74e+05)
              Est.  stn bbox = 8.253e+05 (4.22e+05 4.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.7M
Iteration 13: Total net bbox = 5.692e+05 (2.97e+05 2.72e+05)
              Est.  stn bbox = 8.158e+05 (4.17e+05 3.99e+05)
              cpu = 0:00:12.8 real = 0:00:13.0 mem = 1463.5M
Iteration 14: Total net bbox = 5.692e+05 (2.97e+05 2.72e+05)
              Est.  stn bbox = 8.158e+05 (4.17e+05 3.99e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1463.5M
Finished Global Placement (cpu=0:00:53.4, real=0:00:54.0, mem=1463.5M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:20 mem=1495.5M) ***
Total net bbox length = 5.692e+05 (2.971e+05 2.721e+05) (ext = 3.993e+04)
Move report: Detail placement moves 34262 insts, mean move: 1.08 um, max move: 30.31 um
	Max move on inst (U50528): (126.68, 279.51) --> (126.54, 309.68)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1512.3MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.08 um
Max displacement: 30.31 um (Instance: U50528) (126.679, 279.514) -> (126.54, 309.68)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 5.591e+05 (2.840e+05 2.750e+05) (ext = 3.977e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1512.3MB
*** Finished refinePlace (0:01:24 mem=1512.3M) ***
*** Finished Initial Placement (cpu=0:00:59.0, real=0:01:00.0, mem=1512.3M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1512.27 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42647  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42647 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42647 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.35% H + 1.04% V. EstWL: 7.763686e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       519( 0.87%)       126( 0.21%)   ( 1.08%) 
[NR-eGR]  metal3  (3)       244( 0.41%)        11( 0.02%)   ( 0.43%) 
[NR-eGR]  metal4  (4)       710( 1.19%)        13( 0.02%)   ( 1.21%) 
[NR-eGR]  metal5  (5)       180( 0.30%)         1( 0.00%)   ( 0.30%) 
[NR-eGR]  metal6  (6)       135( 0.23%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]  metal7  (7)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1801( 0.38%)       151( 0.03%)   ( 0.41%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 0.32% V
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.43% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 1512.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1512.27 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1512.27 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1512.27 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1512.27 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1512.27 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1512.27 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 137315
[NR-eGR] metal2  (2V) length: 1.550714e+05um, number of vias: 167761
[NR-eGR] metal3  (3H) length: 2.855382e+05um, number of vias: 73434
[NR-eGR] metal4  (4V) length: 1.339832e+05um, number of vias: 23249
[NR-eGR] metal5  (5H) length: 1.025954e+05um, number of vias: 19943
[NR-eGR] metal6  (6V) length: 1.178839e+05um, number of vias: 2359
[NR-eGR] metal7  (7H) length: 9.273320e+03um, number of vias: 1254
[NR-eGR] metal8  (8V) length: 1.175940e+04um, number of vias: 4
[NR-eGR] metal9  (9H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.161065e+05um, number of vias: 425319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.137360e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.69 seconds, mem = 1512.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 1: 2, real = 0: 1: 3, mem = 1331.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1069.5M, totSessionCpu=0:01:26 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1076.6M, totSessionCpu=0:01:26 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1337.29 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1369.16 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1369.16 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42647  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42647 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42647 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.39% H + 0.87% V. EstWL: 7.966630e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       553( 0.93%)       127( 0.21%)   ( 1.14%) 
[NR-eGR]  metal3  (3)       314( 0.53%)        18( 0.03%)   ( 0.56%) 
[NR-eGR]  metal4  (4)       715( 1.20%)         8( 0.01%)   ( 1.21%) 
[NR-eGR]  metal5  (5)       202( 0.34%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]  metal6  (6)       132( 0.22%)         1( 0.00%)   ( 0.22%) 
[NR-eGR]  metal7  (7)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1930( 0.40%)       154( 0.03%)   ( 0.43%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.17% H + 0.30% V
[NR-eGR] Overflow after Early Global Route 0.21% H + 0.42% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1378.60 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1378.60 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1378.60 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1378.60 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1378.60 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1378.60 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 137315
[NR-eGR] metal2  (2V) length: 1.593143e+05um, number of vias: 168494
[NR-eGR] metal3  (3H) length: 2.936641e+05um, number of vias: 73230
[NR-eGR] metal4  (4V) length: 1.362757e+05um, number of vias: 23457
[NR-eGR] metal5  (5H) length: 1.058927e+05um, number of vias: 19965
[NR-eGR] metal6  (6V) length: 1.202131e+05um, number of vias: 2416
[NR-eGR] metal7  (7H) length: 9.408880e+03um, number of vias: 1315
[NR-eGR] metal8  (8V) length: 1.238355e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.371564e+05um, number of vias: 426202
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.349870e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 1.36 sec, Curr Mem: 1378.60 MB )
Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1378.598M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1378.6)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 43415
End delay calculation. (MEM=1411.02 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1411.02 CPU=0:00:06.7 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:01:37 mem=1411.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.949  |
|           TNS (ns):| -3027.0 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    425 (425)     |   -0.501   |    425 (425)     |
|   max_tran     |  15232 (68613)   |   -2.312   |  15232 (72955)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.682%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1130.5M, totSessionCpu=0:01:37 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1366.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1366.3M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.1/0:01:50.1 (0.9), mem = 1366.3M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:40.3/0:01:52.3 (0.9), mem = 1543.4M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:40.7/0:01:52.6 (0.9), mem = 1462.4M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.68%|        -|  -7.949|-3027.006|   0:00:00.0| 1481.5M|
|    68.79%|       33|  -7.933|-3015.590|   0:00:02.0| 1532.2M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1532.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:01:44.4/0:01:56.4 (0.9), mem = 1513.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.5/0:01:56.4 (0.9), mem = 1513.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17341| 77527|    -2.35|   476|   476|    -0.51|     0|     0|     0|     0|    -7.93| -3015.59|       0|       0|       0|  68.79|          |         |
Dumping Information for Job 1 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -23.59|    1090|      47|      25|  70.27| 0:00:21.0|  1554.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -23.59|       0|       0|       0|  70.27| 0:00:00.0|  1554.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         85 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:21.3 real=0:00:21.0 mem=1554.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:23.0/0:00:23.0 (1.0), totSession cpu/real = 0:02:07.5/0:02:19.5 (0.9), mem = 1535.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1245.7M, totSessionCpu=0:02:08 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:07.8/0:02:19.8 (0.9), mem = 1491.1M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.274  TNS Slack -23.593 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.274| -23.593|    70.27%|   0:00:00.0| 1510.2M|     worst|  default| acc_reg_reg[511]/D  |
|   0.000|   0.000|    70.27%|   0:00:01.0| 1552.9M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1552.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1552.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         85 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:02:12.7/0:02:24.6 (0.9), mem = 1533.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:13.2/0:02:25.1 (0.9), mem = 1510.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.27%|        -|   0.000|   0.000|   0:00:00.0| 1510.9M|
|    70.27%|       78|   0.000|   0.000|   0:00:02.0| 1553.5M|
|    70.26%|        3|   0.000|   0.000|   0:00:00.0| 1553.5M|
|    70.20%|       31|   0.000|   0.000|   0:00:02.0| 1553.5M|
|    70.20%|        3|   0.000|   0.000|   0:00:01.0| 1553.5M|
|    70.20%|        0|   0.000|   0.000|   0:00:00.0| 1553.5M|
|    70.20%|        0|   0.000|   0.000|   0:00:00.0| 1553.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.20
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          7 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:02:18.3/0:02:30.2 (0.9), mem = 1553.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1491.47M, totSessionCpu=0:02:18).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1526.41 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1526.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43816  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43816 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43816 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.34% H + 1.03% V. EstWL: 7.908376e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       624( 1.04%)       135( 0.23%)         0( 0.00%)   ( 1.27%) 
[NR-eGR]  metal3  (3)       296( 0.50%)        17( 0.03%)         1( 0.00%)   ( 0.53%) 
[NR-eGR]  metal4  (4)       710( 1.19%)        11( 0.02%)         0( 0.00%)   ( 1.21%) 
[NR-eGR]  metal5  (5)       201( 0.34%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]  metal6  (6)       168( 0.28%)         1( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  metal7  (7)        12( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2011( 0.42%)       164( 0.03%)         1( 0.00%)   ( 0.45%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 0.32% V
[NR-eGR] Overflow after Early Global Route 0.19% H + 0.43% V
Early Global Route congestion estimation runtime: 0.70 seconds, mem = 1536.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 6.33, normalized total congestion hotspot area = 6.33 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.4, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.760e+05 (3.44e+05 3.32e+05)
              Est.  stn bbox = 9.516e+05 (4.72e+05 4.80e+05)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 1783.3M
Iteration  8: Total net bbox = 6.737e+05 (3.44e+05 3.30e+05)
              Est.  stn bbox = 9.453e+05 (4.70e+05 4.75e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1764.3M
Iteration  9: Total net bbox = 6.663e+05 (3.40e+05 3.26e+05)
              Est.  stn bbox = 9.353e+05 (4.65e+05 4.70e+05)
              cpu = 0:00:06.6 real = 0:00:07.0 mem = 1765.3M
Iteration 10: Total net bbox = 6.782e+05 (3.46e+05 3.32e+05)
              Est.  stn bbox = 9.456e+05 (4.70e+05 4.76e+05)
              cpu = 0:00:26.8 real = 0:00:27.0 mem = 1773.6M
Iteration 11: Total net bbox = 6.788e+05 (3.45e+05 3.34e+05)
              Est.  stn bbox = 9.447e+05 (4.68e+05 4.77e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 1773.6M
Move report: Timing Driven Placement moves 35431 insts, mean move: 10.71 um, max move: 114.70 um
	Max move on inst (FE_OFC1074_n39173): (146.49, 208.88) --> (181.80, 129.49)

Finished Incremental Placement (cpu=0:00:57.8, real=0:00:58.0, mem=1773.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:18 mem=1774.4M) ***
Total net bbox length = 6.831e+05 (3.483e+05 3.348e+05) (ext = 3.777e+04)
Move report: Detail placement moves 35430 insts, mean move: 0.78 um, max move: 22.09 um
	Max move on inst (FE_OFC653_B_reg_0): (86.29, 173.86) --> (64.22, 173.88)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1774.4MB
Summary Report:
Instances move: 35430 (out of 35431 movable)
Instances flipped: 1
Mean displacement: 0.78 um
Max displacement: 22.09 um (Instance: FE_OFC653_B_reg_0) (86.2905, 173.863) -> (64.22, 173.88)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
Total net bbox length = 6.721e+05 (3.345e+05 3.376e+05) (ext = 3.771e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1774.4MB
*** Finished refinePlace (0:03:21 mem=1774.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1774.36 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1774.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43816  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43816 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43816 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.24% V. EstWL: 8.004248e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       304( 0.51%)       107( 0.18%)         1( 0.00%)   ( 0.69%) 
[NR-eGR]  metal3  (3)       146( 0.24%)         3( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       427( 0.71%)         4( 0.01%)         0( 0.00%)   ( 0.72%) 
[NR-eGR]  metal5  (5)       134( 0.22%)         2( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]  metal6  (6)        39( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1060( 0.22%)       116( 0.02%)         1( 0.00%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.29% V
Early Global Route congestion estimation runtime: 0.70 seconds, mem = 1774.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1774.36 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1774.36 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1774.36 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1774.36 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1774.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1774.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139653
[NR-eGR] metal2  (2V) length: 1.586113e+05um, number of vias: 171445
[NR-eGR] metal3  (3H) length: 2.965485e+05um, number of vias: 75854
[NR-eGR] metal4  (4V) length: 1.345237e+05um, number of vias: 23904
[NR-eGR] metal5  (5H) length: 1.068487e+05um, number of vias: 20241
[NR-eGR] metal6  (6V) length: 1.213378e+05um, number of vias: 2328
[NR-eGR] metal7  (7H) length: 9.041630e+03um, number of vias: 1275
[NR-eGR] metal8  (8V) length: 1.335559e+04um, number of vias: 22
[NR-eGR] metal9  (9H) length: 9.240000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.402764e+05um, number of vias: 434722
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.143920e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.76 seconds, mem = 1774.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:04, real=0:01:04)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1774.4M)
Extraction called for design 'MAC_512' of instances=35431 and nets=43818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1774.363M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:58, real = 0:01:58, mem = 1228.3M, totSessionCpu=0:03:24 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1555.82)
Total number of fetched objects 44584
End delay calculation. (MEM=1588.24 CPU=0:00:05.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1588.24 CPU=0:00:06.4 REAL=0:00:07.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:33.0/0:03:44.8 (0.9), mem = 1604.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    57|  1649|    -0.20|    90|    90|    -0.02|     0|     0|     0|     0|    -0.08|    -2.65|       0|       0|       0|  70.20|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -2.22|     127|       5|     112|  70.29| 0:00:06.0|  1680.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -2.22|       0|       0|       0|  70.29| 0:00:00.0|  1680.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         36 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1680.5M) ***

*** Starting refinePlace (0:03:43 mem=1680.5M) ***
Total net bbox length = 6.781e+05 (3.378e+05 3.403e+05) (ext = 3.771e+04)
Move report: Detail placement moves 395 insts, mean move: 0.30 um, max move: 2.35 um
	Max move on inst (FE_OFC1290_n26889): (84.36, 304.08) --> (85.31, 305.48)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1680.5MB
Summary Report:
Instances move: 395 (out of 35563 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 2.35 um (Instance: FE_OFC1290_n26889) (84.36, 304.08) -> (85.31, 305.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 6.782e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1680.5MB
*** Finished refinePlace (0:03:44 mem=1680.5M) ***
*** maximum move = 2.35 um ***
*** Finished re-routing un-routed nets (1680.5M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1680.5M) ***
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:10.9 (1.0), totSession cpu/real = 0:03:44.0/0:03:55.8 (1.0), mem = 1661.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=1579.4M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.068  | -0.068  |  3.257  |
|           TNS (ns):| -2.219  | -2.219  |  0.000  |
|    Violating Paths:|   62    |   62    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.293%
Routing Overflow: 0.09% H and 0.29% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:19, real = 0:02:19, mem = 1258.1M, totSessionCpu=0:03:44 **
*** Timing NOT met, worst failing slack is -0.068
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:44.6/0:03:56.3 (1.0), mem = 1579.4M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.069 TNS Slack -2.220 Density 70.29
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.257 TNS 0.000; reg2reg* WNS -0.069 TNS -2.220; HEPG WNS -0.069 TNS -2.220; all paths WNS -0.069 TNS -2.220
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.069|   -0.069|  -2.220|   -2.220|    70.29%|   0:00:00.0| 1598.5M|     worst|  reg2reg| acc_reg_reg[511]/D  |
|  -0.029|   -0.029|  -0.082|   -0.082|    70.29%|   0:00:00.0| 1698.4M|     worst|  reg2reg| acc_reg_reg[511]/D  |
|   0.013|    0.076|   0.000|    0.000|    70.29%|   0:00:01.0| 1717.5M|        NA|       NA| NA                  |
|   0.013|    0.076|   0.000|    0.000|    70.29%|   0:00:00.0| 1717.5M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1717.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=1717.5M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.257 TNS 0.000; reg2reg* WNS 0.076 TNS 0.000; HEPG WNS 0.076 TNS 0.000; all paths WNS 0.076 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.29
*** Starting refinePlace (0:03:50 mem=1717.5M) ***
Total net bbox length = 6.782e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1717.5MB
Summary Report:
Instances move: 0 (out of 35563 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.782e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1717.5MB
*** Finished refinePlace (0:03:51 mem=1717.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1717.5M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1717.5M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.29
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         36 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=1717.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:03:51.5/0:04:03.3 (1.0), mem = 1698.4M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:51.9/0:04:03.7 (1.0), mem = 1596.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.29%|        -|   0.000|   0.000|   0:00:00.0| 1596.5M|
|    70.29%|       29|   0.000|   0.000|   0:00:01.0| 1639.2M|
|    70.28%|       19|   0.000|   0.000|   0:00:01.0| 1640.3M|
|    70.27%|       16|   0.000|   0.000|   0:00:01.0| 1640.3M|
|    70.27%|        0|   0.000|   0.000|   0:00:00.0| 1640.3M|
|    70.27%|        0|   0.000|   0.000|   0:00:00.0| 1640.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.27
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          7 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
*** Starting refinePlace (0:03:56 mem=1640.3M) ***
Total net bbox length = 6.781e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1640.3MB
Summary Report:
Instances move: 0 (out of 35541 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.781e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1640.3MB
*** Finished refinePlace (0:03:56 mem=1640.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1640.3M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1640.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:03:56.6/0:04:08.4 (1.0), mem = 1640.3M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1578.23M, totSessionCpu=0:03:57).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:57.0/0:04:08.7 (1.0), mem = 1578.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    38|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.07|     0.00|       0|       0|       0|  70.27|          |         |
|     1|     1|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.07|     0.00|       1|       0|       2|  70.27| 0:00:01.0|  1678.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.07|     0.00|       1|       0|       1|  70.27| 0:00:00.0|  1678.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.07|     0.00|       0|       0|       0|  70.27| 0:00:00.0|  1678.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          7 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1678.1M) ***

*** Starting refinePlace (0:04:00 mem=1678.1M) ***
Total net bbox length = 6.782e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Move report: Detail placement moves 2 insts, mean move: 1.97 um, max move: 2.16 um
	Max move on inst (FE_OFC1309_FE_OFN348_B_reg_114): (265.81, 74.48) --> (265.05, 75.88)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1678.1MB
Summary Report:
Instances move: 2 (out of 35543 movable)
Instances flipped: 0
Mean displacement: 1.97 um
Max displacement: 2.16 um (Instance: FE_OFC1309_FE_OFN348_B_reg_114) (265.81, 74.48) -> (265.05, 75.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 6.782e+05 (3.379e+05 3.403e+05) (ext = 3.771e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1678.1MB
*** Finished refinePlace (0:04:00 mem=1678.1M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (1678.1M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1678.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:04:00.5/0:04:12.3 (1.0), mem = 1659.1M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35543 and nets=43930 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1644.332M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1644.33 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1644.33 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43928  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43928 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43928 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.24% V. EstWL: 8.005326e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       286( 0.48%)       106( 0.18%)         1( 0.00%)   ( 0.66%) 
[NR-eGR]  metal3  (3)       145( 0.24%)         5( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       468( 0.78%)         4( 0.01%)         0( 0.00%)   ( 0.79%) 
[NR-eGR]  metal5  (5)       134( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal6  (6)        49( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1087( 0.23%)       115( 0.02%)         1( 0.00%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.20% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.30% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 1644.33 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1634.33)
Total number of fetched objects 44696
End delay calculation. (MEM=1619.06 CPU=0:00:05.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1619.06 CPU=0:00:06.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:04:10 mem=1619.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:44, real = 0:02:44, mem = 1269.2M, totSessionCpu=0:04:10 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.072  |  0.072  |  3.222  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.272%
Routing Overflow: 0.09% H and 0.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:46, real = 0:02:46, mem = 1268.1M, totSessionCpu=0:04:11 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:48, real = 0:03:49, mem = 1482.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> fit
<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1482.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.072  |  0.072  |  3.222  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.272%
Routing Overflow: 0.09% H and 0.30% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.24 sec
Total Real time: 2.0 sec
Total Memory Usage: 1499.082031 Mbytes
<CMD> set_ccopt_property buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
<CMD> set_ccopt_property inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): synth
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 768 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/synth was created. It contains 768 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for worst:setup.late...
Turning off fast DC mode./nClock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> ccopt_design
#% Begin ccopt_design (date=04/16 00:38:30, mem=1165.5M)
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          8.4
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -activeHoldViews                    { fast }
setOptMode -activeSetupViews                   { worst }
setOptMode -autoSetupViews                     { worst}
setOptMode -autoTDGRSetupViews                 { worst}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1528.0M, init mem=1560.1M)
*info: Placed = 35543         
*info: Unplaced = 0           
Placement Density:70.27%(72855/103676)
Placement Density (including fixed std cells):70.27%(72855/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=1560.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1560.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1560.05 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1560.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43928  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43928 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43928 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.24% V. EstWL: 8.005326e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       286( 0.48%)       106( 0.18%)         1( 0.00%)   ( 0.66%) 
[NR-eGR]  metal3  (3)       145( 0.24%)         5( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       468( 0.78%)         4( 0.01%)         0( 0.00%)   ( 0.79%) 
[NR-eGR]  metal5  (5)       134( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal6  (6)        49( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1087( 0.23%)       115( 0.02%)         1( 0.00%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.20% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.30% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1569.78 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1569.78 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1569.78 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1569.78 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1569.78 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1569.78 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139877
[NR-eGR] metal2  (2V) length: 1.583594e+05um, number of vias: 171779
[NR-eGR] metal3  (3H) length: 2.970751e+05um, number of vias: 75975
[NR-eGR] metal4  (4V) length: 1.343636e+05um, number of vias: 23833
[NR-eGR] metal5  (5H) length: 1.063007e+05um, number of vias: 20180
[NR-eGR] metal6  (6V) length: 1.215266e+05um, number of vias: 2372
[NR-eGR] metal7  (7H) length: 9.190330e+03um, number of vias: 1272
[NR-eGR] metal8  (8V) length: 1.362856e+04um, number of vias: 20
[NR-eGR] metal9  (9H) length: 8.400000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.404527e+05um, number of vias: 435308
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.144860e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.32 sec, Real: 1.31 sec, Curr Mem: 1569.78 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.4 real=0:00:01.4)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 103675.628um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/synth:
  Sources:                     pin clk
  Total number of sinks:       768
  Delay constrained sinks:     768
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst:setup.late:
  Skew target:                 0.040ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/synth with 768 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.0 real=0:00:04.0)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for worst:setup.late...
      Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      hp wire lengths  : top=0.000um, trunk=438.400um, leaf=900.995um, total=1339.395um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 13 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:04:20 mem=1588.9M) ***
Total net bbox length = 6.792e+05 (3.383e+05 3.409e+05) (ext = 3.777e+04)
Move report: Detail placement moves 261 insts, mean move: 0.95 um, max move: 3.30 um
	Max move on inst (acc_reg_reg[479]): (323.95, 70.28) --> (322.05, 71.68)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1588.9MB
Summary Report:
Instances move: 261 (out of 35556 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 3.30 um (Instance: acc_reg_reg[479]) (323.95, 70.28) -> (322.05, 71.68)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 6.793e+05 (3.384e+05 3.410e+05) (ext = 3.777e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1588.9MB
*** Finished refinePlace (0:04:21 mem=1588.9M) ***
    ClockRefiner summary
    All clock instances: Moved 42, flipped 15 and cell swapped 0 (out of a total of 781).
    The largest move was 3.3 um for acc_reg_reg[479].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.2 real=0:00:01.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=91.408fF, leaf=284.700fF, total=376.108fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.069, max=0.113, avg=0.092, sd=0.013], skew [0.044 vs 0.040*], 92.3% {0.071, 0.110} (wid=0.052 ws=0.031) (gid=0.062 gs=0.013)
    Skew group summary after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.069, max=0.113, avg=0.092, sd=0.013], skew [0.044 vs 0.040*], 92.3% {0.071, 0.110} (wid=0.052 ws=0.031) (gid=0.062 gs=0.013)
    Legalizer API calls during this step: 172 succeeded with high effort: 172 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        14 (unrouted=14, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
(ccopt eGR): Start to route 14 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1588.86 MB )
[NR-eGR] Read 102688 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1588.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 102688
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43941  numIgnoredNets=43927
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 14 clock nets ( 14 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.312400e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.257800e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.257800e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.257800e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.748800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1588.86 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139903
[NR-eGR] metal2  (2V) length: 1.577599e+05um, number of vias: 171388
[NR-eGR] metal3  (3H) length: 2.969583e+05um, number of vias: 76231
[NR-eGR] metal4  (4V) length: 1.353416e+05um, number of vias: 23870
[NR-eGR] metal5  (5H) length: 1.064029e+05um, number of vias: 20176
[NR-eGR] metal6  (6V) length: 1.215202e+05um, number of vias: 2372
[NR-eGR] metal7  (7H) length: 9.190330e+03um, number of vias: 1272
[NR-eGR] metal8  (8V) length: 1.362856e+04um, number of vias: 20
[NR-eGR] metal9  (9H) length: 8.400000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.408102e+05um, number of vias: 435232
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.502365e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 794
[NR-eGR] metal2  (2V) length: 5.095450e+02um, number of vias: 895
[NR-eGR] metal3  (3H) length: 1.431810e+03um, number of vias: 606
[NR-eGR] metal4  (4V) length: 1.452370e+03um, number of vias: 44
[NR-eGR] metal5  (5H) length: 1.086400e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.502365e+03um, number of vias: 2339
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.502365e+03um, number of vias: 2339
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1588.86 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1588.86 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 3482
[NR-eGR] Read numTotalNets=43941  numIgnoredNets=14
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43927 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43927 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.24% V. EstWL: 7.978432e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       324( 0.54%)       105( 0.18%)         1( 0.00%)   ( 0.72%) 
[NR-eGR]  metal3  (3)       146( 0.24%)         4( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       502( 0.84%)         2( 0.00%)         0( 0.00%)   ( 0.84%) 
[NR-eGR]  metal5  (5)       122( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal6  (6)        60( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1162( 0.24%)       111( 0.02%)         1( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.30% V
Early Global Route congestion estimation runtime: 0.66 seconds, mem = 1588.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1588.86 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1588.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139903
[NR-eGR] metal2  (2V) length: 1.586343e+05um, number of vias: 171514
[NR-eGR] metal3  (3H) length: 2.952647e+05um, number of vias: 75906
[NR-eGR] metal4  (4V) length: 1.327531e+05um, number of vias: 24330
[NR-eGR] metal5  (5H) length: 1.083221e+05um, number of vias: 20580
[NR-eGR] metal6  (6V) length: 1.231628e+05um, number of vias: 2351
[NR-eGR] metal7  (7H) length: 9.116825e+03um, number of vias: 1289
[NR-eGR] metal8  (8V) length: 1.366314e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.409230e+05um, number of vias: 435887
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.74 seconds, mem = 1588.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.0 real=0:00:02.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=35556 and nets=43943 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1588.859M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
    cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
    cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
    wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
    hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 13 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.069, max=0.114, avg=0.092, sd=0.013], skew [0.045 vs 0.040*], 91.4% {0.071, 0.110} (wid=0.052 ws=0.031) (gid=0.062 gs=0.015)
  Skew group summary after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.069, max=0.114, avg=0.092, sd=0.013], skew [0.045 vs 0.040*], 91.4% {0.071, 0.110} (wid=0.052 ws=0.031) (gid=0.062 gs=0.015)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.4 real=0:00:02.3)
  Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114, avg=0.092, sd=0.013], skew [0.045 vs 0.040*], 91.4% {0.071, 0.110} (wid=0.052 ws=0.031) (gid=0.062 gs=0.015)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114, avg=0.092, sd=0.013], skew [0.045 vs 0.040*], 91.4% {0.071, 0.110} (wid=0.052 ws=0.031) (gid=0.062 gs=0.015)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.748fF, leaf=282.386fF, total=373.133fF
      wire lengths     : top=0.000um, trunk=771.395um, leaf=2553.154um, total=3324.549um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=3 avg=0.029ns sd=0.009ns min=0.019ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.069, max=0.114], skew [0.045 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.479fF, leaf=282.336fF, total=372.815fF
      wire lengths     : top=0.000um, trunk=764.995um, leaf=2552.314um, total=3317.309um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=3 avg=0.026ns sd=0.008ns min=0.021ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.070, max=0.104, avg=0.092, sd=0.009], skew [0.034 vs 0.040], 100% {0.070, 0.104} (wid=0.044 ws=0.023) (gid=0.061 gs=0.013)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.070, max=0.104, avg=0.092, sd=0.009], skew [0.034 vs 0.040], 100% {0.070, 0.104} (wid=0.044 ws=0.023) (gid=0.061 gs=0.013)
    Legalizer API calls during this step: 235 succeeded with high effort: 235 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.4 real=0:00:05.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=169.442um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=169.442um^2
      cell capacitance : b=313.642fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=313.642fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.479fF, leaf=282.336fF, total=372.815fF
      wire lengths     : top=0.000um, trunk=764.995um, leaf=2552.314um, total=3317.309um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=3 avg=0.026ns sd=0.008ns min=0.021ns max=0.036ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.011ns sd=0.001ns min=0.009ns max=0.012ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 13 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.070, max=0.104], skew [0.034 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.070, max=0.104], skew [0.034 vs 0.040]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=78.470um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=78.470um^2
      cell capacitance : b=139.746fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=139.746fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.347fF, leaf=280.385fF, total=370.731fF
      wire lengths     : top=0.000um, trunk=763.855um, leaf=2536.839um, total=3300.694um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.071ns count=3 avg=0.016ns sd=0.003ns min=0.014ns max=0.019ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.022ns sd=0.010ns min=0.009ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUF_X32: 3 BUF_X16: 2 BUF_X8: 7 BUF_X4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/synth: insertion delay [min=0.073, max=0.103], skew [0.030 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/synth: insertion delay [min=0.073, max=0.103], skew [0.030 vs 0.040]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=64.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=64.106um^2
      cell capacitance : b=113.439fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=113.439fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.428fF, leaf=280.486fF, total=370.914fF
      wire lengths     : top=0.000um, trunk=764.590um, leaf=2537.324um, total=3301.914um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.071ns count=3 avg=0.016ns sd=0.004ns min=0.011ns max=0.019ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.025ns sd=0.010ns min=0.009ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUF_X32: 2 BUF_X16: 1 BUF_X8: 8 BUF_X4: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/synth: insertion delay [min=0.073, max=0.102], skew [0.029 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/synth: insertion delay [min=0.073, max=0.102], skew [0.029 vs 0.040]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=41.762um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=41.762um^2
      cell capacitance : b=71.339fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.339fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.428fF, leaf=279.568fF, total=369.995fF
      wire lengths     : top=0.000um, trunk=764.590um, leaf=2529.279um, total=3293.869um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=3 avg=0.013ns sd=0.004ns min=0.010ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X16: 1 BUF_X8: 8 BUF_X4: 4 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101], skew [0.014 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=41.762um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=41.762um^2
      cell capacitance : b=71.339fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.339fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.428fF, leaf=279.568fF, total=369.995fF
      wire lengths     : top=0.000um, trunk=764.590um, leaf=2529.279um, total=3293.869um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=3 avg=0.013ns sd=0.004ns min=0.010ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X16: 1 BUF_X8: 8 BUF_X4: 4 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101, avg=0.094, sd=0.003], skew [0.014 vs 0.040], 100% {0.087, 0.101} (wid=0.029 ws=0.018) (gid=0.078 gs=0.007)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101, avg=0.094, sd=0.003], skew [0.014 vs 0.040], 100% {0.087, 0.101} (wid=0.029 ws=0.018) (gid=0.078 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 15 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
          cell areas       : b=41.762um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=41.762um^2
          cell capacitance : b=71.339fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.339fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=90.428fF, leaf=279.568fF, total=369.995fF
          wire lengths     : top=0.000um, trunk=764.590um, leaf=2529.279um, total=3293.869um
          hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=3 avg=0.013ns sd=0.004ns min=0.010ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X16: 1 BUF_X8: 8 BUF_X4: 4 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
          cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
          cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
          wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
          hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X8: 9 BUF_X4: 4 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
          cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
          cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
          wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
          hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X8: 9 BUF_X4: 4 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
    cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
    cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
    wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
    hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X8: 9 BUF_X4: 4 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
          cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
          cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
          wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
          hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X8: 9 BUF_X4: 4 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101, avg=0.094, sd=0.003], skew [0.014 vs 0.040], 100% {0.086, 0.101} (wid=0.028 ws=0.018) (gid=0.082 gs=0.011)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.086, max=0.101, avg=0.094, sd=0.003], skew [0.014 vs 0.040], 100% {0.086, 0.101} (wid=0.028 ws=0.018) (gid=0.082 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 15 Succeeded: 0
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101], skew [0.014 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=90.334fF, leaf=279.568fF, total=369.902fF
      wire lengths     : top=0.000um, trunk=763.815um, leaf=2529.279um, total=3293.094um
      hp wire lengths  : top=0.000um, trunk=444.000um, leaf=903.295um, total=1347.295um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.003ns min=0.011ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101, avg=0.095, sd=0.003], skew [0.014 vs 0.040], 100% {0.087, 0.101} (wid=0.028 ws=0.018) (gid=0.082 gs=0.011)
    Skew group summary after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.087, max=0.101, avg=0.095, sd=0.003], skew [0.014 vs 0.040], 100% {0.087, 0.101} (wid=0.028 ws=0.018) (gid=0.082 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=38.570um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.570um^2
      cell capacitance : b=66.081fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.081fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=89.089fF, leaf=276.151fF, total=365.240fF
      wire lengths     : top=0.000um, trunk=757.760um, leaf=2497.097um, total=3254.858um
      hp wire lengths  : top=0.000um, trunk=446.160um, leaf=906.775um, total=1352.935um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.019ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.031ns sd=0.008ns min=0.024ns max=0.042ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X8: 9 BUF_X4: 4 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.080, max=0.100, avg=0.092, sd=0.005], skew [0.020 vs 0.040], 100% {0.080, 0.100} (wid=0.030 ws=0.021) (gid=0.083 gs=0.014)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.080, max=0.100, avg=0.092, sd=0.005], skew [0.020 vs 0.040], 100% {0.080, 0.100} (wid=0.030 ws=0.021) (gid=0.083 gs=0.014)
    Legalizer API calls during this step: 415 succeeded with high effort: 415 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.8 real=0:00:00.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=754.872fF fall=699.403fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=749.074fF fall=694.111fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
      cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=89.089fF, leaf=276.590fF, total=365.679fF
      wire lengths     : top=0.000um, trunk=757.760um, leaf=2502.408um, total=3260.168um
      hp wire lengths  : top=0.000um, trunk=446.160um, leaf=906.775um, total=1352.935um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X8: 7 BUF_X4: 6 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.082, max=0.107, avg=0.094, sd=0.005], skew [0.025 vs 0.040], 100% {0.082, 0.107} (wid=0.030 ws=0.021) (gid=0.089 gs=0.023)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.082, max=0.107, avg=0.094, sd=0.005], skew [0.025 vs 0.040], 100% {0.082, 0.107} (wid=0.030 ws=0.021) (gid=0.089 gs=0.023)
    Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
      cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=89.089fF, leaf=276.590fF, total=365.679fF
      wire lengths     : top=0.000um, trunk=757.760um, leaf=2502.408um, total=3260.168um
      hp wire lengths  : top=0.000um, trunk=446.160um, leaf=906.775um, total=1352.935um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X8: 7 BUF_X4: 6 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.082, max=0.107, avg=0.094, sd=0.005], skew [0.025 vs 0.040], 100% {0.082, 0.107} (wid=0.030 ws=0.021) (gid=0.089 gs=0.023)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.082, max=0.107, avg=0.094, sd=0.005], skew [0.025 vs 0.040], 100% {0.082, 0.107} (wid=0.030 ws=0.021) (gid=0.089 gs=0.023)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=2, computed=11, moveTooSmall=12, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=44, accepted=1
        Max accepted move=14.190um, total accepted move=14.190um, average move=14.190um
        Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=2, computed=11, moveTooSmall=12, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=43, accepted=1
        Max accepted move=28.000um, total accepted move=28.000um, average move=28.000um
        Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=2, computed=11, moveTooSmall=12, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=49, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=13, computed=0, moveTooSmall=25, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=1
        Max accepted move=0.190um, total accepted move=0.190um, average move=0.190um
        Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=12, computed=1, moveTooSmall=0, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
        cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
        cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=89.024fF, leaf=276.590fF, total=365.614fF
        wire lengths     : top=0.000um, trunk=757.205um, leaf=2502.408um, total=3259.613um
        hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X8: 7 BUF_X4: 6 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.081, max=0.107, avg=0.095, sd=0.006], skew [0.025 vs 0.040], 100% {0.081, 0.107} (wid=0.029 ws=0.019) (gid=0.089 gs=0.023)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.081, max=0.107, avg=0.095, sd=0.006], skew [0.025 vs 0.040], 100% {0.081, 0.107} (wid=0.029 ws=0.019) (gid=0.089 gs=0.023)
      Legalizer API calls during this step: 253 succeeded with high effort: 253 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 15 , Succeeded = 1 , Constraints Broken = 12 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
      cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=89.024fF, leaf=276.579fF, total=365.603fF
      wire lengths     : top=0.000um, trunk=757.205um, leaf=2502.308um, total=3259.513um
      hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X8: 7 BUF_X4: 6 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.081, max=0.107, avg=0.095, sd=0.006], skew [0.025 vs 0.040], 100% {0.081, 0.107} (wid=0.029 ws=0.019) (gid=0.089 gs=0.023)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.081, max=0.107, avg=0.095, sd=0.006], skew [0.025 vs 0.040], 100% {0.081, 0.107} (wid=0.029 ws=0.019) (gid=0.089 gs=0.023)
    Legalizer API calls during this step: 253 succeeded with high effort: 253 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
  Total capacitance is (rise=1114.676fF fall=1059.714fF), of which (rise=365.603fF fall=365.603fF) is wire, and (rise=749.074fF fall=694.111fF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:04:28 mem=1588.9M) ***
Total net bbox length = 6.793e+05 (3.383e+05 3.410e+05) (ext = 3.776e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1588.9MB
Summary Report:
Instances move: 0 (out of 35556 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.793e+05 (3.383e+05 3.410e+05) (ext = 3.776e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1588.9MB
*** Finished refinePlace (0:04:28 mem=1588.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 781).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.5 real=0:00:02.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        14 (unrouted=14, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
(ccopt eGR): Start to route 14 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1588.86 MB )
[NR-eGR] Read 102688 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1588.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 102688
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43941  numIgnoredNets=43927
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 14 clock nets ( 14 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.271800e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.221400e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.217200e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.217200e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.719400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1588.86 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139903
[NR-eGR] metal2  (2V) length: 1.586509e+05um, number of vias: 171517
[NR-eGR] metal3  (3H) length: 2.952447e+05um, number of vias: 75907
[NR-eGR] metal4  (4V) length: 1.327352e+05um, number of vias: 24323
[NR-eGR] metal5  (5H) length: 1.083059e+05um, number of vias: 20580
[NR-eGR] metal6  (6V) length: 1.231628e+05um, number of vias: 2351
[NR-eGR] metal7  (7H) length: 9.116825e+03um, number of vias: 1289
[NR-eGR] metal8  (8V) length: 1.366314e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.408854e+05um, number of vias: 435884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.464740e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 794
[NR-eGR] metal2  (2V) length: 5.260800e+02um, number of vias: 898
[NR-eGR] metal3  (3H) length: 1.411820e+03um, number of vias: 607
[NR-eGR] metal4  (4V) length: 1.434440e+03um, number of vias: 37
[NR-eGR] metal5  (5H) length: 9.240000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.464740e+03um, number of vias: 2336
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.464740e+03um, number of vias: 2336
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1588.86 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 14 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=35556 and nets=43943 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1588.859M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst:setup.late...
        Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
          cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
          cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=89.487fF, leaf=289.351fF, total=378.838fF
          wire lengths     : top=0.000um, trunk=759.840um, leaf=2704.900um, total=3464.740um
          hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X8: 7 BUF_X4: 6 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
        Skew group summary eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
            cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
            cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=89.487fF, leaf=289.351fF, total=378.838fF
            wire lengths     : top=0.000um, trunk=759.840um, leaf=2704.900um, total=3464.740um
            hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X8: 7 BUF_X4: 6 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 7
          CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
            cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
            cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=89.487fF, leaf=289.351fF, total=378.838fF
            wire lengths     : top=0.000um, trunk=759.840um, leaf=2704.900um, total=3464.740um
            hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X8: 7 BUF_X4: 6 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
          Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
            cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
            cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=89.487fF, leaf=289.351fF, total=378.838fF
            wire lengths     : top=0.000um, trunk=759.840um, leaf=2704.900um, total=3464.740um
            hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X8: 7 BUF_X4: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
          cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
          cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=89.487fF, leaf=289.351fF, total=378.838fF
          wire lengths     : top=0.000um, trunk=759.840um, leaf=2704.900um, total=3464.740um
          hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=3 avg=0.014ns sd=0.006ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X8: 7 BUF_X4: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
        Skew group summary before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.017) (gid=0.089 gs=0.021)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:29 mem=1588.9M) ***
Total net bbox length = 6.793e+05 (3.383e+05 3.410e+05) (ext = 3.776e+04)
Move report: Detail placement moves 42 insts, mean move: 1.39 um, max move: 3.68 um
	Max move on inst (U6613): (319.01, 138.88) --> (316.73, 137.48)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1588.9MB
Summary Report:
Instances move: 42 (out of 35556 movable)
Instances flipped: 0
Mean displacement: 1.39 um
Max displacement: 3.68 um (Instance: U6613) (319.01, 138.88) -> (316.73, 137.48)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 6.794e+05 (3.384e+05 3.410e+05) (ext = 3.777e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1588.9MB
*** Finished refinePlace (0:04:30 mem=1588.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 781).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
(ccopt eGR): Start to route 14 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1588.86 MB )
[NR-eGR] Read 102688 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1588.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 102688
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43941  numIgnoredNets=43927
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 14 clock nets ( 14 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.271800e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.221400e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.217200e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.217200e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.719400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1588.86 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1588.86 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1588.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139903
[NR-eGR] metal2  (2V) length: 1.586509e+05um, number of vias: 171517
[NR-eGR] metal3  (3H) length: 2.952447e+05um, number of vias: 75907
[NR-eGR] metal4  (4V) length: 1.327352e+05um, number of vias: 24323
[NR-eGR] metal5  (5H) length: 1.083059e+05um, number of vias: 20580
[NR-eGR] metal6  (6V) length: 1.231628e+05um, number of vias: 2351
[NR-eGR] metal7  (7H) length: 9.116825e+03um, number of vias: 1289
[NR-eGR] metal8  (8V) length: 1.366314e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.408854e+05um, number of vias: 435884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.464740e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 794
[NR-eGR] metal2  (2V) length: 5.260800e+02um, number of vias: 898
[NR-eGR] metal3  (3H) length: 1.411820e+03um, number of vias: 607
[NR-eGR] metal4  (4V) length: 1.434440e+03um, number of vias: 37
[NR-eGR] metal5  (5H) length: 9.240000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.464740e+03um, number of vias: 2336
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.464740e+03um, number of vias: 2336
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1588.86 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/.rgftQM9Z1
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 14 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 14 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/16 00:38:45, mem=1199.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Apr 16 00:38:45 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=43943)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Apr 16 00:38:46 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 43941 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.59 (MB), peak = 1603.67 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1228.16 (MB), peak = 1603.67 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Wed Apr 16 00:38:47 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.85 (MB)
#Total memory = 1228.29 (MB)
#Peak memory = 1603.67 (MB)
#
#
#Start global routing on Wed Apr 16 00:38:47 2025
#
#
#Start global routing initialization on Wed Apr 16 00:38:47 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Apr 16 00:38:47 2025
#
#Start routing resource analysis on Wed Apr 16 00:38:47 2025
#
#Routing resource analysis is done on Wed Apr 16 00:38:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    75.50%
#  metal2         V        1808           0       26568     0.87%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     2.16%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     2.16%
#  metal7         H         405           0       26568     6.52%
#  metal8         V         408           0       26568     8.64%
#  metal9         H         154           8       26568    28.45%
#  metal10        V         118          46       26568    27.50%
#  --------------------------------------------------------------
#  Total                  11429       3.27%      265680    15.18%
#
#  14 nets (0.03%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 16 00:38:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.20 (MB), peak = 1603.67 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Apr 16 00:38:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.52 (MB), peak = 1603.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.96 (MB), peak = 1603.67 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.05 (MB), peak = 1603.67 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 14.
#Total number of unselected nets (but routable) for routing = 43927 (skipped).
#Total number of nets in the design = 43943.
#
#43927 skipped nets do not have any wires.
#14 routable nets have only global wires.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 14               0  
#------------------------------------------------
#        Total                 14               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 14            7           43920  
#-------------------------------------------------------------
#        Total                 14            7           43920  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2        8(0.03%)      1(0.00%)   (0.03%)
#  metal3        0(0.00%)      0(0.00%)   (0.00%)
#  metal4        2(0.01%)      0(0.00%)   (0.01%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     10(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3389 um.
#Total half perimeter of net bounding box = 1662 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 452 um.
#Total wire length on LAYER metal3 = 1415 um.
#Total wire length on LAYER metal4 = 1434 um.
#Total wire length on LAYER metal5 = 88 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1990
#Up-Via Summary (total 1990):
#           
#-----------------------
# metal1            794
# metal2            655
# metal3            511
# metal4             30
#-----------------------
#                  1990 
#
#Total number of involved priority nets 14
#Maximum src to sink distance for priority net 213.1
#Average of max src_to_sink distance for priority net 98.7
#Average of ave src_to_sink distance for priority net 60.1
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.51 (MB)
#Total memory = 1234.81 (MB)
#Peak memory = 1603.67 (MB)
#
#Finished global routing on Wed Apr 16 00:38:48 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.26 (MB), peak = 1603.67 (MB)
#Start Track Assignment.
#Done with 444 horizontal wires in 5 hboxes and 585 vertical wires in 5 hboxes.
#Done with 432 horizontal wires in 5 hboxes and 579 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3523 um.
#Total half perimeter of net bounding box = 1662 um.
#Total wire length on LAYER metal1 = 198 um.
#Total wire length on LAYER metal2 = 415 um.
#Total wire length on LAYER metal3 = 1361 um.
#Total wire length on LAYER metal4 = 1461 um.
#Total wire length on LAYER metal5 = 88 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1990
#Up-Via Summary (total 1990):
#           
#-----------------------
# metal1            794
# metal2            655
# metal3            511
# metal4             30
#-----------------------
#                  1990 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1239.29 (MB), peak = 1603.67 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 21.08 (MB)
#Total memory = 1239.30 (MB)
#Peak memory = 1603.67 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.0% of the total area was rechecked for DRC, and 19.1% required routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1247.49 (MB), peak = 1603.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3456 um.
#Total half perimeter of net bounding box = 1662 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 143 um.
#Total wire length on LAYER metal3 = 1546 um.
#Total wire length on LAYER metal4 = 1679 um.
#Total wire length on LAYER metal5 = 88 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2283
#Up-Via Summary (total 2283):
#           
#-----------------------
# metal1            794
# metal2            754
# metal3            706
# metal4             29
#-----------------------
#                  2283 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.09 (MB)
#Total memory = 1245.39 (MB)
#Peak memory = 1603.67 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.11 (MB)
#Total memory = 1245.40 (MB)
#Peak memory = 1603.67 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 45.13 (MB)
#Total memory = 1244.42 (MB)
#Peak memory = 1603.67 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 16 00:38:51 2025
#
% End globalDetailRoute (date=04/16 00:38:51, total cpu=0:00:06.0, real=0:00:06.0, peak res=1244.5M, current mem=1244.5M)
        NanoRoute done. (took cpu=0:00:06.0 real=0:00:06.0)
      Clock detailed routing done.
Checking guided vs. routed lengths for 14 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        50.000     100.000          10
       100.000     150.000           1
       150.000     200.000           2
       200.000     250.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            8
       0.000      1.000            4
       1.000      2.000            1
       2.000      3.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_8 (72 terminals)
    Guided length:  max path =   122.740um, total =   220.110um
    Routed length:  max path =   121.430um, total =   253.890um
    Deviation:      max path =    -1.067%,  total =    15.347%

    Net CTS_13 (68 terminals)
    Guided length:  max path =    82.380um, total =   259.140um
    Routed length:  max path =    83.250um, total =   287.580um
    Deviation:      max path =     1.056%,  total =    10.975%

    Net CTS_7 (79 terminals)
    Guided length:  max path =    56.430um, total =   243.480um
    Routed length:  max path =    57.820um, total =   267.590um
    Deviation:      max path =     2.463%,  total =     9.902%

    Net CTS_9 (75 terminals)
    Guided length:  max path =    67.420um, total =   253.305um
    Routed length:  max path =    66.530um, total =   276.040um
    Deviation:      max path =    -1.320%,  total =     8.976%

    Net CTS_4 (64 terminals)
    Guided length:  max path =    59.039um, total =   215.944um
    Routed length:  max path =    57.780um, total =   233.500um
    Deviation:      max path =    -2.132%,  total =     8.130%

    Net CTS_6 (78 terminals)
    Guided length:  max path =    71.629um, total =   239.480um
    Routed length:  max path =    70.750um, total =   258.770um
    Deviation:      max path =    -1.227%,  total =     8.055%

    Net CTS_12 (71 terminals)
    Guided length:  max path =    93.340um, total =   246.020um
    Routed length:  max path =    87.910um, total =   265.280um
    Deviation:      max path =    -5.817%,  total =     7.829%

    Net CTS_10 (76 terminals)
    Guided length:  max path =    59.140um, total =   220.500um
    Routed length:  max path =    52.410um, total =   234.950um
    Deviation:      max path =   -11.380%,  total =     6.554%

    Net CTS_1 (64 terminals)
    Guided length:  max path =    53.760um, total =   190.740um
    Routed length:  max path =    54.170um, total =   199.500um
    Deviation:      max path =     0.763%,  total =     4.593%

    Net CTS_5 (66 terminals)
    Guided length:  max path =    59.919um, total =   216.465um
    Routed length:  max path =    60.000um, total =   222.890um
    Deviation:      max path =     0.135%,  total =     2.968%

Set FIXED routing status on 14 net(s)
Set FIXED placed status on 13 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1563.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1593.43 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1593.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2704
[NR-eGR] Read numTotalNets=43941  numIgnoredNets=14
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43927 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43927 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.25% V. EstWL: 7.978726e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       307( 0.51%)       107( 0.18%)         1( 0.00%)   ( 0.69%) 
[NR-eGR]  metal3  (3)       149( 0.25%)         3( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       474( 0.79%)         6( 0.01%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]  metal5  (5)       122( 0.20%)         1( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  metal6  (6)        55( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1115( 0.23%)       117( 0.02%)         1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.30% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1603.16 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1603.16 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1603.16 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1603.16 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1603.16 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1603.16 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139903
[NR-eGR] metal2  (2V) length: 1.580949e+05um, number of vias: 171339
[NR-eGR] metal3  (3H) length: 2.956595e+05um, number of vias: 76331
[NR-eGR] metal4  (4V) length: 1.329821e+05um, number of vias: 24258
[NR-eGR] metal5  (5H) length: 1.081917e+05um, number of vias: 20638
[NR-eGR] metal6  (6V) length: 1.228207e+05um, number of vias: 2392
[NR-eGR] metal7  (7H) length: 8.994760e+03um, number of vias: 1317
[NR-eGR] metal8  (8V) length: 1.432051e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 1.092000e+01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.410750e+05um, number of vias: 436194
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.41 sec, Real: 1.40 sec, Curr Mem: 1603.16 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.0 real=0:00:08.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=35556 and nets=43943 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1603.156M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
    cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
    cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
    wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
    hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X8: 7 BUF_X4: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
  Skew group summary after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
  CCOpt::Phase::Routing done. (took cpu=0:00:08.3 real=0:00:08.3)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
        cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
        cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
        wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
        hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X8: 7 BUF_X4: 6 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
        cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
        cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
        wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
        hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X8: 7 BUF_X4: 6 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 14, nets tested: 14, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
      cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
      cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
      wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
      hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X8: 7 BUF_X4: 6 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
        cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
        cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
        wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
        hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X8: 7 BUF_X4: 6 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43929 (unrouted=2, trialRouted=43927, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
    cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
    cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
    wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
    hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X8: 7 BUF_X4: 6 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
  Skew group summary after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        13      35.378      60.284
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                            13      35.378      60.284
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      757.745
  Leaf      2698.690
  Total     3456.435
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        488.160
  Leaf         906.775
  Total       1394.935
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------------
  Type     Gate       Wire       Total
  ---------------------------------------
  Top        0.000      0.000       0.000
  Trunk     60.284     89.026     149.309
  Leaf     688.790    295.629     984.419
  Total    749.074    384.655    1133.728
  ---------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  ----------------------------------------------------------
   768     688.790     0.897       0.000      0.897    0.897
  ----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       3       0.014       0.005      0.008    0.018    {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071      11       0.035       0.009      0.025    0.047    {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BUF_X8    buffer      7        24.206
  BUF_X4    buffer      6        11.172
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.083     0.105     0.022       0.040         0.016           0.008           0.095        0.006     100% {0.083, 0.105}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.083     0.105     0.022       0.040         0.016           0.008           0.095        0.006     100% {0.083, 0.105}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1648.85)
Total number of fetched objects 44709
Total number of fetched objects 44709
End delay calculation. (MEM=1671.83 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1671.83 CPU=0:00:02.2 REAL=0:00:02.0)
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0741751
	 Executing: set_clock_latency -source -early -min -rise -0.0741751 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0741751
	 Executing: set_clock_latency -source -late -min -rise -0.0741751 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0654922
	 Executing: set_clock_latency -source -early -min -fall -0.0654922 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0654922
	 Executing: set_clock_latency -source -late -min -fall -0.0654922 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.0948738
	 Executing: set_clock_latency -source -early -max -rise -0.0948738 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.0948738
	 Executing: set_clock_latency -source -late -max -rise -0.0948738 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.0846638
	 Executing: set_clock_latency -source -early -max -fall -0.0846638 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.0846638
	 Executing: set_clock_latency -source -late -max -fall -0.0846638 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:04.9 real=0:00:04.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
  cell areas       : b=35.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=35.378um^2
  cell capacitance : b=60.284fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=60.284fF
  sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=89.026fF, leaf=295.629fF, total=384.655fF
  wire lengths     : top=0.000um, trunk=757.745um, leaf=2698.690um, total=3456.435um
  hp wire lengths  : top=0.000um, trunk=488.160um, leaf=906.775um, total=1394.935um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=3 avg=0.014ns sd=0.005ns min=0.008ns max=0.018ns {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=11 avg=0.035ns sd=0.009ns min=0.025ns max=0.047ns {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X8: 7 BUF_X4: 6 
Primary reporting skew groups after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
Skew group summary after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.083, max=0.105, avg=0.095, sd=0.006], skew [0.022 vs 0.040], 100% {0.083, 0.105} (wid=0.027 ws=0.016) (gid=0.090 gs=0.022)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:04.9 real=0:00:04.9)
Runtime done. (took cpu=0:00:27.8 real=0:00:27.6)
Runtime Summary
===============
Clock Runtime:  (30%) Core CTS           8.39 (Init 2.85, Construction 1.99, Implementation 2.33, eGRPC 0.86, PostConditioning 0.20, Other 0.16)
Clock Runtime:  (35%) CTS services       9.86 (RefinePlace 2.01, EarlyGlobalClock 0.97, NanoRoute 6.03, ExtractRC 0.86, TimingAnalysis 0.00)
Clock Runtime:  (33%) Other CTS          9.36 (Init 1.65, CongRepair/EGR-DP 2.87, TimingUpdate 4.84, Other 0.00)
Clock Runtime: (100%) Total             27.62

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.6M, totSessionCpu=0:04:43 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1250.9M, totSessionCpu=0:04:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1552.5M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1721.21)
Total number of fetched objects 44709
End delay calculation. (MEM=1705.94 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1705.94 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:04:55 mem=1705.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.237  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.306%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1348.7M, totSessionCpu=0:04:55 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1641.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1641.2M) ***
*** Starting optimizing excluded clock nets MEM= 1641.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1641.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:56.3/0:05:08.5 (1.0), mem = 1641.2M
*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:04:59.6/0:05:11.8 (1.0), mem = 1665.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:00.1/0:05:12.3 (1.0), mem = 1665.2M
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|    70.31%|   0:00:00.0| 1684.3M|     worst|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1684.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1684.3M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         14 | default  |
| metal4 (z=4)  |          7 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:05:03.5/0:05:15.6 (1.0), mem = 1665.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:04.7/0:05:16.9 (1.0), mem = 1683.3M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 70.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.31%|        -|   0.017|   0.000|   0:00:00.0| 1683.3M|
|    70.31%|        0|   0.017|   0.000|   0:00:02.0| 1702.4M|
|    70.31%|        2|   0.017|   0.000|   0:00:01.0| 1726.0M|
|    70.30%|        2|   0.017|   0.000|   0:00:00.0| 1727.1M|
|    70.30%|        2|   0.017|   0.000|   0:00:01.0| 1727.1M|
|    70.30%|        0|   0.017|   0.000|   0:00:00.0| 1727.1M|
|    70.30%|        0|   0.017|   0.000|   0:00:00.0| 1727.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 70.30
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         14 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
*** Starting refinePlace (0:05:09 mem=1727.1M) ***
Total net bbox length = 6.794e+05 (3.384e+05 3.410e+05) (ext = 3.777e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1727.1MB
Summary Report:
Instances move: 0 (out of 35541 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.794e+05 (3.384e+05 3.410e+05) (ext = 3.777e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1727.1MB
*** Finished refinePlace (0:05:10 mem=1727.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1727.1M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1727.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:05:10.2/0:05:22.3 (1.0), mem = 1727.1M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1666.05M, totSessionCpu=0:05:10).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1698.99 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1698.99 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2704
[NR-eGR] Read numTotalNets=43939  numIgnoredNets=14
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43925 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43925 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.24% V. EstWL: 7.978712e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       304( 0.51%)       108( 0.18%)         1( 0.00%)   ( 0.69%) 
[NR-eGR]  metal3  (3)       154( 0.26%)         3( 0.01%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal4  (4)       487( 0.81%)         4( 0.01%)         0( 0.00%)   ( 0.82%) 
[NR-eGR]  metal5  (5)       113( 0.19%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]  metal6  (6)        45( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal7  (7)        12( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1117( 0.23%)       115( 0.02%)         1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.30% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1708.71 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1708.71 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1708.71 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1708.71 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1708.71 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1708.71 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139899
[NR-eGR] metal2  (2V) length: 1.585448e+05um, number of vias: 171360
[NR-eGR] metal3  (3H) length: 2.944613e+05um, number of vias: 76161
[NR-eGR] metal4  (4V) length: 1.333118e+05um, number of vias: 24187
[NR-eGR] metal5  (5H) length: 1.087948e+05um, number of vias: 20629
[NR-eGR] metal6  (6V) length: 1.222637e+05um, number of vias: 2403
[NR-eGR] metal7  (7H) length: 9.525135e+03um, number of vias: 1297
[NR-eGR] metal8  (8V) length: 1.403929e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.409466e+05um, number of vias: 435950
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.55 sec, Real: 1.55 sec, Curr Mem: 1693.97 MB )
Extraction called for design 'MAC_512' of instances=35554 and nets=43941 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1693.973M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.44 |          0.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   145.87   173.88   157.07   185.08 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1691.97)
Total number of fetched objects 44707
End delay calculation. (MEM=1715.59 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1715.59 CPU=0:00:07.1 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:22.1/0:05:34.3 (1.0), mem = 1715.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|   135|    -0.02|     9|     9|    -0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  70.30|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|      10|       0|      11|  70.31| 0:00:00.0|  1804.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  70.31| 0:00:00.0|  1804.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         14 | default  |
| metal4 (z=4)  |          9 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1804.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:05:26.7/0:05:38.8 (1.0), mem = 1785.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:27 mem=1785.8M) ***
Density distribution unevenness ratio = 7.394%
Move report: Detail placement moves 13 insts, mean move: 0.94 um, max move: 3.18 um
	Max move on inst (FE_OFC1311_FE_OFN266_A_reg_25): (173.28, 157.08) --> (173.66, 154.28)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1785.8MB
Summary Report:
Instances move: 13 (out of 35551 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 3.18 um (Instance: FE_OFC1311_FE_OFN266_A_reg_25) (173.28, 157.08) -> (173.66, 154.28)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1785.8MB
*** Finished refinePlace (0:05:27 mem=1785.8M) ***

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35564 and nets=43951 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1771.023M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1771.02 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2704
[NR-eGR] Read numTotalNets=43949  numIgnoredNets=14
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43935 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43935 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.23% V. EstWL: 7.979300e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       314( 0.53%)       108( 0.18%)         1( 0.00%)   ( 0.71%) 
[NR-eGR]  metal3  (3)       150( 0.25%)         3( 0.01%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal4  (4)       477( 0.80%)         3( 0.01%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]  metal5  (5)       117( 0.20%)         1( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal6  (6)        53( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1119( 0.23%)       115( 0.02%)         1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.30% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.71 sec, Curr Mem: 1771.02 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1769.02)
Total number of fetched objects 44717
End delay calculation. (MEM=1753.75 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1753.75 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:08.0 totSessionCpu=0:05:38 mem=1753.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1366.8M, totSessionCpu=0:05:38 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  3.239  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.313%
Routing Overflow: 0.08% H and 0.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 1366.2M, totSessionCpu=0:05:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 10 warning(s), 0 error(s)

#% End ccopt_design (date=04/16 00:39:54, total cpu=0:01:24, real=0:01:24, peak res=1444.9M, current mem=1274.5M)
<CMD> fit
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1587.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  3.239  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.313%
Routing Overflow: 0.08% H and 0.30% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.23 sec
Total Real time: 3.0 sec
Total Memory Usage: 1603.929688 Mbytes
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for worst:setup.early...
Clock tree timing engine global stage delay update for worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.early...
Clock tree timing engine global stage delay update for fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.late...
Clock tree timing engine global stage delay update for fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        13      35.378      60.284
Inverters                       0       0.000       0.000
Integrated Clock Gates          0       0.000       0.000
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                            13      35.378      60.284
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      757.745
Leaf      2698.690
Total     3456.435
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        488.160
Leaf         906.775
Total       1394.935
-----------------------


Clock DAG capacitances:
=======================

---------------------------------------
Type     Gate       Wire       Total
---------------------------------------
Top        0.000      0.000       0.000
Trunk     60.284     89.031     149.315
Leaf     688.790    295.510     984.300
Total    749.074    384.541    1133.615
---------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 768     688.790     0.897       0.000      0.897    0.897
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.071       3       0.014       0.005      0.008    0.018    {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
Leaf        0.071      11       0.035       0.009      0.025    0.047    {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------
Name      Type      Inst     Inst Area 
                    Count    (um^2)
---------------------------------------
BUF_X8    buffer      7        24.206
BUF_X4    buffer      6        11.172
---------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

--------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                 (Ohms)                                    
--------------------------------------------------------------------------------------------------------------------------
clk           0     13    0      0       7        78    210.315    6365.65     35.378    384.541  749.074  clk
--------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        768       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
----------------------------------------------------------------------------------------------------------------
  0     13    0      0       7      4.33333     78    69.8182  210.315    636.565     35.378    384.541  749.074
----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        768       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    52.410   95.252  210.315   51.727
Source-sink manhattan distance (um)   51.600   92.281  209.950   52.059
Source-sink resistance (Ohm)         173.989  276.964  636.565  141.897
-----------------------------------------------------------------------

Transition distribution for half-corner worst:setup.late:
=========================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.071       3       0.014       0.005      0.008    0.018    {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
Leaf        0.071      11       0.035       0.009      0.025    0.047    {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 13
# Inverters           :  0
  Total               : 13
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 35.378

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      768       0       0       0         0         0
-----------------------------------------------------------------
Total    0      768       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------
Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
--------------------------------------------------------------------------------------------------------------------------------
fast:hold.early       0.041          0.024         0.017          0.012      ignored            -      ignored            -
fast:hold.late        0.042          0.024         0.017          0.012      ignored            -      ignored            -
worst:setup.early     0.046          0.028         0.017          0.012      ignored            -      ignored            -
worst:setup.late      0.047          0.028         0.018          0.013      auto computed   0.071     auto computed   0.071
--------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1570.4M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1585.84)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 44717
End delay calculation. (MEM=1618.26 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1618.26 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:05:51 mem=1618.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.118  | -0.229  |
|           TNS (ns):|-153.746 | -71.392 | -98.687 |
|    Violating Paths:|  1515   |   767   |  1011   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 70.313%
Routing Overflow: 0.08% H and 0.30% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 9.5 sec
Total Real time: 9.0 sec
Total Memory Usage: 1537.515625 Mbytes
<CMD> report_ccopt_clock_tree_structure
Clock tree clk:
 Total FF: 768
 Max Level: 4
  (L1) output port clk
   \_ (L2) CTS_ccl_a_buf_00038/A -> Z (BUF_X8)
   |   \_ (L3) CTS_ccl_a_buf_00015/A -> Z (BUF_X4)
   |   |   \_ ... (63 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00023/A -> Z (BUF_X4)
   |   |   \_ ... (65 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00029/A -> Z (BUF_X4)
   |   |   \_ ... (63 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00031/A -> Z (BUF_X4)
   |       \_ ... (65 sinks omitted)
   \_ (L2) CTS_ccl_a_buf_00040/A -> Z (BUF_X8)
       \_ (L3) CTS_ccl_a_buf_00013/A -> Z (BUF_X8)
       |   \_ ... (70 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00017/A -> Z (BUF_X4)
       |   \_ ... (67 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00019/A -> Z (BUF_X8)
       |   \_ ... (77 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00021/A -> Z (BUF_X8)
       |   \_ ... (78 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00025/A -> Z (BUF_X8)
       |   \_ ... (71 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00027/A -> Z (BUF_X8)
       |   \_ ... (74 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00033/A -> Z (BUF_X4)
           \_ ... (75 sinks omitted)

<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1223.4M, totSessionCpu=0:05:51 **
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1253.9M, totSessionCpu=0:05:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1585.6M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:53 mem=1585.6M ***
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1591.02)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 44717
End delay calculation. (MEM=1623.44 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1623.44 CPU=0:00:07.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:06:03 mem=1623.4M)

Active hold views:
 fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:06:03 mem=1638.7M ***
Done building hold timer [41746 node(s), 61561 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:06:05 mem=1638.7M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1621.97)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 44717
End delay calculation. (MEM=1623.44 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1623.44 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:06:14 mem=1623.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:20.6 real=0:00:21.0 totSessionCpu=0:06:14 mem=1623.4M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  3.239  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.118  | -0.229  |
|           TNS (ns):|-153.746 | -71.392 | -98.687 |
|    Violating Paths:|  1515   |   767   |  1011   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.313%
Routing Overflow: 0.08% H and 0.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1296.0M, totSessionCpu=0:06:15 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:15.3/0:06:27.8 (1.0), mem = 1603.7M
*info: Run optDesign holdfix with 1 thread.
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:22.7 real=0:00:23.0 totSessionCpu=0:06:16 mem=1786.8M density=70.313% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.230|  -153.75|    1515|          0|       0(     0)|    70.31%|   0:00:00.0|  1786.8M|
|   1|  -0.230|  -153.75|    1515|          0|       0(     0)|    70.31%|   0:00:00.0|  1786.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.230|  -153.75|    1515|          0|       0(     0)|    70.31%|   0:00:00.0|  1786.8M|
|   1|  -0.192|   -98.28|    1461|        853|       0(     0)|    71.00%|   0:00:06.0|  1763.1M|
|   2|  -0.190|   -84.65|    1460|        787|       0(     0)|    71.75%|   0:00:04.0|  1761.2M|
|   3|  -0.176|   -58.06|    1361|        792|       0(     0)|    72.47%|   0:00:03.0|  1760.4M|
|   4|  -0.176|   -33.18|    1162|        762|       0(     0)|    73.12%|   0:00:04.0|  1768.7M|
|   5|  -0.159|   -21.60|     772|        690|       1(     0)|    73.70%|   0:00:04.0|  1771.0M|
|   6|  -0.154|   -18.99|     523|        273|       1(     0)|    73.91%|   0:00:01.0|  1771.0M|
|   7|  -0.142|   -10.77|     421|         24|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|   8|  -0.137|   -10.75|     418|          4|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|   9|  -0.126|    -4.64|     276|          1|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|  10|  -0.120|    -4.62|     276|          1|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|  11|  -0.120|    -4.61|     276|          1|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|  12|  -0.103|    -1.11|      92|          1|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|  13|  -0.103|    -1.11|      92|          1|       0(     0)|    73.93%|   0:00:00.0|  1771.0M|
|  14|  -0.086|    -0.18|      23|          1|       0(     0)|    73.93%|   0:00:01.0|  1771.0M|
|  15|  -0.074|    -0.14|       2|          1|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  16|  -0.069|    -0.11|       2|          2|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  17|  -0.053|    -0.09|       2|          1|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  18|  -0.036|    -0.06|       2|          2|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  19|  -0.021|    -0.04|       2|          1|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  20|  -0.019|    -0.02|       1|          2|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  21|  -0.002|    -0.00|       1|          1|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
|  22|   0.000|     0.00|       0|          1|       0(     0)|    73.94%|   0:00:00.0|  1771.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 4202 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:48.0 real=0:00:48.0 totSessionCpu=0:06:41 mem=1779.0M density=73.943% ***

*info:
*info: Added a total of 4202 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          496 cells of type 'BUF_X1' used
*info:            9 cells of type 'BUF_X2' used
*info:            8 cells of type 'BUF_X32' used
*info:          114 cells of type 'BUF_X4' used
*info:         3214 cells of type 'CLKBUF_X1' used
*info:            6 cells of type 'CLKBUF_X2' used
*info:          355 cells of type 'CLKBUF_X3' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:06:41 mem=1779.0M) ***
Total net bbox length = 7.247e+05 (3.628e+05 3.619e+05) (ext = 3.906e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1779.0MB
Summary Report:
Instances move: 0 (out of 39753 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.247e+05 (3.628e+05 3.619e+05) (ext = 3.906e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1779.0MB
*** Finished refinePlace (0:06:42 mem=1779.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1779.0M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1779.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:49.2 real=0:00:49.0 totSessionCpu=0:06:42 mem=1779.0M density=73.943%) ***
*** HoldOpt [finish] : cpu/real = 0:00:26.9/0:00:26.9 (1.0), totSession cpu/real = 0:06:42.3/0:06:54.8 (1.0), mem = 1759.9M
**INFO: total 4202 insts, 0 nets marked don't touch
**INFO: total 4202 insts, 0 nets marked don't touch DB property
**INFO: total 4202 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 10.762%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0042
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 10.762%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0042)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1724.26 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1724.26 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2704
[NR-eGR] Read numTotalNets=48151  numIgnoredNets=14
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48137 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48137 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.30% V. EstWL: 8.418970e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       446( 0.75%)       109( 0.18%)         1( 0.00%)   ( 0.93%) 
[NR-eGR]  metal3  (3)       209( 0.35%)         6( 0.01%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]  metal4  (4)       633( 1.06%)        13( 0.02%)         0( 0.00%)   ( 1.08%) 
[NR-eGR]  metal5  (5)       162( 0.27%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  metal6  (6)       138( 0.23%)         3( 0.01%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1598( 0.33%)       131( 0.03%)         1( 0.00%)   ( 0.36%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 0.25% V
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.37% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 0.72 sec, Curr Mem: 1734.91 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.44 |          0.89 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   145.87   173.88   157.07   185.08 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   313.87   173.88   325.07   185.08 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1330.7M, totSessionCpu=0:06:44 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1676.25)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 48919
End delay calculation. (MEM=1703.47 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1703.47 CPU=0:00:07.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:09.0 totSessionCpu=0:06:53 mem=1703.5M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1647.75)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 48919
End delay calculation. (MEM=1712.25 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1712.25 CPU=0:00:07.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:07:03 mem=1712.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.078  |  0.078  |  2.961  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.943%
Routing Overflow: 0.12% H and 0.37% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1382.4M, totSessionCpu=0:07:04 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1303.7M, totSessionCpu=0:07:04 **
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1308.4M, totSessionCpu=0:07:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1625.3M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:05 mem=1625.3M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_bK5QQM/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_bK5QQM -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1640.98)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 48919
End delay calculation. (MEM=1644.85 CPU=0:00:06.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1644.85 CPU=0:00:07.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:07:17 mem=1644.8M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=0:07:17 mem=1644.8M ***
Done building hold timer [48700 node(s), 67146 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.7 real=0:00:13.0 totSessionCpu=0:07:19 mem=1660.1M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_bK5QQM/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_bK5QQM -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:07:20 mem=1695.2M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.078  |  0.078  |  2.961  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.943%
Routing Overflow: 0.12% H and 0.37% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1363.4M, totSessionCpu=0:07:22 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:21.6/0:07:34.3 (1.0), mem = 1685.2M
*info: Run optDesign holdfix with 1 thread.
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:16.7 real=0:00:16.0 totSessionCpu=0:07:22 mem=1868.4M density=73.943% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.000|    -0.00|       2|          0|       0(     0)|    73.94%|   0:00:00.0|  1868.4M|
|   1|  -0.000|    -0.00|       2|          0|       0(     0)|    73.94%|   0:00:01.0|  1868.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.000|    -0.00|       2|          0|       0(     0)|    73.94%|   0:00:00.0|  1868.4M|
|   1|   0.000|     0.00|       0|          2|       0(     0)|    73.94%|   0:00:00.0|  1868.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 2 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:19.1 real=0:00:19.0 totSessionCpu=0:07:25 mem=1868.4M density=73.945% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'BUF_X1' used

*** Starting refinePlace (0:07:25 mem=1868.4M) ***
Total net bbox length = 7.248e+05 (3.629e+05 3.619e+05) (ext = 3.906e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1868.4MB
Summary Report:
Instances move: 0 (out of 39755 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.248e+05 (3.629e+05 3.619e+05) (ext = 3.906e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1868.4MB
*** Finished refinePlace (0:07:25 mem=1868.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1868.4M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1868.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:20.3 real=0:00:20.0 totSessionCpu=0:07:26 mem=1868.4M density=73.945%) ***
*** HoldOpt [finish] : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:07:25.8/0:07:38.4 (1.0), mem = 1849.3M
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 10.766%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0042
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 10.766%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0042)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1736.06 MB )
[NR-eGR] Read 47044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1736.06 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 47044
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2704
[NR-eGR] Read numTotalNets=48153  numIgnoredNets=14
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48139 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48139 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.29% V. EstWL: 8.419670e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       436( 0.73%)       106( 0.18%)         1( 0.00%)   ( 0.91%) 
[NR-eGR]  metal3  (3)       201( 0.34%)         4( 0.01%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]  metal4  (4)       622( 1.04%)         8( 0.01%)         0( 0.00%)   ( 1.05%) 
[NR-eGR]  metal5  (5)       155( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal6  (6)       133( 0.22%)         1( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal7  (7)        11( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1560( 0.33%)       119( 0.02%)         1( 0.00%)   ( 0.35%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 0.25% V
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.38% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1746.72 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1333.0M, totSessionCpu=0:07:27 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1693.32)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 48921
End delay calculation. (MEM=1726.54 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1726.54 CPU=0:00:07.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:07:37 mem=1726.5M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1663.82)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 48921
End delay calculation. (MEM=1722.32 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1722.32 CPU=0:00:07.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:07:46 mem=1722.3M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.078  |  0.078  |  2.961  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.945%
Routing Overflow: 0.11% H and 0.38% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1390.3M, totSessionCpu=0:07:47 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> zoomBox -617.01300 -92.68250 668.06450 426.12200
<CMD> fit
<CMD> ctd_win -side none -id ctd_window
<CMD> get_ccopt_skew_groups
<CMD> get_ccopt_delay_corner
<CMD> all_delay_corners
fast worst typical
<CMD> get_ccopt_skew_groups
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for worst:setup.early...
Clock tree timing engine global stage delay update for worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.early...
Clock tree timing engine global stage delay update for fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.late...
Clock tree timing engine global stage delay update for fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        13      35.378      60.284
Inverters                       0       0.000       0.000
Integrated Clock Gates          0       0.000       0.000
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                            13      35.378      60.284
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      757.745
Leaf      2698.690
Total     3456.435
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        488.160
Leaf         906.775
Total       1394.935
-----------------------


Clock DAG capacitances:
=======================

---------------------------------------
Type     Gate       Wire       Total
---------------------------------------
Top        0.000      0.000       0.000
Trunk     60.284     89.031     149.315
Leaf     688.790    295.510     984.300
Total    749.074    384.541    1133.615
---------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 768     688.790     0.897       0.000      0.897    0.897
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.071       3       0.014       0.005      0.008    0.018    {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
Leaf        0.071      11       0.035       0.009      0.025    0.047    {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------
Name      Type      Inst     Inst Area 
                    Count    (um^2)
---------------------------------------
BUF_X8    buffer      7        24.206
BUF_X4    buffer      6        11.172
---------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

--------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                 (Ohms)                                    
--------------------------------------------------------------------------------------------------------------------------
clk           0     13    0      0       7        78    210.315    6365.65     35.378    384.541  749.074  clk
--------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        768       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
----------------------------------------------------------------------------------------------------------------
  0     13    0      0       7      4.33333     78    69.8182  210.315    636.565     35.378    384.541  749.074
----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        768       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    52.410   95.252  210.315   51.727
Source-sink manhattan distance (um)   51.600   92.281  209.950   52.059
Source-sink resistance (Ohm)         173.989  276.964  636.565  141.897
-----------------------------------------------------------------------

Transition distribution for half-corner worst:setup.late:
=========================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.071       3       0.014       0.005      0.008    0.018    {3 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
Leaf        0.071      11       0.035       0.009      0.025    0.047    {9 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 13
# Inverters           :  0
  Total               : 13
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 35.378

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      768       0       0       0         0         0
-----------------------------------------------------------------
Total    0      768       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------
Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
--------------------------------------------------------------------------------------------------------------------------------
fast:hold.early       0.041          0.024         0.017          0.012      ignored            -      ignored            -
fast:hold.late        0.042          0.024         0.017          0.012      ignored            -      ignored            -
worst:setup.early     0.046          0.028         0.017          0.012      ignored            -      ignored            -
worst:setup.late      0.047          0.028         0.018          0.013      auto computed   0.071     auto computed   0.071
--------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=04/16 00:42:03, mem=1312.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.06 (MB), peak = 1603.67 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1615.7M, init mem=1632.5M)
*info: Placed = 39768          (Fixed = 13)
*info: Unplaced = 0           
Placement Density:73.94%(76663/103676)
Placement Density (including fixed std cells):73.94%(76663/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=1632.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (14) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1632.5M) ***
% Begin globalDetailRoute (date=04/16 00:42:04, mem=1312.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Apr 16 00:42:04 2025
#
#Generating timing data, please wait...
#48153 total nets, 48153 already routed, 48153 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 48921
End delay calculation. (MEM=1669.66 CPU=0:00:06.3 REAL=0:00:07.0)
#Generating timing data took: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1258.65 (MB), peak = 1603.67 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=48155)
#Start reading timing information from file .timing_file_12885.tif.gz ...
#Read in timing information for 771 ports, 39768 instances from timing file .timing_file_12885.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Wed Apr 16 00:42:18 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 48153 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.85 (MB), peak = 1603.67 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.57 (MB), peak = 1603.67 (MB)
#
#Finished routing data preparation on Wed Apr 16 00:42:19 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.59 (MB)
#Total memory = 1299.59 (MB)
#Peak memory = 1603.67 (MB)
#
#
#Start global routing on Wed Apr 16 00:42:19 2025
#
#
#Start global routing initialization on Wed Apr 16 00:42:19 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Apr 16 00:42:19 2025
#
#Start routing resource analysis on Wed Apr 16 00:42:19 2025
#
#Routing resource analysis is done on Wed Apr 16 00:42:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    77.75%
#  metal2         V        1808           0       26568     0.87%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     2.16%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     2.16%
#  metal7         H         405           0       26568     6.52%
#  metal8         V         408           0       26568     8.64%
#  metal9         H         154           8       26568    28.45%
#  metal10        V         118          46       26568    27.50%
#  --------------------------------------------------------------
#  Total                  11429       3.27%      265680    15.41%
#
#  14 nets (0.03%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 16 00:42:19 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.97 (MB), peak = 1603.67 (MB)
#
#
#Global routing initialization is done on Wed Apr 16 00:42:19 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.39 (MB), peak = 1603.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1343.24 (MB), peak = 1603.67 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1343.66 (MB), peak = 1603.67 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1354.12 (MB), peak = 1603.67 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 48153.
#Total number of nets in the design = 48155.
#
#48139 routable nets have only global wires.
#14 routable nets have only detail routed wires.
#9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default            9                 5           48130  
#------------------------------------------------------------
#        Total            9                 5           48130  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 14            9                 5           48130  
#-------------------------------------------------------------------------------
#        Total                 14            9                 5           48130  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      655(2.47%)    176(0.66%)     40(0.15%)      3(0.01%)   (3.29%)
#  metal3       17(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  metal4      114(0.43%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.43%)
#  metal5       21(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#  metal6        6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    813(0.34%)    176(0.07%)     40(0.02%)      3(0.00%)   (0.43%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.02% H + 0.41% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |           2858.67 |           2864.89 |    11.20    11.20   330.39   324.80 |
[hotspot] |   metal2(V)    |              5.11 |             23.78 |   291.19   168.00   302.39   184.80 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.89 |              5.33 |    39.20    67.20    50.40    78.39 |
[hotspot] |   metal5(H)    |              0.44 |              0.44 |    78.39   285.60    89.59   296.80 |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.44 |              0.44 |   112.00   285.60   123.20   296.80 |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |            114.00 |            215.33 |   330.39    11.20   341.60   330.39 |
[hotspot] |  metal10(V)    |              9.56 |             11.78 |   313.60   156.80   324.80   184.80 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)  2858.67 | (metal1)  2864.89 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.78 |             14.22 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 1.78/14.22 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    39.20    22.39    50.40    33.59 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    39.20    61.59    50.40    72.80 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    39.20    72.80    50.40    84.00 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    72.80   274.39    84.00   285.60 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   112.00   280.00   123.20   291.19 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 852816 um.
#Total half perimeter of net bounding box = 782993 um.
#Total wire length on LAYER metal1 = 2197 um.
#Total wire length on LAYER metal2 = 145054 um.
#Total wire length on LAYER metal3 = 291953 um.
#Total wire length on LAYER metal4 = 141592 um.
#Total wire length on LAYER metal5 = 131495 um.
#Total wire length on LAYER metal6 = 113434 um.
#Total wire length on LAYER metal7 = 11439 um.
#Total wire length on LAYER metal8 = 14412 um.
#Total wire length on LAYER metal9 = 97 um.
#Total wire length on LAYER metal10 = 1144 um.
#Total number of vias = 319106
#Up-Via Summary (total 319106):
#           
#-----------------------
# metal1         143364
# metal2         103382
# metal3          39868
# metal4          17288
# metal5          12051
# metal6           1990
# metal7           1025
# metal8             72
# metal9             66
#-----------------------
#                319106 
#
#Max overcon = 7 tracks.
#Total overcon = 0.43%.
#Worst layer Gcell overcon rate = 0.43%.
#
#Global routing statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = 52.29 (MB)
#Total memory = 1351.87 (MB)
#Peak memory = 1603.67 (MB)
#
#Finished global routing on Wed Apr 16 00:43:20 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.32 (MB), peak = 1603.67 (MB)
#Start Track Assignment.
#Done with 73012 horizontal wires in 5 hboxes and 75232 vertical wires in 5 hboxes.
#Done with 17782 horizontal wires in 5 hboxes and 16290 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      2191.93 	  0.00%  	  0.00% 	  0.00%
# metal2    144203.16 	  0.12%  	  0.00% 	  0.00%
# metal3    289201.70 	  0.08%  	  0.00% 	  0.00%
# metal4    140532.85 	  0.13%  	  0.00% 	  0.00%
# metal5    132054.29 	  0.16%  	  0.00% 	  0.00%
# metal6    113998.79 	  0.03%  	  0.00% 	  0.00%
# metal7     11723.31 	  0.03%  	  0.00% 	  0.00%
# metal8     14611.46 	  0.01%  	  0.00% 	  0.00%
# metal9       107.63 	  0.00%  	  0.00% 	  0.00%
# metal10     1167.90 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      849793.02  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 886749 um.
#Total half perimeter of net bounding box = 782993 um.
#Total wire length on LAYER metal1 = 23612 um.
#Total wire length on LAYER metal2 = 143877 um.
#Total wire length on LAYER metal3 = 302736 um.
#Total wire length on LAYER metal4 = 142230 um.
#Total wire length on LAYER metal5 = 132701 um.
#Total wire length on LAYER metal6 = 114298 um.
#Total wire length on LAYER metal7 = 11508 um.
#Total wire length on LAYER metal8 = 14541 um.
#Total wire length on LAYER metal9 = 93 um.
#Total wire length on LAYER metal10 = 1154 um.
#Total number of vias = 319106
#Up-Via Summary (total 319106):
#           
#-----------------------
# metal1         143364
# metal2         103382
# metal3          39868
# metal4          17288
# metal5          12051
# metal6           1990
# metal7           1025
# metal8             72
# metal9             66
#-----------------------
#                319106 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1348.52 (MB), peak = 1603.67 (MB)
#
#number of short segments in preferred routing layers
#	metal4    metal5    metal6    metal7    Total 
#	70        95        30        5         200       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:12
#Increased memory = 56.64 (MB)
#Total memory = 1349.62 (MB)
#Peak memory = 1603.67 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        4       10       14
#	Totals        4       11       15
#4229 out of 39768 instances (10.6%) need to be verified(marked ipoed), dirty area = 3.6%.
#23.8% of the total area is being checked for drcs
#23.8% of the total area was checked
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        4       10       14
#	Totals        4       11       15
#cpu time = 00:02:19, elapsed time = 00:02:19, memory = 1361.32 (MB), peak = 1603.67 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        2        4        6
#	Totals        2        4        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.72 (MB), peak = 1603.67 (MB)
#start 2nd optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        3        4
#	Totals        1        3        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.75 (MB), peak = 1603.67 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.87 (MB), peak = 1603.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 898473 um.
#Total half perimeter of net bounding box = 782993 um.
#Total wire length on LAYER metal1 = 19085 um.
#Total wire length on LAYER metal2 = 190141 um.
#Total wire length on LAYER metal3 = 289946 um.
#Total wire length on LAYER metal4 = 144615 um.
#Total wire length on LAYER metal5 = 126561 um.
#Total wire length on LAYER metal6 = 102096 um.
#Total wire length on LAYER metal7 = 10374 um.
#Total wire length on LAYER metal8 = 14295 um.
#Total wire length on LAYER metal9 = 97 um.
#Total wire length on LAYER metal10 = 1266 um.
#Total number of vias = 336721
#Up-Via Summary (total 336721):
#           
#-----------------------
# metal1         148037
# metal2         116955
# metal3          41166
# metal4          16879
# metal5          10736
# metal6           1832
# metal7            990
# metal8             66
# metal9             60
#-----------------------
#                336721 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:22
#Elapsed time = 00:02:22
#Increased memory = 10.12 (MB)
#Total memory = 1359.75 (MB)
#Peak memory = 1603.67 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1361.81 (MB), peak = 1603.67 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Apr 16 00:46:07 2025
#
#
#Start Post Route Wire Spread.
#Done with 27727 horizontal wires in 11 hboxes and 18274 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 911414 um.
#Total half perimeter of net bounding box = 782993 um.
#Total wire length on LAYER metal1 = 19210 um.
#Total wire length on LAYER metal2 = 192429 um.
#Total wire length on LAYER metal3 = 294318 um.
#Total wire length on LAYER metal4 = 146226 um.
#Total wire length on LAYER metal5 = 129044 um.
#Total wire length on LAYER metal6 = 103746 um.
#Total wire length on LAYER metal7 = 10533 um.
#Total wire length on LAYER metal8 = 14508 um.
#Total wire length on LAYER metal9 = 97 um.
#Total wire length on LAYER metal10 = 1304 um.
#Total number of vias = 336721
#Up-Via Summary (total 336721):
#           
#-----------------------
# metal1         148037
# metal2         116955
# metal3          41166
# metal4          16879
# metal5          10736
# metal6           1832
# metal7            990
# metal8             66
# metal9             60
#-----------------------
#                336721 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1365.38 (MB), peak = 1603.67 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1365.38 (MB), peak = 1603.67 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 911414 um.
#Total half perimeter of net bounding box = 782993 um.
#Total wire length on LAYER metal1 = 19210 um.
#Total wire length on LAYER metal2 = 192429 um.
#Total wire length on LAYER metal3 = 294318 um.
#Total wire length on LAYER metal4 = 146226 um.
#Total wire length on LAYER metal5 = 129044 um.
#Total wire length on LAYER metal6 = 103746 um.
#Total wire length on LAYER metal7 = 10533 um.
#Total wire length on LAYER metal8 = 14508 um.
#Total wire length on LAYER metal9 = 97 um.
#Total wire length on LAYER metal10 = 1304 um.
#Total number of vias = 336721
#Up-Via Summary (total 336721):
#           
#-----------------------
# metal1         148037
# metal2         116955
# metal3          41166
# metal4          16879
# metal5          10736
# metal6           1832
# metal7            990
# metal8             66
# metal9             60
#-----------------------
#                336721 
#
#detailRoute Statistics:
#Cpu time = 00:03:01
#Elapsed time = 00:03:00
#Increased memory = 13.63 (MB)
#Total memory = 1363.25 (MB)
#Peak memory = 1603.67 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:28
#Elapsed time = 00:04:28
#Increased memory = -22.72 (MB)
#Total memory = 1289.56 (MB)
#Peak memory = 1603.67 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 16 00:46:32 2025
#
% End globalDetailRoute (date=04/16 00:46:32, total cpu=0:04:28, real=0:04:28, peak res=1404.9M, current mem=1289.5M)
#Default setup view is reset to worst.
#Default setup view is reset to worst.
#routeDesign: cpu time = 00:04:29, elapsed time = 00:04:29, memory = 1265.48 (MB), peak = 1603.67 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=04/16 00:46:32, total cpu=0:04:29, real=0:04:29, peak res=1404.9M, current mem=1265.5M)
<CMD> fit
<CMD> reset_parasitics
<CMD> extractRC
Extraction called for design 'MAC_512' of instances=39768 and nets=48155 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1617.711M)
<CMD> rcOut -spef MAC_512.spef
<CMD> extractRC -help

Usage: extractRC [-help]

-help                 # Prints out the command usage


<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> timeDesign -postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=39768 and nets=48155 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1617.7M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 1669.7M)
Extracted 20.0003% (CPU Time= 0:00:01.5  MEM= 1669.7M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 1669.7M)
Extracted 40.0003% (CPU Time= 0:00:02.4  MEM= 1669.7M)
Extracted 50.0003% (CPU Time= 0:00:02.8  MEM= 1669.7M)
Extracted 60.0002% (CPU Time= 0:00:03.1  MEM= 1669.7M)
Extracted 70.0002% (CPU Time= 0:00:03.7  MEM= 1673.7M)
Extracted 80.0002% (CPU Time= 0:00:04.3  MEM= 1673.7M)
Extracted 90.0002% (CPU Time= 0:00:04.8  MEM= 1673.7M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 1673.7M)
Number of Extracted Resistors     : 907812
Number of Extracted Ground Cap.   : 955649
Number of Extracted Coupling Cap. : 1962232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1657.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.6  Real Time: 0:00:08.0  MEM: 1665.719M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1682.8 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1682.8)
Initializing multi-corner resistance tables ...
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1746.97 CPU=0:00:16.9 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1719.89 CPU=0:00:18.1 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1719.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1719.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1677.01)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 48921. 
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1719.69 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1719.69 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:22.1 real=0:00:22.0 totSessionCpu=0:12:50 mem=1719.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.148  |  0.148  |  3.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.945%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 33.66 sec
Total Real time: 33.0 sec
Total Memory Usage: 1709.707031 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=39768 and nets=48155 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1709.7M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 1761.7M)
Extracted 20.0003% (CPU Time= 0:00:01.5  MEM= 1761.7M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 1761.7M)
Extracted 40.0003% (CPU Time= 0:00:02.4  MEM= 1761.7M)
Extracted 50.0003% (CPU Time= 0:00:02.8  MEM= 1761.7M)
Extracted 60.0002% (CPU Time= 0:00:03.1  MEM= 1761.7M)
Extracted 70.0002% (CPU Time= 0:00:03.7  MEM= 1765.7M)
Extracted 80.0002% (CPU Time= 0:00:04.3  MEM= 1765.7M)
Extracted 90.0002% (CPU Time= 0:00:04.8  MEM= 1765.7M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 1765.7M)
Number of Extracted Resistors     : 907812
Number of Extracted Ground Cap.   : 955649
Number of Extracted Coupling Cap. : 1962232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1733.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.6  Real Time: 0:00:08.0  MEM: 1737.715M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1672.82)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1709.93 CPU=0:00:16.9 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1709.93 CPU=0:00:18.0 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1709.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1709.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1670.04)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 48921. 
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  9.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1713.73 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1713.73 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:22.0 totSessionCpu=0:13:26 mem=1713.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.078  | -0.033  | -0.078  |
|           TNS (ns):| -20.256 | -1.702  | -19.499 |
|    Violating Paths:|   627   |   336   |   469   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 73.945%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 33.1 sec
Total Real time: 33.0 sec
Total Memory Usage: 1631.710938 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1366.2M, totSessionCpu=0:13:26 **
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1399.8M, totSessionCpu=0:13:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1681.8M, init mem=1681.8M)
*info: Placed = 39768          (Fixed = 13)
*info: Unplaced = 0           
Placement Density:73.94%(76663/103676)
Placement Density (including fixed std cells):73.94%(76663/103676)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=1681.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=39768 and nets=48155 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1681.8M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 1729.8M)
Extracted 20.0003% (CPU Time= 0:00:01.5  MEM= 1729.8M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 1729.8M)
Extracted 40.0003% (CPU Time= 0:00:02.5  MEM= 1729.8M)
Extracted 50.0003% (CPU Time= 0:00:02.8  MEM= 1729.8M)
Extracted 60.0002% (CPU Time= 0:00:03.2  MEM= 1729.8M)
Extracted 70.0002% (CPU Time= 0:00:03.8  MEM= 1733.8M)
Extracted 80.0002% (CPU Time= 0:00:04.4  MEM= 1733.8M)
Extracted 90.0002% (CPU Time= 0:00:04.9  MEM= 1733.8M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 1733.8M)
Number of Extracted Resistors     : 907812
Number of Extracted Ground Cap.   : 955649
Number of Extracted Coupling Cap. : 1962232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1701.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:08.0  MEM: 1705.781M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:38 mem=1705.8M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1703.78)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1745.89 CPU=0:00:17.4 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1745.89 CPU=0:00:18.2 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1745.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1745.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1694.01)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 48921. 
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  9.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1736.69 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1736.69 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.2 real=0:00:24.0 totSessionCpu=0:14:04 mem=1736.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:14:04 mem=1736.7M ***
Done building hold timer [49065 node(s), 62699 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.8 real=0:00:28.0 totSessionCpu=0:14:06 mem=1752.0M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1726.95)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1747.65 CPU=0:00:16.5 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1747.65 CPU=0:00:17.2 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1747.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1747.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1702.77)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 48921. 
Total number of fetched objects 48921
AAE_INFO-618: Total number of nets in the design is 48155,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1745.45 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1745.45 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:21.0 totSessionCpu=0:14:29 mem=1745.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:50.6 real=0:00:50.0 totSessionCpu=0:14:29 mem=1745.4M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.148  |  0.148  |  3.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.078  | -0.033  | -0.078  |
|           TNS (ns):| -20.256 | -1.702  | -19.499 |
|    Violating Paths:|   627   |   336   |   469   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.945%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 1469.3M, totSessionCpu=0:14:33 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:32.7/0:14:43.9 (1.0), mem = 1734.7M
*info: Run optDesign holdfix with 1 thread.
Info: 14 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:55.4 real=0:00:55.0 totSessionCpu=0:14:33 mem=1917.9M density=73.945% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.078|   -20.26|     627|          0|       0(     0)|    73.94%|   0:00:00.0|  1917.9M|
|   1|  -0.078|   -20.26|     627|          0|       0(     0)|    73.94%|   0:00:00.0|  1917.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.078|   -20.26|     627|          0|       0(     0)|    73.94%|   0:00:00.0|  1917.9M|
|   1|  -0.088|   -10.64|     309|        516|       5(     0)|    74.34%|   0:00:05.0|  1900.9M|
|   2|  -0.070|    -5.14|     219|        223|       0(     0)|    74.52%|   0:00:01.0|  1900.9M|
|   3|  -0.049|    -2.12|     131|        129|       1(     0)|    74.63%|   0:00:01.0|  1900.9M|
|   4|  -0.043|    -0.60|      57|         68|       0(     0)|    74.70%|   0:00:01.0|  1900.9M|
|   5|  -0.043|    -0.14|      17|         25|       4(     0)|    74.73%|   0:00:00.0|  1902.4M|
|   6|  -0.026|    -0.05|       8|          7|       0(     0)|    74.73%|   0:00:00.0|  1902.4M|
|   7|  -0.008|    -0.02|       3|          2|       0(     0)|    74.73%|   0:00:00.0|  1902.4M|
|   8|  -0.004|    -0.00|       1|          2|       0(     0)|    74.74%|   0:00:00.0|  1902.4M|
|   9|  -0.004|    -0.00|       1|          0|       0(     0)|    74.74%|   0:00:00.0|  1902.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 972 cells added for Phase I
*info:    Total 10 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.004|    -0.00|       1|          0|       0(     0)|    74.74%|   0:00:00.0|  1912.4M|
|   1|   0.000|     0.00|       0|          1|       0(     0)|    74.74%|   0:00:00.0|  1912.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:01:06 real=0:01:06 totSessionCpu=0:14:44 mem=1912.4M density=74.737% ***

*info:
*info: Added a total of 973 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          393 cells of type 'BUF_X1' used
*info:           16 cells of type 'BUF_X2' used
*info:            1 cell  of type 'BUF_X32' used
*info:           22 cells of type 'BUF_X4' used
*info:          516 cells of type 'CLKBUF_X1' used
*info:           25 cells of type 'CLKBUF_X3' used
*info:
*info: Total 10 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:06 real=0:01:06 totSessionCpu=0:14:44 mem=1912.4M density=74.737%) ***
*** HoldOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:14:44.0/0:14:55.2 (1.0), mem = 1893.3M
**INFO: total 978 insts, 0 nets marked don't touch
**INFO: total 978 insts, 0 nets marked don't touch DB property
**INFO: total 978 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:14:44 mem=1893.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1893.3MB
Summary Report:
Instances move: 0 (out of 40728 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1893.3MB
*** Finished refinePlace (0:14:45 mem=1893.3M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.107  |  0.107  |  2.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.737%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:19, mem = 1554.8M, totSessionCpu=0:14:46 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 1535
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1535

globalDetailRoute

#Start globalDetailRoute on Wed Apr 16 00:49:00 2025
#
#num needed restored net=0
#need_extraction net=0 (total=49128)
#Processed 978 dirty instances, 638 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(978 insts marked dirty, reset pre-exisiting dirty flag on 978 insts, 1547 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Apr 16 00:49:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 49126 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.31 (MB), peak = 1639.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1501.97 (MB), peak = 1639.46 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 326.31500 47.16500 ) on metal1 for NET FE_PHN5880_n428. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 310.20500 266.89000 ) on metal1 for NET acc_out[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 270.68500 164.86500 ) on metal1 for NET FE_PHN1444_acc_out_288. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 274.10500 112.89000 ) on metal1 for NET FE_PHN1364_acc_out_418. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 279.00500 107.39500 ) on metal1 for NET FE_PHN5678_acc_out_426. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 269.54500 124.09000 ) on metal1 for NET FE_PHN1495_acc_out_380. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 295.96500 20.49000 ) on metal1 for NET en. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 293.10500 16.46500 ) on metal1 for NET en. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 73.08500 10.86500 ) on metal1 for NET en. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 299.53500 19.18500 ) on metal1 for NET FE_PHN5529_en. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 333.34500 24.76500 ) on metal1 for NET acc_out[502]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 267.03500 128.36500 ) on metal1 for NET FE_PHN1342_acc_out_385. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 333.34500 48.59500 ) on metal1 for NET acc_out[495]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 270.68500 168.89000 ) on metal1 for NET FE_PHN1560_acc_out_284. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 265.55500 146.49000 ) on metal1 for NET FE_PHN1415_acc_out_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 266.88500 150.86500 ) on metal1 for NET FE_PHN1392_acc_out_332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 274.67500 160.49000 ) on metal1 for NET FE_PHN1497_acc_out_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 267.79500 168.99500 ) on metal1 for NET FE_PHN1518_acc_out_280. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 272.96500 157.69000 ) on metal1 for NET FE_PHN1432_acc_out_321. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 289.68500 93.29000 ) on metal1 for NET FE_PHN1477_acc_out_442. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#959 routed nets are extracted.
#    954 (1.94%) extracted nets are partially routed.
#47581 routed net(s) are imported.
#586 (1.19%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 49128.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Apr 16 00:49:04 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.32 (MB)
#Total memory = 1502.22 (MB)
#Peak memory = 1639.46 (MB)
#
#
#Start global routing on Wed Apr 16 00:49:04 2025
#
#
#Start global routing initialization on Wed Apr 16 00:49:04 2025
#
#Number of eco nets is 954
#
#Start global routing data preparation on Wed Apr 16 00:49:04 2025
#
#Start routing resource analysis on Wed Apr 16 00:49:04 2025
#
#Routing resource analysis is done on Wed Apr 16 00:49:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    78.35%
#  metal2         V        1808           0       26568     0.87%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     2.16%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     2.16%
#  metal7         H         402           3       26568     6.90%
#  metal8         V         397          11       26568     9.77%
#  metal9         H         154           8       26568    28.45%
#  metal10        V         118          46       26568    27.65%
#  --------------------------------------------------------------
#  Total                  11416       3.59%      265680    15.63%
#
#  14 nets (0.03%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 16 00:49:06 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1509.64 (MB), peak = 1639.46 (MB)
#
#
#Global routing initialization is done on Wed Apr 16 00:49:06 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1511.13 (MB), peak = 1639.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.90 (MB), peak = 1639.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.91 (MB), peak = 1639.46 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1527.43 (MB), peak = 1639.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 49126.
#Total number of nets in the design = 49128.
#
#1540 routable nets have only global wires.
#47586 routable nets have only detail routed wires.
#23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1540  
#-----------------------------
#        Total            1540  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 14            9                 5           49103  
#-------------------------------------------------------------------------------
#        Total                 14            9                 5           49103  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal2      307(1.16%)     82(0.31%)     22(0.08%)      4(0.02%)   (1.56%)
#  metal3       56(0.21%)     18(0.07%)      6(0.02%)      0(0.00%)   (0.30%)
#  metal4       29(0.11%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.11%)
#  metal5        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal6        1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    396(0.16%)    101(0.04%)     28(0.01%)      4(0.00%)   (0.22%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.03% H + 0.18% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 934693 um.
#Total half perimeter of net bounding box = 803735 um.
#Total wire length on LAYER metal1 = 19594 um.
#Total wire length on LAYER metal2 = 194819 um.
#Total wire length on LAYER metal3 = 303215 um.
#Total wire length on LAYER metal4 = 149234 um.
#Total wire length on LAYER metal5 = 133592 um.
#Total wire length on LAYER metal6 = 106245 um.
#Total wire length on LAYER metal7 = 11507 um.
#Total wire length on LAYER metal8 = 14989 um.
#Total wire length on LAYER metal9 = 120 um.
#Total wire length on LAYER metal10 = 1378 um.
#Total number of vias = 343733
#Up-Via Summary (total 343733):
#           
#-----------------------
# metal1         149977
# metal2         119007
# metal3          42521
# metal4          17768
# metal5          11244
# metal6           2010
# metal7           1062
# metal8             76
# metal9             68
#-----------------------
#                343733 
#
#Max overcon = 4 tracks.
#Total overcon = 0.22%.
#Worst layer Gcell overcon rate = 0.30%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 23.82 (MB)
#Total memory = 1526.04 (MB)
#Peak memory = 1639.46 (MB)
#
#Finished global routing on Wed Apr 16 00:49:10 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.48 (MB), peak = 1639.46 (MB)
#Start Track Assignment.
#Done with 2046 horizontal wires in 5 hboxes and 1647 vertical wires in 5 hboxes.
#Done with 259 horizontal wires in 5 hboxes and 223 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 936105 um.
#Total half perimeter of net bounding box = 803735 um.
#Total wire length on LAYER metal1 = 19948 um.
#Total wire length on LAYER metal2 = 195013 um.
#Total wire length on LAYER metal3 = 304068 um.
#Total wire length on LAYER metal4 = 149208 um.
#Total wire length on LAYER metal5 = 133661 um.
#Total wire length on LAYER metal6 = 106215 um.
#Total wire length on LAYER metal7 = 11503 um.
#Total wire length on LAYER metal8 = 14990 um.
#Total wire length on LAYER metal9 = 121 um.
#Total wire length on LAYER metal10 = 1378 um.
#Total number of vias = 343733
#Up-Via Summary (total 343733):
#           
#-----------------------
# metal1         149977
# metal2         119007
# metal3          42521
# metal4          17768
# metal5          11244
# metal6           2010
# metal7           1062
# metal8             76
# metal9             68
#-----------------------
#                343733 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1542.93 (MB), peak = 1639.46 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 47.16 (MB)
#Total memory = 1544.05 (MB)
#Peak memory = 1639.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 26.3% required routing.
#   number of violations = 391
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        2        0        0        2
#	metal2       58      312        2      372
#	metal3        1       14        0       15
#	metal4        0        2        0        2
#	Totals       61      328        2      391
#978 out of 40741 instances (2.4%) need to be verified(marked ipoed), dirty area = 0.8%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 391
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        2        0        0        2
#	metal2       58      312        2      372
#	metal3        1       14        0       15
#	metal4        0        2        0        2
#	Totals       61      328        2      391
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1546.10 (MB), peak = 1639.46 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1544.21 (MB), peak = 1639.46 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.21 (MB), peak = 1639.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 934724 um.
#Total half perimeter of net bounding box = 803735 um.
#Total wire length on LAYER metal1 = 19267 um.
#Total wire length on LAYER metal2 = 194295 um.
#Total wire length on LAYER metal3 = 302928 um.
#Total wire length on LAYER metal4 = 149734 um.
#Total wire length on LAYER metal5 = 134056 um.
#Total wire length on LAYER metal6 = 106429 um.
#Total wire length on LAYER metal7 = 11497 um.
#Total wire length on LAYER metal8 = 15012 um.
#Total wire length on LAYER metal9 = 123 um.
#Total wire length on LAYER metal10 = 1383 um.
#Total number of vias = 347123
#Up-Via Summary (total 347123):
#           
#-----------------------
# metal1         150096
# metal2         120486
# metal3          43665
# metal4          18178
# metal5          11443
# metal6           2041
# metal7           1070
# metal8             76
# metal9             68
#-----------------------
#                347123 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = -13.46 (MB)
#Total memory = 1530.59 (MB)
#Peak memory = 1639.46 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Apr 16 00:49:43 2025
#
#
#Start Post Route Wire Spread.
#Done with 6751 horizontal wires in 11 hboxes and 2481 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 936637 um.
#Total half perimeter of net bounding box = 803735 um.
#Total wire length on LAYER metal1 = 19288 um.
#Total wire length on LAYER metal2 = 194552 um.
#Total wire length on LAYER metal3 = 303630 um.
#Total wire length on LAYER metal4 = 149939 um.
#Total wire length on LAYER metal5 = 134457 um.
#Total wire length on LAYER metal6 = 106688 um.
#Total wire length on LAYER metal7 = 11536 um.
#Total wire length on LAYER metal8 = 15038 um.
#Total wire length on LAYER metal9 = 123 um.
#Total wire length on LAYER metal10 = 1386 um.
#Total number of vias = 347123
#Up-Via Summary (total 347123):
#           
#-----------------------
# metal1         150096
# metal2         120486
# metal3          43665
# metal4          18178
# metal5          11443
# metal6           2041
# metal7           1070
# metal8             76
# metal9             68
#-----------------------
#                347123 
#
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1533.29 (MB), peak = 1639.46 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 936637 um.
#Total half perimeter of net bounding box = 803735 um.
#Total wire length on LAYER metal1 = 19288 um.
#Total wire length on LAYER metal2 = 194552 um.
#Total wire length on LAYER metal3 = 303630 um.
#Total wire length on LAYER metal4 = 149939 um.
#Total wire length on LAYER metal5 = 134457 um.
#Total wire length on LAYER metal6 = 106688 um.
#Total wire length on LAYER metal7 = 11536 um.
#Total wire length on LAYER metal8 = 15038 um.
#Total wire length on LAYER metal9 = 123 um.
#Total wire length on LAYER metal10 = 1386 um.
#Total number of vias = 347123
#Up-Via Summary (total 347123):
#           
#-----------------------
# metal1         150096
# metal2         120486
# metal3          43665
# metal4          18178
# metal5          11443
# metal6           2041
# metal7           1070
# metal8             76
# metal9             68
#-----------------------
#                347123 
#
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -12.89 (MB)
#Total memory = 1531.17 (MB)
#Peak memory = 1639.46 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -129.91 (MB)
#Total memory = 1424.86 (MB)
#Peak memory = 1639.46 (MB)
#Number of warnings = 21
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 16 00:49:52 2025
#
**optDesign ... cpu = 0:02:12, real = 0:02:11, mem = 1424.8M, totSessionCpu=0:15:39 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40741 and nets=49128 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1823.3M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1875.3M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1875.3M)
Extracted 30.0002% (CPU Time= 0:00:02.2  MEM= 1875.3M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 1875.3M)
Extracted 50.0002% (CPU Time= 0:00:03.1  MEM= 1875.3M)
Extracted 60.0003% (CPU Time= 0:00:03.5  MEM= 1879.3M)
Extracted 70.0002% (CPU Time= 0:00:04.1  MEM= 1879.3M)
Extracted 80.0003% (CPU Time= 0:00:04.8  MEM= 1879.3M)
Extracted 90.0002% (CPU Time= 0:00:05.3  MEM= 1879.3M)
Extracted 100% (CPU Time= 0:00:06.9  MEM= 1879.3M)
Number of Extracted Resistors     : 953818
Number of Extracted Ground Cap.   : 1002622
Number of Extracted Coupling Cap. : 2057352
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1848.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 1856.016M)
**optDesign ... cpu = 0:02:22, real = 0:02:20, mem = 1432.8M, totSessionCpu=0:15:48 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1837.28)
Initializing multi-corner resistance tables ...
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1883.92 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=1883.92 CPU=0:00:19.1 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1883.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1883.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1844.04)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49894. 
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1886.71 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1886.71 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:25.0 totSessionCpu=0:16:13 mem=1886.7M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.737%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:47, real = 0:02:45, mem = 1564.5M, totSessionCpu=0:16:13 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:47, real = 0:02:45, mem = 1564.5M, totSessionCpu=0:16:13 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1859.98M, totSessionCpu=0:16:14).
**optDesign ... cpu = 0:02:48, real = 0:02:46, mem = 1564.7M, totSessionCpu=0:16:14 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:49, real = 0:02:48, mem = 1564.7M, totSessionCpu=0:16:15 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hmQh7s/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hmQh7s -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1865.51)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1886.21 CPU=0:00:16.8 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1886.21 CPU=0:00:17.6 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1886.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1886.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1845.33)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49894. 
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  10.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1888.01 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1888.01 CPU=0:00:02.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:23.1 real=0:00:23.0 totSessionCpu=0:16:40 mem=1888.0M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hmQh7s/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hmQh7s -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.023  | -0.003  | -0.023  |
|           TNS (ns):| -0.511  | -0.003  | -0.507  |
|    Violating Paths:|   85    |    3    |   82    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.737%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:18, real = 0:03:16, mem = 1619.1M, totSessionCpu=0:16:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40741 and nets=49128 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1909.9M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1958.0M)
Extracted 20.0003% (CPU Time= 0:00:01.6  MEM= 1958.0M)
Extracted 30.0002% (CPU Time= 0:00:02.1  MEM= 1958.0M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 1958.0M)
Extracted 50.0002% (CPU Time= 0:00:02.9  MEM= 1958.0M)
Extracted 60.0003% (CPU Time= 0:00:03.4  MEM= 1958.0M)
Extracted 70.0002% (CPU Time= 0:00:04.0  MEM= 1958.0M)
Extracted 80.0003% (CPU Time= 0:00:04.7  MEM= 1958.0M)
Extracted 90.0002% (CPU Time= 0:00:05.3  MEM= 1958.0M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 1958.0M)
Number of Extracted Resistors     : 953818
Number of Extracted Ground Cap.   : 1002622
Number of Extracted Coupling Cap. : 2057352
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1926.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:08.0  MEM: 1926.676M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1813.7)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1836.75 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=1836.75 CPU=0:00:19.2 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1836.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1836.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1766.86)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49894. 
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  10.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1809.54 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1809.54 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:24.0 totSessionCpu=0:17:19 mem=1809.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.023  | -0.003  | -0.023  |
|           TNS (ns):| -0.511  | -0.003  | -0.507  |
|    Violating Paths:|   85    |    3    |   82    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 74.737%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 35.52 sec
Total Real time: 34.0 sec
Total Memory Usage: 1725.523438 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1426.1M, totSessionCpu=0:17:20 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1459.8M, totSessionCpu=0:17:21 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1777.3M, init mem=1777.3M)
*info: Placed = 40741          (Fixed = 13)
*info: Unplaced = 0           
Placement Density:74.74%(77484/103676)
Placement Density (including fixed std cells):74.74%(77484/103676)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1777.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40741 and nets=49128 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1777.3M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1825.4M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1825.4M)
Extracted 30.0002% (CPU Time= 0:00:02.2  MEM= 1825.4M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 1825.4M)
Extracted 50.0002% (CPU Time= 0:00:03.0  MEM= 1825.4M)
Extracted 60.0003% (CPU Time= 0:00:03.4  MEM= 1829.4M)
Extracted 70.0002% (CPU Time= 0:00:04.1  MEM= 1829.4M)
Extracted 80.0003% (CPU Time= 0:00:04.7  MEM= 1829.4M)
Extracted 90.0002% (CPU Time= 0:00:05.2  MEM= 1829.4M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 1829.4M)
Number of Extracted Resistors     : 953818
Number of Extracted Ground Cap.   : 1002622
Number of Extracted Coupling Cap. : 2057352
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1797.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:08.0  MEM: 1801.352M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:17:32 mem=1801.3M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1799.35)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1841.46 CPU=0:00:17.7 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=1841.46 CPU=0:00:18.5 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1841.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1841.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1790.58)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49894. 
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  10.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1833.26 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1833.26 CPU=0:00:02.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.7 real=0:00:24.0 totSessionCpu=0:17:58 mem=1833.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.4 real=0:00:26.0 totSessionCpu=0:17:58 mem=1833.3M ***
Done building hold timer [45250 node(s), 55604 edge(s), 1 view(s)] (fixHold) cpu=0:00:28.1 real=0:00:28.0 totSessionCpu=0:18:00 mem=1848.5M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1823.52)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1844.22 CPU=0:00:16.6 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1844.22 CPU=0:00:17.4 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1844.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1844.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1800.34)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49894. 
Total number of fetched objects 49894
AAE_INFO-618: Total number of nets in the design is 49128,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1843.02 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1843.02 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:18:23 mem=1843.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:50.8 real=0:00:51.0 totSessionCpu=0:18:23 mem=1843.0M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.023  | -0.003  | -0.023  |
|           TNS (ns):| -0.511  | -0.003  | -0.507  |
|    Violating Paths:|   85    |    3    |   82    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.737%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1528.8M, totSessionCpu=0:18:27 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:26.6/0:18:36.1 (1.0), mem = 1832.3M
*info: Run optDesign holdfix with 1 thread.
Info: 14 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:55.3 real=0:00:55.0 totSessionCpu=0:18:27 mem=2015.4M density=74.737% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.023|    -0.51|      85|          0|       0(     0)|    74.74%|   0:00:00.0|  2015.4M|
|   1|  -0.023|    -0.51|      85|          0|       0(     0)|    74.74%|   0:00:00.0|  2015.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.023|    -0.51|      85|          0|       0(     0)|    74.74%|   0:00:00.0|  2015.4M|
|   1|  -0.004|    -0.01|       3|         66|      15(     0)|    74.77%|   0:00:01.0|  2015.4M|
|   2|   0.000|     0.00|       0|          3|       0(     0)|    74.78%|   0:00:00.0|  2015.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 69 cells added for Phase I
*info:    Total 15 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:58.0 real=0:00:58.0 totSessionCpu=0:18:30 mem=2015.4M density=74.777% ***

*info:
*info: Added a total of 69 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           61 cells of type 'BUF_X1' used
*info:            8 cells of type 'CLKBUF_X1' used
*info:
*info: Total 15 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:58.0 real=0:00:58.0 totSessionCpu=0:18:30 mem=2015.4M density=74.777%) ***
*** HoldOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:18:29.9/0:18:39.3 (1.0), mem = 1996.4M
**INFO: total 84 insts, 0 nets marked don't touch
**INFO: total 84 insts, 0 nets marked don't touch DB property
**INFO: total 84 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:18:30 mem=1996.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1996.4MB
Summary Report:
Instances move: 0 (out of 40797 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1996.4MB
*** Finished refinePlace (0:18:31 mem=1996.4M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.777%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1613.5M, totSessionCpu=0:18:32 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 137
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 137

globalDetailRoute

#Start globalDetailRoute on Wed Apr 16 00:52:44 2025
#
#num needed restored net=0
#need_extraction net=0 (total=49197)
#Processed 84 dirty instances, 68 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(84 insts marked dirty, reset pre-exisiting dirty flag on 84 insts, 169 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Apr 16 00:52:46 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 49195 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.44 (MB), peak = 1668.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1554.09 (MB), peak = 1668.64 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 292.53500 16.46500 ) on metal1 for NET en. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 44.39500 146.49000 ) on metal1 for NET B_reg[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 45.91500 152.09000 ) on metal1 for NET B_in[68]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 267.64500 124.09000 ) on metal1 for NET FE_PHN3120_acc_out_371. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 114.50500 330.06500 ) on metal1 for NET A_in[39]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 155.16500 288.06500 ) on metal1 for NET A_in[31]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 119.64500 327.26500 ) on metal1 for NET A_in[37]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 45.72500 185.69000 ) on metal1 for NET B_in[78]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 152.69500 289.29000 ) on metal1 for NET FE_PHN2443_n2093. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 49.33500 181.66500 ) on metal1 for NET B_in[80]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 49.52500 163.29000 ) on metal1 for NET B_in[39]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 48.00500 163.29000 ) on metal1 for NET B_in[58]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 14.94500 128.46500 ) on metal1 for NET B_in[53]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 12.09500 218.06500 ) on metal1 for NET B_in[87]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 26.15500 205.29000 ) on metal1 for NET B_in[91]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 10.38500 218.06500 ) on metal1 for NET B_in[85]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 30.14500 202.49000 ) on metal1 for NET B_in[96]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 27.67500 205.29000 ) on metal1 for NET B_in[97]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 21.97500 131.26500 ) on metal1 for NET B_in[34]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 13.42500 128.46500 ) on metal1 for NET B_in[45]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#126 routed nets are extracted.
#    107 (0.22%) extracted nets are partially routed.
#49028 routed net(s) are imported.
#41 (0.08%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 49197.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Apr 16 00:52:48 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.24 (MB)
#Total memory = 1554.18 (MB)
#Peak memory = 1668.64 (MB)
#
#
#Start global routing on Wed Apr 16 00:52:48 2025
#
#
#Start global routing initialization on Wed Apr 16 00:52:48 2025
#
#Number of eco nets is 107
#
#Start global routing data preparation on Wed Apr 16 00:52:48 2025
#
#Start routing resource analysis on Wed Apr 16 00:52:48 2025
#
#Routing resource analysis is done on Wed Apr 16 00:52:51 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    78.40%
#  metal2         V        1808           0       26568     0.87%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     2.16%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     2.16%
#  metal7         H         402           3       26568     6.94%
#  metal8         V         397          11       26568     9.83%
#  metal9         H         154           8       26568    28.45%
#  metal10        V         118          46       26568    27.69%
#  --------------------------------------------------------------
#  Total                  11415       3.61%      265680    15.65%
#
#  14 nets (0.03%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 16 00:52:51 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1561.64 (MB), peak = 1668.64 (MB)
#
#
#Global routing initialization is done on Wed Apr 16 00:52:51 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1563.12 (MB), peak = 1668.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.97 (MB), peak = 1668.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1566.97 (MB), peak = 1668.64 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1571.76 (MB), peak = 1668.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 49195.
#Total number of nets in the design = 49197.
#
#148 routable nets have only global wires.
#49047 routable nets have only detail routed wires.
#23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             148  
#-----------------------------
#        Total             148  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 14            9                 5           49172  
#-------------------------------------------------------------------------------
#        Total                 14            9                 5           49172  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2       54(0.20%)      6(0.02%)   (0.23%)
#  metal3       19(0.07%)      2(0.01%)   (0.08%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        1(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  metal7        1(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     75(0.03%)      8(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.01% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 937890 um.
#Total half perimeter of net bounding box = 804606 um.
#Total wire length on LAYER metal1 = 19308 um.
#Total wire length on LAYER metal2 = 194785 um.
#Total wire length on LAYER metal3 = 303931 um.
#Total wire length on LAYER metal4 = 150113 um.
#Total wire length on LAYER metal5 = 134669 um.
#Total wire length on LAYER metal6 = 106790 um.
#Total wire length on LAYER metal7 = 11622 um.
#Total wire length on LAYER metal8 = 15125 um.
#Total wire length on LAYER metal9 = 138 um.
#Total wire length on LAYER metal10 = 1409 um.
#Total number of vias = 347578
#Up-Via Summary (total 347578):
#           
#-----------------------
# metal1         150227
# metal2         120612
# metal3          43735
# metal4          18228
# metal5          11479
# metal6           2061
# metal7           1084
# metal8             80
# metal9             72
#-----------------------
#                347578 
#
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.08%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.20 (MB)
#Total memory = 1570.37 (MB)
#Peak memory = 1668.64 (MB)
#
#Finished global routing on Wed Apr 16 00:52:54 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1565.80 (MB), peak = 1668.64 (MB)
#Start Track Assignment.
#Done with 146 horizontal wires in 5 hboxes and 152 vertical wires in 5 hboxes.
#Done with 23 horizontal wires in 5 hboxes and 19 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 938012 um.
#Total half perimeter of net bounding box = 804606 um.
#Total wire length on LAYER metal1 = 19331 um.
#Total wire length on LAYER metal2 = 194797 um.
#Total wire length on LAYER metal3 = 303990 um.
#Total wire length on LAYER metal4 = 150121 um.
#Total wire length on LAYER metal5 = 134684 um.
#Total wire length on LAYER metal6 = 106791 um.
#Total wire length on LAYER metal7 = 11626 um.
#Total wire length on LAYER metal8 = 15125 um.
#Total wire length on LAYER metal9 = 138 um.
#Total wire length on LAYER metal10 = 1409 um.
#Total number of vias = 347578
#Up-Via Summary (total 347578):
#           
#-----------------------
# metal1         150227
# metal2         120612
# metal3          43735
# metal4          18228
# metal5          11479
# metal6           2061
# metal7           1084
# metal8             80
# metal9             72
#-----------------------
#                347578 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1594.22 (MB), peak = 1668.64 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 46.42 (MB)
#Total memory = 1595.35 (MB)
#Peak memory = 1668.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 8.2% required routing.
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        5       31        0       36
#	metal3        1        4        0        5
#	metal4        0        0        1        1
#	metal5        0        0        1        1
#	metal6        0        0        0        0
#	metal7        0        1        0        1
#	Totals       10       36        2       48
#84 out of 40810 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        5       31        0       36
#	metal3        1        4        0        5
#	metal4        0        0        1        1
#	metal5        0        0        1        1
#	metal6        0        0        0        0
#	metal7        0        1        0        1
#	Totals       10       36        2       48
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1593.25 (MB), peak = 1668.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.02 (MB), peak = 1668.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 937829 um.
#Total half perimeter of net bounding box = 804606 um.
#Total wire length on LAYER metal1 = 19282 um.
#Total wire length on LAYER metal2 = 194721 um.
#Total wire length on LAYER metal3 = 303914 um.
#Total wire length on LAYER metal4 = 150121 um.
#Total wire length on LAYER metal5 = 134662 um.
#Total wire length on LAYER metal6 = 106840 um.
#Total wire length on LAYER metal7 = 11615 um.
#Total wire length on LAYER metal8 = 15120 um.
#Total wire length on LAYER metal9 = 149 um.
#Total wire length on LAYER metal10 = 1405 um.
#Total number of vias = 347899
#Up-Via Summary (total 347899):
#           
#-----------------------
# metal1         150241
# metal2         120754
# metal3          43808
# metal4          18268
# metal5          11523
# metal6           2065
# metal7           1086
# metal8             82
# metal9             72
#-----------------------
#                347899 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -10.68 (MB)
#Total memory = 1584.67 (MB)
#Peak memory = 1668.64 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -10.68 (MB)
#Total memory = 1584.67 (MB)
#Peak memory = 1668.64 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = -132.77 (MB)
#Total memory = 1480.77 (MB)
#Peak memory = 1668.64 (MB)
#Number of warnings = 21
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 16 00:53:11 2025
#
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 1480.8M, totSessionCpu=0:18:59 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40810 and nets=49197 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1884.8M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1936.8M)
Extracted 20.0003% (CPU Time= 0:00:01.6  MEM= 1936.8M)
Extracted 30.0002% (CPU Time= 0:00:02.1  MEM= 1936.8M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 1936.8M)
Extracted 50.0002% (CPU Time= 0:00:03.0  MEM= 1936.8M)
Extracted 60.0003% (CPU Time= 0:00:03.4  MEM= 1940.8M)
Extracted 70.0002% (CPU Time= 0:00:04.0  MEM= 1940.8M)
Extracted 80.0003% (CPU Time= 0:00:04.6  MEM= 1940.8M)
Extracted 90.0002% (CPU Time= 0:00:05.1  MEM= 1940.8M)
Extracted 100% (CPU Time= 0:00:06.7  MEM= 1940.8M)
Number of Extracted Resistors     : 950394
Number of Extracted Ground Cap.   : 999267
Number of Extracted Coupling Cap. : 2047224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1909.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 1917.531M)
**optDesign ... cpu = 0:01:49, real = 0:01:48, mem = 1481.4M, totSessionCpu=0:19:08 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1899.81)
Initializing multi-corner resistance tables ...
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1946.45 CPU=0:00:17.3 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1946.45 CPU=0:00:18.5 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1946.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1946.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1902.57)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49963. 
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1945.25 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1945.25 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:23.7 real=0:00:23.0 totSessionCpu=0:19:32 mem=1945.2M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.777%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:12, mem = 1613.7M, totSessionCpu=0:19:33 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:13, real = 0:02:12, mem = 1613.7M, totSessionCpu=0:19:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1917.51M, totSessionCpu=0:19:33).
**optDesign ... cpu = 0:02:14, real = 0:02:13, mem = 1613.9M, totSessionCpu=0:19:33 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:15, real = 0:02:14, mem = 1613.9M, totSessionCpu=0:19:35 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_ICrrBn/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_ICrrBn -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1923.04)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1948.27 CPU=0:00:16.6 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1948.27 CPU=0:00:17.4 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1948.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1948.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1903.39)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49963. 
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1946.07 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1946.07 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.0 real=0:00:23.0 totSessionCpu=0:20:00 mem=1946.1M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_ICrrBn/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_ICrrBn -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.000  | -0.003  |
|           TNS (ns):| -0.003  |  0.000  | -0.003  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.777%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:43, real = 0:02:43, mem = 1665.2M, totSessionCpu=0:20:03 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1548.4M, totSessionCpu=0:20:03 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1502.2M, totSessionCpu=0:20:04 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1877.7M, init mem=1877.7M)
*info: Placed = 40810          (Fixed = 13)
*info: Unplaced = 0           
Placement Density:74.78%(77525/103676)
Placement Density (including fixed std cells):74.78%(77525/103676)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=1877.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40810 and nets=49197 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1877.7M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1925.7M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1925.7M)
Extracted 30.0002% (CPU Time= 0:00:02.2  MEM= 1925.7M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 1925.7M)
Extracted 50.0002% (CPU Time= 0:00:03.0  MEM= 1925.7M)
Extracted 60.0003% (CPU Time= 0:00:03.4  MEM= 1929.7M)
Extracted 70.0002% (CPU Time= 0:00:04.0  MEM= 1929.7M)
Extracted 80.0003% (CPU Time= 0:00:04.6  MEM= 1929.7M)
Extracted 90.0002% (CPU Time= 0:00:05.1  MEM= 1929.7M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 1929.7M)
Number of Extracted Resistors     : 950394
Number of Extracted Ground Cap.   : 999267
Number of Extracted Coupling Cap. : 2047224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1897.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:08.0  MEM: 1901.668M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:15 mem=1878.7M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1882.89)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1915.47 CPU=0:00:17.4 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1915.47 CPU=0:00:18.2 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1915.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1915.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1850.59)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49963. 
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1902.81 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1902.81 CPU=0:00:02.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=0:20:42 mem=1902.8M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.6 real=0:00:27.0 totSessionCpu=0:20:42 mem=1902.8M ***
Done building hold timer [45383 node(s), 55733 edge(s), 1 view(s)] (fixHold) cpu=0:00:28.4 real=0:00:29.0 totSessionCpu=0:20:43 mem=1918.1M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1893.06)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1913.77 CPU=0:00:16.5 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1913.77 CPU=0:00:17.3 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1913.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1913.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1861.89)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49963. 
Total number of fetched objects 49963
AAE_INFO-618: Total number of nets in the design is 49197,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1904.57 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1904.57 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:21.0 totSessionCpu=0:21:06 mem=1904.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:51.1 real=0:00:51.0 totSessionCpu=0:21:06 mem=1904.6M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.000  | -0.003  |
|           TNS (ns):| -0.003  |  0.000  | -0.003  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.777%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 1572.6M, totSessionCpu=0:21:10 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:10.2/0:21:18.5 (1.0), mem = 1892.8M
*info: Run optDesign holdfix with 1 thread.
Info: 14 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:55.7 real=0:00:56.0 totSessionCpu=0:21:11 mem=2066.6M density=74.777% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.003|    -0.00|       2|          0|       0(     0)|    74.78%|   0:00:00.0|  2066.6M|
|   1|  -0.003|    -0.00|       2|          0|       0(     0)|    74.78%|   0:00:00.0|  2066.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.003|    -0.00|       2|          0|       0(     0)|    74.78%|   0:00:00.0|  2066.6M|
|   1|   0.000|     0.00|       0|          1|       1(     0)|    74.78%|   0:00:00.0|  2066.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:    Total 1 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:57.7 real=0:00:58.0 totSessionCpu=0:21:13 mem=2066.6M density=74.776% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF_X1' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:57.7 real=0:00:58.0 totSessionCpu=0:21:13 mem=2066.6M density=74.776%) ***
*** HoldOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:21:12.7/0:21:21.1 (1.0), mem = 2047.5M
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:21:13 mem=2047.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2047.5MB
Summary Report:
Instances move: 0 (out of 40798 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2047.5MB
*** Finished refinePlace (0:21:14 mem=2047.5M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 1655.9M, totSessionCpu=0:21:14 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2

globalDetailRoute

#Start globalDetailRoute on Wed Apr 16 00:55:26 2025
#
#num needed restored net=0
#need_extraction net=0 (total=49198)
#Processed 2 dirty instances, 1 dirty term, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 6 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Apr 16 00:55:28 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 49196 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1596.28 (MB), peak = 1711.61 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1596.94 (MB), peak = 1711.61 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 50.09500 163.29000 ) on metal1 for NET B_in[58]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 13.00500 150.76500 ) on metal1 for NET FE_PHN4149_n2214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 50.43500 163.39500 ) on metal1 for NET FE_PHN6560_B_in_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#4 routed nets are extracted.
#    3 (0.01%) extracted nets are partially routed.
#49192 routed net(s) are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 49198.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Apr 16 00:55:29 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.79 (MB)
#Total memory = 1596.99 (MB)
#Peak memory = 1711.61 (MB)
#
#
#Start global routing on Wed Apr 16 00:55:29 2025
#
#
#Start global routing initialization on Wed Apr 16 00:55:29 2025
#
#Number of eco nets is 3
#
#Start global routing data preparation on Wed Apr 16 00:55:30 2025
#
#Start routing resource analysis on Wed Apr 16 00:55:30 2025
#
#Routing resource analysis is done on Wed Apr 16 00:55:32 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    78.40%
#  metal2         V        1808           0       26568     0.87%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     2.16%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     2.16%
#  metal7         H         402           3       26568     6.94%
#  metal8         V         397          11       26568     9.83%
#  metal9         H         154           8       26568    28.45%
#  metal10        V         118          46       26568    27.69%
#  --------------------------------------------------------------
#  Total                  11415       3.61%      265680    15.65%
#
#  14 nets (0.03%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 16 00:55:32 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1604.45 (MB), peak = 1711.61 (MB)
#
#
#Global routing initialization is done on Wed Apr 16 00:55:32 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1605.93 (MB), peak = 1711.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.70 (MB), peak = 1711.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1608.70 (MB), peak = 1711.61 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1610.74 (MB), peak = 1711.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 49196.
#Total number of nets in the design = 49198.
#
#3 routable nets have only global wires.
#49193 routable nets have only detail routed wires.
#23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               3  
#-----------------------------
#        Total               3  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 14            9                 5           49173  
#-------------------------------------------------------------------------------
#        Total                 14            9                 5           49173  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        3(0.01%)   (0.01%)
#  metal3        1(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 937843 um.
#Total half perimeter of net bounding box = 804611 um.
#Total wire length on LAYER metal1 = 19282 um.
#Total wire length on LAYER metal2 = 194726 um.
#Total wire length on LAYER metal3 = 303918 um.
#Total wire length on LAYER metal4 = 150121 um.
#Total wire length on LAYER metal5 = 134657 um.
#Total wire length on LAYER metal6 = 106841 um.
#Total wire length on LAYER metal7 = 11621 um.
#Total wire length on LAYER metal8 = 15124 um.
#Total wire length on LAYER metal9 = 149 um.
#Total wire length on LAYER metal10 = 1405 um.
#Total number of vias = 347903
#Up-Via Summary (total 347903):
#           
#-----------------------
# metal1         150243
# metal2         120756
# metal3          43808
# metal4          18268
# metal5          11521
# metal6           2065
# metal7           1088
# metal8             82
# metal9             72
#-----------------------
#                347903 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 12.35 (MB)
#Total memory = 1609.34 (MB)
#Peak memory = 1711.61 (MB)
#
#Finished global routing on Wed Apr 16 00:55:35 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.78 (MB), peak = 1711.61 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 5 hboxes and 3 vertical wires in 5 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 937845 um.
#Total half perimeter of net bounding box = 804611 um.
#Total wire length on LAYER metal1 = 19282 um.
#Total wire length on LAYER metal2 = 194726 um.
#Total wire length on LAYER metal3 = 303920 um.
#Total wire length on LAYER metal4 = 150121 um.
#Total wire length on LAYER metal5 = 134657 um.
#Total wire length on LAYER metal6 = 106840 um.
#Total wire length on LAYER metal7 = 11622 um.
#Total wire length on LAYER metal8 = 15124 um.
#Total wire length on LAYER metal9 = 149 um.
#Total wire length on LAYER metal10 = 1405 um.
#Total number of vias = 347903
#Up-Via Summary (total 347903):
#           
#-----------------------
# metal1         150243
# metal2         120756
# metal3          43808
# metal4          18268
# metal5          11521
# metal6           2065
# metal7           1088
# metal8             82
# metal9             72
#-----------------------
#                347903 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1627.85 (MB), peak = 1711.61 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 36.79 (MB)
#Total memory = 1628.98 (MB)
#Peak memory = 1711.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.1% of the total area was rechecked for DRC, and 0.5% required routing.
#   number of violations = 0
#2 out of 40811 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1634.24 (MB), peak = 1711.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 937840 um.
#Total half perimeter of net bounding box = 804611 um.
#Total wire length on LAYER metal1 = 19282 um.
#Total wire length on LAYER metal2 = 194723 um.
#Total wire length on LAYER metal3 = 303917 um.
#Total wire length on LAYER metal4 = 150121 um.
#Total wire length on LAYER metal5 = 134657 um.
#Total wire length on LAYER metal6 = 106839 um.
#Total wire length on LAYER metal7 = 11621 um.
#Total wire length on LAYER metal8 = 15126 um.
#Total wire length on LAYER metal9 = 149 um.
#Total wire length on LAYER metal10 = 1405 um.
#Total number of vias = 347907
#Up-Via Summary (total 347907):
#           
#-----------------------
# metal1         150243
# metal2         120758
# metal3          43808
# metal4          18268
# metal5          11521
# metal6           2065
# metal7           1090
# metal8             82
# metal9             72
#-----------------------
#                347907 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -3.20 (MB)
#Total memory = 1625.78 (MB)
#Peak memory = 1711.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -3.20 (MB)
#Total memory = 1625.78 (MB)
#Peak memory = 1711.61 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = -126.08 (MB)
#Total memory = 1529.84 (MB)
#Peak memory = 1711.61 (MB)
#Number of warnings = 3
#Total number of warnings = 53
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 16 00:55:45 2025
#
**optDesign ... cpu = 0:01:31, real = 0:01:30, mem = 1529.9M, totSessionCpu=0:21:34 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40811 and nets=49198 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1920.4M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1972.4M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 1972.4M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 1972.4M)
Extracted 40.0002% (CPU Time= 0:00:02.6  MEM= 1972.4M)
Extracted 50.0003% (CPU Time= 0:00:02.9  MEM= 1972.4M)
Extracted 60.0003% (CPU Time= 0:00:03.3  MEM= 1976.4M)
Extracted 70.0002% (CPU Time= 0:00:04.0  MEM= 1976.4M)
Extracted 80.0003% (CPU Time= 0:00:04.5  MEM= 1976.4M)
Extracted 90.0002% (CPU Time= 0:00:05.1  MEM= 1976.4M)
Extracted 100% (CPU Time= 0:00:06.5  MEM= 1976.4M)
Number of Extracted Resistors     : 950411
Number of Extracted Ground Cap.   : 999285
Number of Extracted Coupling Cap. : 2047268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1945.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.1  Real Time: 0:00:09.0  MEM: 1953.117M)
**optDesign ... cpu = 0:01:40, real = 0:01:39, mem = 1525.3M, totSessionCpu=0:21:43 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1937.4)
Initializing multi-corner resistance tables ...
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1974.5 CPU=0:00:17.3 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1974.5 CPU=0:00:18.4 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1974.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1974.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1932.61)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1975.29 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1975.29 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:23.5 real=0:00:23.0 totSessionCpu=0:22:07 mem=1975.3M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 1655.7M, totSessionCpu=0:22:07 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 1655.7M, totSessionCpu=0:22:07 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1948.56M, totSessionCpu=0:22:08).
**optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 1655.9M, totSessionCpu=0:22:08 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:06, real = 0:02:05, mem = 1655.9M, totSessionCpu=0:22:10 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_vcbnoG/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_vcbnoG -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1954.09)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1988.86 CPU=0:00:16.6 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1988.86 CPU=0:00:17.4 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1988.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1988.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1945.97)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1988.65 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1988.65 CPU=0:00:02.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=0:22:34 mem=1988.7M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_vcbnoG/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_vcbnoG -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:35, real = 0:02:34, mem = 1707.1M, totSessionCpu=0:22:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1590.4M, totSessionCpu=0:22:38 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1545.2M, totSessionCpu=0:22:39 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1919.2M, init mem=1919.2M)
*info: Placed = 40811          (Fixed = 13)
*info: Unplaced = 0           
Placement Density:74.78%(77525/103676)
Placement Density (including fixed std cells):74.78%(77525/103676)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1919.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40811 and nets=49198 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1919.2M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1967.3M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 1967.3M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 1967.3M)
Extracted 40.0002% (CPU Time= 0:00:02.6  MEM= 1967.3M)
Extracted 50.0003% (CPU Time= 0:00:03.0  MEM= 1967.3M)
Extracted 60.0003% (CPU Time= 0:00:03.4  MEM= 1971.3M)
Extracted 70.0002% (CPU Time= 0:00:04.0  MEM= 1971.3M)
Extracted 80.0003% (CPU Time= 0:00:04.6  MEM= 1971.3M)
Extracted 90.0002% (CPU Time= 0:00:05.1  MEM= 1971.3M)
Extracted 100% (CPU Time= 0:00:06.7  MEM= 1971.3M)
Number of Extracted Resistors     : 950411
Number of Extracted Ground Cap.   : 999285
Number of Extracted Coupling Cap. : 2047268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1939.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 1943.238M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:50 mem=1920.2M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1924.46)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1957.04 CPU=0:00:17.4 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=1957.04 CPU=0:00:18.2 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1957.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1957.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1887.16)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1929.84 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1929.84 CPU=0:00:02.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:24.0 totSessionCpu=0:23:16 mem=1929.8M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.5 real=0:00:26.0 totSessionCpu=0:23:16 mem=1929.8M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.6 real=0:00:27.0 totSessionCpu=0:23:17 mem=1945.1M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1920.09)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1950.34 CPU=0:00:16.5 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1950.34 CPU=0:00:17.2 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1950.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1950.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1897.46)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1940.14 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1940.14 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.3 real=0:00:21.0 totSessionCpu=0:23:40 mem=1940.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:50.2 real=0:00:50.0 totSessionCpu=0:23:40 mem=1940.1M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1602.1M, totSessionCpu=0:23:44 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:43.8/0:23:51.1 (1.0), mem = 1929.4M
*info: Run optDesign holdfix with 1 thread.
Info: 14 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:23:44.2/0:23:51.5 (1.0), mem = 2088.8M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 1680.6M, totSessionCpu=0:23:45 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_qQ1ALu/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_qQ1ALu -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2009.31)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2018.54 CPU=0:00:16.4 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=2018.54 CPU=0:00:17.3 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2018.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2018.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1975.65)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2018.33 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2018.33 CPU=0:00:02.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:23.0 totSessionCpu=0:24:10 mem=2018.3M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_qQ1ALu/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_qQ1ALu -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:36, real = 0:01:35, mem = 1731.1M, totSessionCpu=0:24:14 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1615.7M, totSessionCpu=0:24:14 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeExpDirtyAreaEco                          false
setNanoRouteMode -routeExpSignatureEco                          false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1574.8M, totSessionCpu=0:24:15 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1943.9M, init mem=1943.9M)
*info: Placed = 40811          (Fixed = 13)
*info: Unplaced = 0           
Placement Density:74.78%(77525/103676)
Placement Density (including fixed std cells):74.78%(77525/103676)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=1943.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'MAC_512' of instances=40811 and nets=49198 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/MAC_512_12885_O8Kc8C.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1943.9M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 1991.9M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 1991.9M)
Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 1991.9M)
Extracted 40.0002% (CPU Time= 0:00:02.7  MEM= 1991.9M)
Extracted 50.0003% (CPU Time= 0:00:03.0  MEM= 1991.9M)
Extracted 60.0003% (CPU Time= 0:00:03.5  MEM= 1995.9M)
Extracted 70.0002% (CPU Time= 0:00:04.1  MEM= 1995.9M)
Extracted 80.0003% (CPU Time= 0:00:04.7  MEM= 1995.9M)
Extracted 90.0002% (CPU Time= 0:00:05.2  MEM= 1995.9M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 1995.9M)
Number of Extracted Resistors     : 950411
Number of Extracted Ground Cap.   : 999285
Number of Extracted Coupling Cap. : 2047268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1963.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:09.0  MEM: 1967.902M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:24:26 mem=1944.9M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1949.13)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1981.71 CPU=0:00:17.2 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1981.71 CPU=0:00:18.0 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1981.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1981.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1913.82)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1956.5 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1956.5 CPU=0:00:02.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.2 real=0:00:24.0 totSessionCpu=0:24:52 mem=1956.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.4 real=0:00:26.0 totSessionCpu=0:24:52 mem=1956.5M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.6 real=0:00:27.0 totSessionCpu=0:24:54 mem=1971.8M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1946.76)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1977 CPU=0:00:16.7 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1977 CPU=0:00:17.5 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1977.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1977.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1923.12)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1965.8 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1965.8 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=0:25:17 mem=1965.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:50.7 real=0:00:50.0 totSessionCpu=0:25:17 mem=1965.8M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 1629.6M, totSessionCpu=0:25:21 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:20.5/0:25:27.4 (1.0), mem = 1955.1M
*info: Run optDesign holdfix with 1 thread.
Info: 14 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:25:20.9/0:25:27.7 (1.0), mem = 2116.0M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1707.3M, totSessionCpu=0:25:22 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hID6fh/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hID6fh -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2035.54)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2044.76 CPU=0:00:16.7 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2044.76 CPU=0:00:17.5 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2044.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2044.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1997.88)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 7. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 49198,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2048.56 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2048.56 CPU=0:00:02.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:23.0 real=0:00:23.0 totSessionCpu=0:25:47 mem=2048.6M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hID6fh/timingGraph.tgz -dir /tmp/innovus_temp_12885_nc-csuaf4-l01.apporto.com_c11879_csufresno_ZPkTd1/opt_timing_graph_hID6fh -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  2.911  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.776%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:01:37, mem = 1760.5M, totSessionCpu=0:25:51 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> fit
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report MAC_512.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report MAC_512.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 2071.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:06.6  ELAPSED TIME: 7.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Apr 16 01:00:08 2025

Design Name: MAC_512
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (343.5200, 340.7600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:00:08 **** Processed 5000 nets.
**** 01:00:08 **** Processed 10000 nets.
**** 01:00:08 **** Processed 15000 nets.
**** 01:00:09 **** Processed 20000 nets.
**** 01:00:09 **** Processed 25000 nets.
**** 01:00:09 **** Processed 30000 nets.
**** 01:00:09 **** Processed 35000 nets.
**** 01:00:09 **** Processed 40000 nets.
**** 01:00:09 **** Processed 45000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Apr 16 01:00:10 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: 0.000M)

<CMD> fit
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X4 FILLCELL_X8 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 121 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 431 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 2027 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 7551 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 41123 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 51253 filler insts added - prefix FILLER (CPU: 0:00:05.1).
For 51253 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> ecoRoute -target
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeExpDirtyAreaEco                          false
setNanoRouteMode -routeExpSignatureEco                          false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45

#% Begin globalDetailRoute (date=04/16 01:00:13, mem=1688.3M)

globalDetailRoute -target

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#Start globalDetailRoute on Wed Apr 16 01:00:13 2025
#
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=49198)
#Processed 51253 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(51253 insts marked dirty, reset pre-exisiting dirty flag on 51253 insts, 2 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Start routing data preparation on Wed Apr 16 01:00:16 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 49196 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1678.45 (MB), peak = 1802.54 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1679.11 (MB), peak = 1802.54 (MB)
#
#Finished routing data preparation on Wed Apr 16 01:00:17 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.16 (MB)
#Total memory = 1679.13 (MB)
#Peak memory = 1802.54 (MB)
#
#
#Start global routing on Wed Apr 16 01:00:17 2025
#
#
#Start global routing initialization on Wed Apr 16 01:00:17 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 4.19 (MB)
#Total memory = 1679.16 (MB)
#Peak memory = 1802.54 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 99.5% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#51253 out of 92064 instances (55.7%) need to be verified(marked ipoed), dirty area = 25.1%.
#0.4% of the total area is being checked for drcs
#0.4% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1698.70 (MB), peak = 1802.54 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 937840 um.
#Total half perimeter of net bounding box = 804611 um.
#Total wire length on LAYER metal1 = 19282 um.
#Total wire length on LAYER metal2 = 194723 um.
#Total wire length on LAYER metal3 = 303917 um.
#Total wire length on LAYER metal4 = 150121 um.
#Total wire length on LAYER metal5 = 134657 um.
#Total wire length on LAYER metal6 = 106839 um.
#Total wire length on LAYER metal7 = 11621 um.
#Total wire length on LAYER metal8 = 15126 um.
#Total wire length on LAYER metal9 = 149 um.
#Total wire length on LAYER metal10 = 1405 um.
#Total number of vias = 347907
#Up-Via Summary (total 347907):
#           
#-----------------------
# metal1         150243
# metal2         120758
# metal3          43808
# metal4          18268
# metal5          11521
# metal6           2065
# metal7           1090
# metal8             82
# metal9             72
#-----------------------
#                347907 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 17.42 (MB)
#Total memory = 1696.58 (MB)
#Peak memory = 1802.54 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 17.42 (MB)
#Total memory = 1696.58 (MB)
#Peak memory = 1802.54 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -30.79 (MB)
#Total memory = 1657.52 (MB)
#Peak memory = 1802.54 (MB)
#Number of warnings = 3
#Total number of warnings = 56
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 16 01:00:57 2025
#
#% End globalDetailRoute (date=04/16 01:00:57, total cpu=0:00:44.5, real=0:00:44.0, peak res=1764.1M, current mem=1657.6M)
<CMD> fit
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report MAC_512.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 2020.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:07.0  ELAPSED TIME: 7.00  MEM: 0.0M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Apr 16 01:01:04 2025

Design Name: MAC_512
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (343.5200, 340.7600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:01:04 **** Processed 5000 nets.
Innovus terminated by external (TERM) signal.

*** Memory Usage v#1 (Current mem = 657.395M, initial mem = 268.238M) ***
*** Message Summary: 1 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:00.1, real=0:27:03, mem=657.4M) ---
