(set-logic ALL)
(declare-const a_random2_0 Int)
(declare-fun seed0_c_~a24~0 () Int)
(declare-fun seed0_c_~a24~0_primed () Int)
(declare-fun seed0_c_~a21~0 () Int)
(declare-fun |seed0_c_old(~a26~0)| () Int)
(declare-fun seed0_c_~a26~0 () Int)
(declare-fun seed0_c_~a14~0 () Int)
(declare-fun seed0_c_~a14~0_primed () Int)
(declare-fun seed0_c_~a28~0 () Int)
(declare-fun seed0_c_~a28~0_primed () Int)
(declare-fun |seed0_c_calculate_output_#res_primed| () Int)
(declare-fun seed0_c_calculate_output_~input () Int)
(declare-fun seed0_Q1_v_~a26~0_1267 () Int)
(assert (and (or (<= (+ seed0_c_~a14~0 114) 0) (or (> (- seed0_Q1_v_~a26~0_1267 seed0_Q1_v_~a26~0_1267) (div seed0_c_~a21~0 seed0_c_~a21~0)) (< (mod seed0_c_~a14~0_primed seed0_c_~a28~0) (+ seed0_c_~a28~0_primed seed0_c_~a28~0_primed)))) (or (>= seed0_c_~a14~0_primed (+ seed0_c_~a14~0 (- 503967))) (>= (- seed0_c_~a14~0_primed seed0_c_~a28~0) (- |seed0_c_old(~a26~0)| seed0_c_~a14~0))) (or (<= (+ seed0_c_~a26~0 68) 0) (not (distinct (- seed0_c_~a14~0_primed seed0_c_~a14~0_primed) (+ seed0_c_~a24~0 seed0_c_~a14~0_primed)))) (or (<= seed0_c_~a21~0 127) (and (< (* seed0_c_~a14~0 |seed0_c_old(~a26~0)|) (div seed0_c_~a24~0_primed seed0_c_calculate_output_~input)) (< (+ seed0_c_~a24~0 seed0_c_~a28~0_primed) (div seed0_c_calculate_output_~input |seed0_c_old(~a26~0)|)))) (or (< 0 (+ seed0_c_~a14~0 182)) (or (<= (- seed0_c_~a28~0 |seed0_c_old(~a26~0)|) (* seed0_c_~a24~0_primed seed0_c_~a24~0)) (= (mod seed0_c_~a14~0 seed0_c_~a28~0) (* seed0_c_~a26~0 seed0_c_~a28~0)))) (or (= 2 seed0_c_~a24~0) (xor (distinct (- seed0_Q1_v_~a26~0_1267 seed0_c_~a26~0) (mod seed0_c_~a21~0 |seed0_c_old(~a26~0)|)) (= (+ seed0_c_~a21~0 seed0_Q1_v_~a26~0_1267) (div seed0_c_~a28~0 seed0_Q1_v_~a26~0_1267)))) (or (or (and (< 134 seed0_c_~a28~0) (<= seed0_c_~a28~0 300)) (and (<= (* seed0_c_~a28~0 seed0_c_~a26~0) (mod seed0_c_~a28~0_primed seed0_c_~a24~0)) (<= (+ |seed0_c_old(~a26~0)| seed0_c_~a28~0) (* seed0_c_~a24~0_primed seed0_c_~a26~0)))) (or (< 300 seed0_c_~a28~0) (xor (< (div seed0_c_~a26~0 seed0_Q1_v_~a26~0_1267) (* |seed0_c_calculate_output_#res_primed| seed0_c_~a24~0_primed)) (distinct (+ seed0_c_~a28~0 seed0_c_~a14~0_primed) (- seed0_Q1_v_~a26~0_1267 seed0_c_~a28~0_primed)))) (or (and (<= seed0_c_~a28~0 134) (< 37 seed0_c_~a28~0)) (not (< (mod |seed0_c_calculate_output_#res_primed| seed0_c_~a21~0) (+ seed0_c_~a28~0 seed0_c_calculate_output_~input))))) (or (>= |seed0_c_calculate_output_#res_primed| (- 1)) (and (< (* seed0_c_~a28~0_primed seed0_c_~a14~0) (* seed0_c_~a24~0_primed seed0_c_~a14~0)) (= (div seed0_c_calculate_output_~input seed0_c_~a14~0) (div seed0_Q1_v_~a26~0_1267 seed0_c_~a28~0)))) (or (= seed0_c_~a24~0_primed 1) (not (< (div seed0_c_~a14~0 seed0_c_~a24~0) (+ |seed0_c_calculate_output_#res_primed| seed0_c_~a21~0)))) (or (>= seed0_c_~a28~0_primed (+ (ite (and (< (* 10 (ite (and (not (= 0 (mod seed0_c_~a28~0 (- 5)))) (< seed0_c_~a28~0 0)) (+ (div seed0_c_~a28~0 (- 5)) (- 1)) (div seed0_c_~a28~0 (- 5)))) 0) (not (= (mod (ite (and (not (= 0 (mod seed0_c_~a28~0 (- 5)))) (< seed0_c_~a28~0 0)) (+ (div seed0_c_~a28~0 (- 5)) (- 1)) (div seed0_c_~a28~0 (- 5))) 9) 0))) (+ (div (* 10 (ite (and (not (= 0 (mod seed0_c_~a28~0 (- 5)))) (< seed0_c_~a28~0 0)) (+ (div seed0_c_~a28~0 (- 5)) (- 1)) (div seed0_c_~a28~0 (- 5)))) 9) 1) (div (* 10 (ite (and (not (= 0 (mod seed0_c_~a28~0 (- 5)))) (< seed0_c_~a28~0 0)) (+ (div seed0_c_~a28~0 (- 5)) (- 1)) (div seed0_c_~a28~0 (- 5)))) 9)) (- 90894))) (>= (mod seed0_c_~a28~0 seed0_c_~a24~0) (div seed0_c_~a14~0 seed0_c_~a24~0))) (or (= seed0_c_calculate_output_~input 3) (not (< (mod seed0_c_~a28~0 seed0_c_~a28~0) (mod seed0_c_~a28~0_primed |seed0_c_calculate_output_#res_primed|)))) (or (and (< 217 seed0_Q1_v_~a26~0_1267 ) (<= 0 (* 9 seed0_Q1_v_~a26~0_1267 )) (<= (+ seed0_c_~a26~0 554854) (div (* 9 seed0_Q1_v_~a26~0_1267 ) 10)) (<= seed0_Q1_v_~a26~0_1267  222)) (not (>= (- seed0_c_~a21~0 seed0_c_~a28~0_primed) (- seed0_c_~a14~0 seed0_c_~a14~0)))) (or (< seed0_c_~a26~0 (+ |seed0_c_old(~a26~0)| a_random2_0)) (and (= (- seed0_c_~a24~0 seed0_Q1_v_~a26~0_1267) (div seed0_c_~a28~0 seed0_c_calculate_output_~input)) (> (mod seed0_c_~a14~0 seed0_c_~a24~0) (div seed0_c_~a14~0_primed seed0_c_~a24~0_primed)))) (or (forall ((seed0_Q2_v_~a26~0_1267 Int)) (or (not (< 217 seed0_Q2_v_~a26~0_1267)) (not (<= 0 (* 9 seed0_Q2_v_~a26~0_1267))) (not (<= seed0_Q2_v_~a26~0_1267 |seed0_c_old(~a26~0)|)) (not (<= (+ seed0_c_~a26~0 554854) (div (* 9 seed0_Q2_v_~a26~0_1267) 10))))) (=> (< (+ seed0_c_~a28~0_primed |seed0_c_calculate_output_#res_primed|) (mod seed0_c_~a14~0 seed0_c_~a28~0_primed)) (= (* seed0_c_~a24~0 seed0_c_~a28~0_primed) (+ seed0_c_~a21~0 seed0_c_~a14~0))))))
(assert (> a_random2_0 0))
(check-sat)
(exit)