--- memory_fpga.lds	2020-02-22 15:40:38.720480000 +0900
+++ memory_fpga2.lds	2020-01-04 18:02:41.274499000 +0900
@@ -9,11 +9,11 @@
   test_ctrl (rw) : ORIGIN = 0x4000, LENGTH = 0x1000
   maskrom_mem (rx) : ORIGIN = 0x78000000, LENGTH = 0x2000
   clint_ctrl (rw) : ORIGIN = 0x2000000, LENGTH = 0x10000
-  ccache_sideband (rwx) : ORIGIN = 0x90000000, LENGTH = 0x1e0000
+  ccache_sideband (rwx) : ORIGIN = 0x8C000000, LENGTH = 0x1e0000
   plic_ctrl (rw) : ORIGIN = 0xc000000, LENGTH = 0x4000000
   uart0_ctrl (rw) : ORIGIN = 0x64000000, LENGTH = 0x1000
   spi0_ctrl (rw) : ORIGIN = 0x64001000, LENGTH = 0x1000
   gpio_ctrl (rw) : ORIGIN = 0x64002000, LENGTH = 0x1000
   error_mem (rwx) : ORIGIN = 0x3000, LENGTH = 0x1000
-  memory_mem (rwx) : ORIGIN = 0x80000000, LENGTH = 0x40000000
+  memory_mem (rwx) : ORIGIN = 0x80000000, LENGTH = 0x10000000
 }
