{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@139:149@HdlIdDef", "wire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@143:153", "wire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@137:147", "\nwire [DW-1:0] phy_data_r;\nwire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@142:152", "wire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@140:150", "wire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@138:148", "wire [DW-1:0] phy_data_r;\nwire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@141:151", "\nwire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\n"]], "Diff Content": {"Delete": [[144, "reg tx_ready_64b = 1'b0;\n"]], "Add": []}}