

================================================================
== Synthesis Summary Report of 'spiking_binam'
================================================================
+ General Information: 
    * Date:           Mon May  5 13:02:27 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        SpikingBINAM
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ spiking_binam                              |     -|  4.41|        -|          -|         -|        -|     -|        no|  4 (1%)|   -|  584 (~0%)|  2651 (2%)|    -|
    | o VITIS_LOOP_29_1                           |     -|  7.30|        -|          -|         -|        -|     -|        no|       -|   -|          -|          -|    -|
    |  + spiking_binam_Pipeline_VITIS_LOOP_34_2   |     -|  6.10|       34|    340.000|         -|       34|     -|        no|       -|   -|   11 (~0%)|   43 (~0%)|    -|
    |   o VITIS_LOOP_34_2                         |     -|  7.30|       32|    320.000|         1|        1|    32|       yes|       -|   -|          -|          -|    -|
    |  + spiking_binam_Pipeline_VITIS_LOOP_67_6   |     -|  4.55|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|   55 (~0%)|  126 (~0%)|    -|
    |   o VITIS_LOOP_67_6                         |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|          -|          -|    -|
    |  + spiking_binam_Pipeline_VITIS_LOOP_76_7   |     -|  4.41|      259|  2.590e+03|         -|      259|     -|        no|       -|   -|   77 (~0%)|  133 (~0%)|    -|
    |   o VITIS_LOOP_76_7                         |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|       -|   -|          -|          -|    -|
    |  o VITIS_LOOP_44_3                          |     -|  7.30|        -|          -|        39|        -|     -|        no|       -|   -|          -|          -|    -|
    |   + spiking_binam_Pipeline_VITIS_LOOP_52_4  |     -|  5.17|       36|    360.000|         -|       36|     -|        no|  4 (1%)|   -|   89 (~0%)|  243 (~0%)|    -|
    |    o VITIS_LOOP_52_4                        |     -|  7.30|       34|    340.000|         4|        1|    32|       yes|       -|   -|          -|          -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 5             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register       | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | in_spike_count | 0x10   | 32    | W      | Data signal of in_spike_count    |                                                                      |
+------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+---------------+-------+--------+--------+
| Interface  | Register Mode | TDATA | TREADY | TVALID |
+------------+---------------+-------+--------+--------+
| in_spikes  | both          | 32    | 1      | 1      |
| out_spikes | both          | 32    | 1      | 1      |
+------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+-------------------+
| Argument       | Direction | Datatype          |
+----------------+-----------+-------------------+
| in_spikes      | in        | stream<Spike, 0>& |
| in_spike_count | in        | int               |
| out_spikes     | out       | stream<Spike, 0>& |
+----------------+-----------+-------------------+

* SW-to-HW Mapping
+----------------+--------------+-----------+------------------------------------------+
| Argument       | HW Interface | HW Type   | HW Info                                  |
+----------------+--------------+-----------+------------------------------------------+
| in_spikes      | in_spikes    | interface |                                          |
| in_spike_count | s_axi_CTRL   | register  | name=in_spike_count offset=0x10 range=32 |
| out_spikes     | out_spikes   | interface |                                          |
+----------------+--------------+-----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + spiking_binam                                           | 0   |        |               |     |        |         |
|   s_2_fu_364_p2                                           | -   |        | s_2           | add | fabric | 0       |
|   add_ln30_fu_394_p2                                      | -   |        | add_ln30      | add | fabric | 0       |
|   bin_start_V_fu_400_p2                                   | -   |        | bin_start_V   | add | fabric | 0       |
|   bin_end_fu_410_p2                                       | -   |        | bin_end       | add | fabric | 0       |
|   threshold_V_1_fu_446_p2                                 | -   |        | threshold_V_1 | add | fabric | 0       |
|   mul_6ns_5ns_7_1_1_U69                                   | -   |        | threshW       | mul | auto   | 0       |
|  + spiking_binam_Pipeline_VITIS_LOOP_34_2                 | 0   |        |               |     |        |         |
|    add_ln34_fu_344_p2                                     | -   |        | add_ln34      | add | fabric | 0       |
|  + spiking_binam_Pipeline_VITIS_LOOP_52_4                 | 0   |        |               |     |        |         |
|    add_ln52_fu_442_p2                                     | -   |        | add_ln52      | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0   | -   |        | add_ln840     | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 | -   |        | add_ln840_1   | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 | -   |        | add_ln840_2   | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 | -   |        | add_ln840_3   | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 | -   |        | add_ln840_4   | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 | -   |        | add_ln840_5   | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 | -   |        | add_ln840_6   | add | fabric | 0       |
|    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 | -   |        | add_ln840_7   | add | fabric | 0       |
|  + spiking_binam_Pipeline_VITIS_LOOP_67_6                 | 0   |        |               |     |        |         |
|    add_ln67_fu_218_p2                                     | -   |        | add_ln67      | add | fabric | 0       |
|    add_ln841_fu_282_p2                                    | -   |        | add_ln841     | add | fabric | 0       |
|  + spiking_binam_Pipeline_VITIS_LOOP_76_7                 | 0   |        |               |     |        |         |
|    i_1_fu_397_p2                                          | -   |        | i_1           | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------+---------+------+---------+
| Name                                                             | BRAM | URAM | Pragma | Variable                                                     | Storage | Impl | Latency |
+------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------+---------+------+---------+
| + spiking_binam                                                  | 4    | 0    |        |                                                              |         |      |         |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_U            | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v            | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_U    | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer    | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_U  | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8  | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_U  | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9  | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_U | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_U | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_U | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_U | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_U          | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7          | ram_s2p | auto | 1       |
|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_U | -    | -    |        | spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | ram_s2p | auto | 1       |
|  + spiking_binam_Pipeline_VITIS_LOOP_52_4                        | 4    | 0    |        |                                                              |         |      |         |
|    p_ZL14storage_matrix_3_U                                      | 1    | -    |        | p_ZL14storage_matrix_3                                       | rom_2p  | auto | 1       |
|    p_ZL14storage_matrix_2_U                                      | 1    | -    |        | p_ZL14storage_matrix_2                                       | rom_2p  | auto | 1       |
|    p_ZL14storage_matrix_1_U                                      | 1    | -    |        | p_ZL14storage_matrix_1                                       | rom_2p  | auto | 1       |
|    p_ZL14storage_matrix_0_U                                      | 1    | -    |        | p_ZL14storage_matrix_0                                       | rom_2p  | auto | 1       |
+------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+-----------------------------------------------------------+
| Type            | Options                                   | Location                                                  |
+-----------------+-------------------------------------------+-----------------------------------------------------------+
| interface       | axis port=in_spikes                       | spiking_binam_hls.cpp:9 in spiking_binam, in_spikes       |
| interface       | s_axilite port=in_spike_count bundle=CTRL | spiking_binam_hls.cpp:10 in spiking_binam, in_spike_count |
| interface       | axis port=out_spikes                      | spiking_binam_hls.cpp:11 in spiking_binam, out_spikes     |
| interface       | s_axilite port=return bundle=CTRL         | spiking_binam_hls.cpp:12 in spiking_binam, return         |
| array_partition | variable=v cyclic factor=8                | spiking_binam_hls.cpp:17 in spiking_binam, v              |
| array_partition | variable=ref_timer cyclic factor=8        | spiking_binam_hls.cpp:18 in spiking_binam, ref_timer      |
| unroll          | factor=8                                  | spiking_binam_hls.cpp:35 in spiking_binam                 |
| pipeline        | II=1                                      | spiking_binam_hls.cpp:53 in spiking_binam                 |
| pipeline        | II=1                                      | spiking_binam_hls.cpp:68 in spiking_binam                 |
| pipeline        | II=1                                      | spiking_binam_hls.cpp:77 in spiking_binam                 |
+-----------------+-------------------------------------------+-----------------------------------------------------------+


