$version Generated by VerilatedVcd $end
$date Tue May 30 20:05:46 2023
 $end
$timescale   1ns $end

 $scope module top $end
  $var wire  1 # a $end
  $var wire  1 + b $end
  $var wire  1 3 f $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 + b $end
   $var wire  1 3 f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0+
13
#1
1+
03
#2
#3
0#
0+
#4
1#
1+
#5
0#
13
#6
#7
1#
0+
#8
0#
03
#9
#10
1#
13
#11
1+
03
#12
0#
0+
#13
1+
13
#14
1#
03
#15
0+
13
#16
0#
03
#17
1#
1+
#18
0+
13
#19
