ISim log file
Running: C:\Users\bvogelhe\Desktop\FFT_FPGA-master\FFT_FPGA-master\Final_FPGA\Main_Test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -view C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/waveConfig.wcfg -wdb C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Test_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 595.  For instance uut/F_RAM/, width 1 of formal port wea is not equal to width 32 of actual signal F_wea.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 595.  For instance uut/F_RAM/, width 10 of formal port addra is not equal to width 32 of actual signal F_addr.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 595.  For instance uut/O_ROM/, width 1 of formal port wea is not equal to width 32 of actual signal O_wea.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 607.  For instance uut/W_RAM/, width 1 of formal port wea is not equal to width 32 of actual signal W_wea.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 607.  For instance uut/W_RAM/, width 6 of formal port addra is not equal to width 32 of actual signal W_addr.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 607.  For instance uut/I_RAM/, width 1 of formal port wea is not equal to width 32 of actual signal I_wea.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 607.  For instance uut/I_RAM/, width 6 of formal port addra is not equal to width 32 of actual signal I_addr.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 573.  For instance uut/SIN_RAM/, width 5 of formal port addra is not equal to width 32 of actual signal SIN_addra.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 573.  For instance uut/COS_RAM/, width 5 of formal port addra is not equal to width 32 of actual signal COS_addra.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 573.  For instance uut/sinT/, width 5 of formal port addra is not equal to width 32 of actual signal SIN_addra.
WARNING: File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 573.  For instance uut/cosT/, width 5 of formal port addra is not equal to width 32 of actual signal COS_addra.
Time resolution is 1 ps
# onerror resume
# run 1s
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Main_Test.uut.F_RAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Main_Test.uut.O_ROM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Main_Test.uut.W_RAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Main_Test.uut.I_RAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Main_Test.uut.SIN_RAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Main_Test.uut.COS_RAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Main_Test.uut.sinT.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Main_Test.uut.cosT.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Main_Test.uut.coefficients.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Main_Test.uut.ynoisy.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
xxxxxxxx
31e126de
4298922e
43971af4
3f3d7172
4495a752
3f3d716c
403b9f84
3beb39e7
45943745
3f3d7170
403b9f84
3beb39e2
4139d213
3beb39de
3ce8f762
3892096b
4692cab4
3f3d7170
403b9f83
3beb39e8
4139d210
3beb39da
3ce8f756
3892096d
42380912
3beb39d8
3ce8f756
3892096a
3de6ba6c
38920964
3990a242
35355464
479161ad
3f3d716d
403b9f89
3beb39e2
4139d214
3beb39dc
3ce8f75e
3892096e
42380910
3beb39de
3ce8f75e
3892096b
3de6ba5c
3892096c
3990a240
35355468
43364468
3beb39de
3ce8f75e
3892096e
3de6ba5b
38920966
3990a23d
35355468
3ee482f8
38920965
3990a23d
35355463
3a8f3e8b
3535545e
3633966e
31e126de
Stopped at time : 28048050 ns : File "C:/Users/bvogelhe/Desktop/FFT_FPGA-master/FFT_FPGA-master/Final_FPGA/Main_Module.v" Line 32
