{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "eth_phy_10g_core",
    "component_reference": "ohio-state.edu:user:eth_phy_10g:1.0",
    "ip_revision": "3",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "DATA_WIDTH": [ { "value": "64", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "CTRL_WIDTH": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HDR_WIDTH": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BIT_REVERSE": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "SCRAMBLER_DISABLE": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "PRBS31_ENABLE": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TX_SERDES_PIPELINE": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "RX_SERDES_PIPELINE": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BITSLIP_HIGH_CYCLES": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BITSLIP_LOW_CYCLES": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "COUNT_125US": [ { "value": "19531", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "eth_phy_10g_core", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "DATA_WIDTH": [ { "value": "64", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "CTRL_WIDTH": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HDR_WIDTH": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BIT_REVERSE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "SCRAMBLER_DISABLE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "PRBS31_ENABLE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "TX_SERDES_PIPELINE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "RX_SERDES_PIPELINE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BITSLIP_HIGH_CYCLES": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BITSLIP_LOW_CYCLES": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "COUNT_125US": [ { "value": "19531", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu19eg" } ],
        "PACKAGE": [ { "value": "ffvc1760" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "3" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "rx_clk": [ { "direction": "in" } ],
        "rx_rst": [ { "direction": "in" } ],
        "tx_clk": [ { "direction": "in" } ],
        "tx_rst": [ { "direction": "in" } ],
        "xgmii_txd": [ { "direction": "in", "size_left": "63", "size_right": "0" } ],
        "xgmii_txc": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "xgmii_rxd": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "xgmii_rxc": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "serdes_tx_data": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "serdes_tx_hdr": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "serdes_rx_data": [ { "direction": "in", "size_left": "63", "size_right": "0" } ],
        "serdes_rx_hdr": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "serdes_rx_bitslip": [ { "direction": "out" } ],
        "serdes_rx_reset_req": [ { "direction": "out" } ],
        "tx_bad_block": [ { "direction": "out" } ],
        "rx_error_count": [ { "direction": "out", "size_left": "6", "size_right": "0" } ],
        "rx_bad_block": [ { "direction": "out" } ],
        "rx_sequence_error": [ { "direction": "out" } ],
        "rx_block_lock": [ { "direction": "out" } ],
        "rx_high_ber": [ { "direction": "out" } ],
        "rx_status": [ { "direction": "out" } ],
        "tx_prbs31_enable": [ { "direction": "in" } ],
        "rx_prbs31_enable": [ { "direction": "in" } ]
      },
      "interfaces": {
        "rx_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rx_rst" } ]
          }
        },
        "tx_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "tx_rst" } ]
          }
        },
        "rx_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "rx_rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rx_clk" } ]
          }
        },
        "tx_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "tx_rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "tx_clk" } ]
          }
        }
      }
    }
  }
}