--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml AVR_CPU.twx AVR_CPU.ncd -o AVR_CPU.twr AVR_CPU.pcf -ucf
AVR_CPU.ucf

Design file:              AVR_CPU.ncd
Physical constraint file: AVR_CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105333649 paths analyzed, 1923 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.919ns.
--------------------------------------------------------------------------------

Paths for end point reg_u/RegArrayMap/Registers_22_6_BRB2 (SLICE_X29Y40.BY), 581432 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_22_6_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.806ns (Levels of Logic = 12)
  Clock Path Skew:      -0.113ns (0.075 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_22_6_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y35.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y35.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Registers_1_6_BRB1
                                                       reg_u/RegArrayMap/Mmux_RegA_8_f5_6
    SLICE_X35Y34.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_8_f57
    SLICE_X35Y34.FX      Tinbfx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P14   Tmult                 4.808   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X25Y42.F3      net (fanout=3)        1.914   alu_u/alu_c/Mul1/UnsignedMulResult<14>
    SLICE_X25Y42.X       Tif5x                 1.025   reg_u/RegArrayMap/Registers_10_6_BRB2
                                                       alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd_G
                                                       alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd
    SLICE_X29Y40.BY      net (fanout=31)       1.421   alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd
    SLICE_X29Y40.CLK     Tdick                 0.361   reg_u/RegArrayMap/Registers_22_4_BRB2
                                                       reg_u/RegArrayMap/Registers_22_6_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.806ns (13.042ns logic, 11.764ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_22_6_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.806ns (Levels of Logic = 12)
  Clock Path Skew:      -0.113ns (0.075 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_22_6_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_7_f5_22
    SLICE_X35Y34.FXINA   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_7_f523
    SLICE_X35Y34.FX      Tinafx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P14   Tmult                 4.808   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X25Y42.F3      net (fanout=3)        1.914   alu_u/alu_c/Mul1/UnsignedMulResult<14>
    SLICE_X25Y42.X       Tif5x                 1.025   reg_u/RegArrayMap/Registers_10_6_BRB2
                                                       alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd_G
                                                       alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd
    SLICE_X29Y40.BY      net (fanout=31)       1.421   alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd
    SLICE_X29Y40.CLK     Tdick                 0.361   reg_u/RegArrayMap/Registers_22_4_BRB2
                                                       reg_u/RegArrayMap/Registers_22_6_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.806ns (13.042ns logic, 11.764ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_read_ctrl_SelOutA<4>131_FRB (FF)
  Destination:          reg_u/RegArrayMap/Registers_22_6_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.740ns (Levels of Logic = 14)
  Clock Path Skew:      -0.106ns (0.075 - 0.181)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reg_read_ctrl_SelOutA<4>131_FRB to reg_u/RegArrayMap/Registers_22_6_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y24.XQ      Tcko                  0.591   reg_read_ctrl_SelOutA<4>131_FRB
                                                       reg_read_ctrl_SelOutA<4>131_FRB
    SLICE_X34Y26.G1      net (fanout=7)        0.502   reg_read_ctrl_SelOutA<4>131_FRB
    SLICE_X34Y26.Y       Tilo                  0.759   N505
                                                       reg_read_ctrl_SelOutA<4>14215
    SLICE_X31Y35.G4      net (fanout=3)        0.856   reg_read_ctrl_SelOutA<4>14215
    SLICE_X31Y35.Y       Tilo                  0.704   reg_u/RegArrayMap/Registers_28_0_BRB1
                                                       reg_read_ctrl_SelOutA<0>147
    SLICE_X31Y34.F4      net (fanout=3)        0.065   N2
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_7_f5_22
    SLICE_X35Y34.FXINA   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_7_f523
    SLICE_X35Y34.FX      Tinafx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P14   Tmult                 4.808   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X25Y42.F3      net (fanout=3)        1.914   alu_u/alu_c/Mul1/UnsignedMulResult<14>
    SLICE_X25Y42.X       Tif5x                 1.025   reg_u/RegArrayMap/Registers_10_6_BRB2
                                                       alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd_G
                                                       alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd
    SLICE_X29Y40.BY      net (fanout=31)       1.421   alu_u/alu_c/Mmux_Result_2_f5_5_dup_bwd_dup_bwd
    SLICE_X29Y40.CLK     Tdick                 0.361   reg_u/RegArrayMap/Registers_22_4_BRB2
                                                       reg_u/RegArrayMap/Registers_22_6_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.740ns (14.588ns logic, 10.152ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point reg_u/RegArrayMap/Registers_23_1_BRB2 (SLICE_X28Y49.BX), 201160 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_23_1_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.661ns (Levels of Logic = 12)
  Clock Path Skew:      -0.109ns (0.079 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_23_1_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y35.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y35.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Registers_1_6_BRB1
                                                       reg_u/RegArrayMap/Mmux_RegA_8_f5_6
    SLICE_X35Y34.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_8_f57
    SLICE_X35Y34.FX      Tinbfx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P9    Tmult                 4.525   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X24Y50.F1      net (fanout=2)        1.800   alu_u/alu_c/Mul1/UnsignedMulResult<9>
    SLICE_X24Y50.X       Tif5x                 1.152   reg_u/RegArrayMap/Registers_10_1_BRB2
                                                       alu_u/alu_c/Mmux_Result_31
                                                       alu_u/alu_c/Mmux_Result_2_f5_0
    SLICE_X28Y49.BX      net (fanout=33)       1.547   alu_Result<1>
    SLICE_X28Y49.CLK     Tdick                 0.360   reg_u/RegArrayMap/Registers_23_1_BRB2
                                                       reg_u/RegArrayMap/Registers_23_1_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.661ns (12.885ns logic, 11.776ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_23_1_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.661ns (Levels of Logic = 12)
  Clock Path Skew:      -0.109ns (0.079 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_23_1_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_7_f5_22
    SLICE_X35Y34.FXINA   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_7_f523
    SLICE_X35Y34.FX      Tinafx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P9    Tmult                 4.525   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X24Y50.F1      net (fanout=2)        1.800   alu_u/alu_c/Mul1/UnsignedMulResult<9>
    SLICE_X24Y50.X       Tif5x                 1.152   reg_u/RegArrayMap/Registers_10_1_BRB2
                                                       alu_u/alu_c/Mmux_Result_31
                                                       alu_u/alu_c/Mmux_Result_2_f5_0
    SLICE_X28Y49.BX      net (fanout=33)       1.547   alu_Result<1>
    SLICE_X28Y49.CLK     Tdick                 0.360   reg_u/RegArrayMap/Registers_23_1_BRB2
                                                       reg_u/RegArrayMap/Registers_23_1_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.661ns (12.885ns logic, 11.776ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_read_ctrl_SelOutA<4>131_FRB (FF)
  Destination:          reg_u/RegArrayMap/Registers_23_1_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.595ns (Levels of Logic = 14)
  Clock Path Skew:      -0.102ns (0.079 - 0.181)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reg_read_ctrl_SelOutA<4>131_FRB to reg_u/RegArrayMap/Registers_23_1_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y24.XQ      Tcko                  0.591   reg_read_ctrl_SelOutA<4>131_FRB
                                                       reg_read_ctrl_SelOutA<4>131_FRB
    SLICE_X34Y26.G1      net (fanout=7)        0.502   reg_read_ctrl_SelOutA<4>131_FRB
    SLICE_X34Y26.Y       Tilo                  0.759   N505
                                                       reg_read_ctrl_SelOutA<4>14215
    SLICE_X31Y35.G4      net (fanout=3)        0.856   reg_read_ctrl_SelOutA<4>14215
    SLICE_X31Y35.Y       Tilo                  0.704   reg_u/RegArrayMap/Registers_28_0_BRB1
                                                       reg_read_ctrl_SelOutA<0>147
    SLICE_X31Y34.F4      net (fanout=3)        0.065   N2
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_7_f5_22
    SLICE_X35Y34.FXINA   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_7_f523
    SLICE_X35Y34.FX      Tinafx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P9    Tmult                 4.525   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X24Y50.F1      net (fanout=2)        1.800   alu_u/alu_c/Mul1/UnsignedMulResult<9>
    SLICE_X24Y50.X       Tif5x                 1.152   reg_u/RegArrayMap/Registers_10_1_BRB2
                                                       alu_u/alu_c/Mmux_Result_31
                                                       alu_u/alu_c/Mmux_Result_2_f5_0
    SLICE_X28Y49.BX      net (fanout=33)       1.547   alu_Result<1>
    SLICE_X28Y49.CLK     Tdick                 0.360   reg_u/RegArrayMap/Registers_23_1_BRB2
                                                       reg_u/RegArrayMap/Registers_23_1_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.595ns (14.431ns logic, 10.164ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point reg_u/RegArrayMap/Registers_8_7_BRB2 (SLICE_X28Y38.BY), 662562 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_8_7_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.651ns (Levels of Logic = 13)
  Clock Path Skew:      -0.109ns (0.079 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_8_7_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y35.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y35.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Registers_1_6_BRB1
                                                       reg_u/RegArrayMap/Mmux_RegA_8_f5_6
    SLICE_X35Y34.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_8_f57
    SLICE_X35Y34.FX      Tinbfx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X23Y45.G1      net (fanout=5)        1.341   alu_u/alu_c/Mul1/UnsignedMulResult<7>
    SLICE_X23Y45.Y       Tilo                  0.704   reg_u/RegArrayMap/Registers_10_7_BRB0
                                                       alu_u/alu_c/Mul1/MulResult<7>1_SW11111
    SLICE_X24Y41.F3      net (fanout=1)        0.561   alu_u/alu_c/Mul1/MulResult<7>1_SW1111
    SLICE_X24Y41.X       Tif5x                 1.152   reg_u/RegArrayMap/Registers_10_7_BRB2
                                                       alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd_G
                                                       alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd
    SLICE_X28Y38.BY      net (fanout=31)       0.890   alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd
    SLICE_X28Y38.CLK     Tdick                 0.382   reg_u/RegArrayMap/Registers_8_7_BRB2
                                                       reg_u/RegArrayMap/Registers_8_7_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.651ns (13.430ns logic, 11.221ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_8_7_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.651ns (Levels of Logic = 13)
  Clock Path Skew:      -0.109ns (0.079 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_8_7_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_7_f5_22
    SLICE_X35Y34.FXINA   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_7_f523
    SLICE_X35Y34.FX      Tinafx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X23Y45.G1      net (fanout=5)        1.341   alu_u/alu_c/Mul1/UnsignedMulResult<7>
    SLICE_X23Y45.Y       Tilo                  0.704   reg_u/RegArrayMap/Registers_10_7_BRB0
                                                       alu_u/alu_c/Mul1/MulResult<7>1_SW11111
    SLICE_X24Y41.F3      net (fanout=1)        0.561   alu_u/alu_c/Mul1/MulResult<7>1_SW1111
    SLICE_X24Y41.X       Tif5x                 1.152   reg_u/RegArrayMap/Registers_10_7_BRB2
                                                       alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd_G
                                                       alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd
    SLICE_X28Y38.BY      net (fanout=31)       0.890   alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd
    SLICE_X28Y38.CLK     Tdick                 0.382   reg_u/RegArrayMap/Registers_8_7_BRB2
                                                       reg_u/RegArrayMap/Registers_8_7_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.651ns (13.430ns logic, 11.221ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_5 (FF)
  Destination:          reg_u/RegArrayMap/Registers_8_7_BRB2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.599ns (Levels of Logic = 13)
  Clock Path Skew:      -0.109ns (0.079 - 0.188)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_5 to reg_u/RegArrayMap/Registers_8_7_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<5>
                                                       InstReg_5
    SLICE_X31Y34.F2      net (fanout=9)        3.035   InstReg<5>
    SLICE_X31Y34.X       Tilo                  0.704   reg_u/RegArrayMap/Registers_25_2_BRB1
                                                       reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.BX      net (fanout=64)       2.153   reg_read_ctrl_SelOutA<1>
    SLICE_X35Y34.F5      Tbxf5                 0.589   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_7_f5_22
    SLICE_X35Y34.FXINA   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_7_f523
    SLICE_X35Y34.FX      Tinafx                0.463   reg_u/RegArrayMap/Mmux_RegA_7_f523
                                                       reg_u/RegArrayMap/Mmux_RegA_6_f6_6
    SLICE_X34Y35.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_6_f67
    SLICE_X34Y35.FX      Tinbfx                0.364   reg_u/RegArrayMap/Mmux_RegA_7_f522
                                                       reg_u/RegArrayMap/Mmux_RegA_4_f7_6
    SLICE_X35Y33.FXINB   net (fanout=1)        0.000   reg_u/RegArrayMap/Mmux_RegA_4_f77
    SLICE_X35Y33.Y       Tif6y                 0.521   reg_DataOutA_delay<7>
                                                       reg_u/RegArrayMap/Mmux_RegA_2_f8_6
    SLICE_X30Y34.F2      net (fanout=4)        0.699   reg_DataOutA<7>
    SLICE_X30Y34.F5      Tif5                  1.033   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_4
                                                       Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.FXINA   net (fanout=1)        0.000   Mmux_reg_DataOutA_mux0000_3_f5
    SLICE_X30Y34.Y       Tif6y                 0.409   reg_DataOutA_mux0000
                                                       Mmux_reg_DataOutA_mux0000_2_f6
    SLICE_X28Y34.G2      net (fanout=8)        0.423   reg_DataOutA_mux0000
    SLICE_X28Y34.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_18_5_BRB1
                                                       NextExecuteOpData_OpB_6_mux001414
    SLICE_X29Y33.BX      net (fanout=5)        0.528   N266
    SLICE_X29Y33.X       Tbxx                  0.739   reg_u/RegArrayMap/Registers_28_4_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014133_SW1
    SLICE_X28Y33.G4      net (fanout=1)        0.086   N468
    SLICE_X28Y33.Y       Tilo                  0.759   reg_u/RegArrayMap/Registers_28_6_BRB1
                                                       NextExecuteOpData_OpB_6_mux0014175
    MULT18X18_X0Y5.B6    net (fanout=2)        1.505   NextExecuteOpData_OpB<6>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
                                                       alu_u/alu_c/Mul1/Mmult_UnsignedMulResult
    SLICE_X19Y40.F1      net (fanout=5)        1.214   alu_u/alu_c/Mul1/UnsignedMulResult<7>
    SLICE_X19Y40.X       Tilo                  0.704   alu_u/status_c/RegOut_3_BRB4
                                                       alu_u/alu_c/Mul1/MulResult<7>1_SW011
    SLICE_X24Y41.F2      net (fanout=1)        0.636   alu_u/alu_c/Mul1/MulResult<7>1_SW01
    SLICE_X24Y41.X       Tif5x                 1.152   reg_u/RegArrayMap/Registers_10_7_BRB2
                                                       alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd_G
                                                       alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd
    SLICE_X28Y38.BY      net (fanout=31)       0.890   alu_u/alu_c/Mmux_Result_2_f5_6_dup_bwd_dup_bwd_dup_bwd_dup_bwd
    SLICE_X28Y38.CLK     Tdick                 0.382   reg_u/RegArrayMap/Registers_8_7_BRB2
                                                       reg_u/RegArrayMap/Registers_8_7_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     24.599ns (13.430ns logic, 11.169ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point alu_u/status_c/RegOut_7_BRB1 (SLICE_X15Y34.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               alu_u/status_c/RegOut_7_BRB1 (FF)
  Destination:          alu_u/status_c/RegOut_7_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 25.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: alu_u/status_c/RegOut_7_BRB1 to alu_u/status_c/RegOut_7_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.XQ      Tcko                  0.473   alu_u/status_c/RegOut_7_BRB1
                                                       alu_u/status_c/RegOut_7_BRB1
    SLICE_X15Y34.F1      net (fanout=1)        0.398   alu_u/status_c/RegOut_7_BRB1
    SLICE_X15Y34.CLK     Tckf        (-Th)    -0.516   alu_u/status_c/RegOut_7_BRB1
                                                       alu_u/status_c/RegOut_or0000<7>1
                                                       alu_u/status_c/RegOut_7_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.989ns logic, 0.398ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point CurState_0 (SLICE_X30Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CurState_0 (FF)
  Destination:          CurState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 25.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CurState_0 to CurState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y10.YQ      Tcko                  0.522   CurState<0>
                                                       CurState_0
    SLICE_X30Y10.BY      net (fanout=30)       0.859   CurState<0>
    SLICE_X30Y10.CLK     Tckdi       (-Th)    -0.152   CurState<0>
                                                       CurState_0
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.674ns logic, 0.859ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point alu_u/status_c/RegOut_7_BRB0 (SLICE_X32Y18.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NextExecuteOpData_OpB_4_mux001431_FRB (FF)
  Destination:          alu_u/status_c/RegOut_7_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.030 - 0.031)
  Source Clock:         clock_IBUF rising at 25.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: NextExecuteOpData_OpB_4_mux001431_FRB to alu_u/status_c/RegOut_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.YQ      Tcko                  0.470   NextExecuteOpData_OpB_4_mux001431_FRB
                                                       NextExecuteOpData_OpB_4_mux001431_FRB
    SLICE_X32Y18.F3      net (fanout=33)       0.604   NextExecuteOpData_OpB_4_mux001431_FRB
    SLICE_X32Y18.CLK     Tckf        (-Th)    -0.560   alu_u/status_c/RegOut_7_BRB0
                                                       NextExecuteOpData_ALUFlagMask<7>
                                                       alu_u/status_c/RegOut_7_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (1.030ns logic, 0.604ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ProgDB<10>/SR
  Logical resource: InstReg_10/SR
  Location pin: U9.SR
  Clock network: Reset_IBUF
--------------------------------------------------------------------------------
Slack: 21.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ProgDB<10>/SR
  Logical resource: InstReg_10/SR
  Location pin: U9.SR
  Clock network: Reset_IBUF
--------------------------------------------------------------------------------
Slack: 21.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ProgDB<11>/SR
  Logical resource: InstReg_11/SR
  Location pin: V11.SR
  Clock network: Reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   24.919|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 105333649 paths, 0 nets, and 7265 connections

Design statistics:
   Minimum period:  24.919ns{1}   (Maximum frequency:  40.130MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 27 19:32:57 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



