#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 11 01:01:42 2020
# Process ID: 10867
# Current directory: /home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.runs/synth_1
# Command line: vivado -log basic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source basic.tcl
# Log file: /home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.runs/synth_1/basic.vds
# Journal file: /home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source basic.tcl -notrace
Command: synth_design -top basic -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10891 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1838.555 ; gain = 201.715 ; free physical = 9314 ; free virtual = 34855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'basic' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:27]
INFO: [Synth 8-3491] module 'clock_divider' declared at '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/clock_divider.vhd:5' bound to instance 'CD1' of component 'clock_divider' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:85]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/clock_divider.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/clock_divider.vhd:11]
INFO: [Synth 8-3491] module 'display' declared at '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/display.vhd:4' bound to instance 'D1' of component 'display' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:89]
INFO: [Synth 8-638] synthesizing module 'display' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/display.vhd:18]
INFO: [Synth 8-226] default block is never used [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/display.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'display' (2#1) [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/display.vhd:18]
INFO: [Synth 8-3491] module 'matrix_multiplier' declared at '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/matrix_multiplier.vhd:14' bound to instance 'MM' of component 'matrix_multiplier' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:94]
INFO: [Synth 8-638] synthesizing module 'matrix_multiplier' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/matrix_multiplier.vhd:26]
INFO: [Synth 8-3491] module 'vector_multiplier' declared at '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/vector_multiplier.vhd:15' bound to instance 'vector_multiply' of component 'vector_multiplier' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/matrix_multiplier.vhd:46]
INFO: [Synth 8-638] synthesizing module 'vector_multiplier' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/vector_multiplier.vhd:27]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_A bound to: 8 - type: integer 
	Parameter WIDTH_B bound to: 8 - type: integer 
	Parameter WIDTH_P bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'MACC_MACRO' declared at '/tools/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/MACC_MACRO.vhd:35' bound to instance 'MACC_MACRO_inst' of component 'MACC_MACRO' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/vector_multiplier.vhd:72]
INFO: [Synth 8-638] synthesizing module 'unimacro_MACC_MACRO' [/tools/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/MACC_MACRO.vhd:58]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_A bound to: 8 - type: integer 
	Parameter WIDTH_B bound to: 8 - type: integer 
	Parameter WIDTH_P bound to: 20 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/tools/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/MACC_MACRO.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'unimacro_MACC_MACRO' (3#1) [/tools/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/MACC_MACRO.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'vector_multiplier' (4#1) [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/vector_multiplier.vhd:27]
INFO: [Synth 8-3491] module 'vector_multiplier' declared at '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/vector_multiplier.vhd:15' bound to instance 'vector_multiply' of component 'vector_multiplier' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/matrix_multiplier.vhd:46]
INFO: [Synth 8-3491] module 'vector_multiplier' declared at '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/vector_multiplier.vhd:15' bound to instance 'vector_multiply' of component 'vector_multiplier' [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/matrix_multiplier.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplier' (5#1) [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/matrix_multiplier.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element temp_input_value_reg was removed.  [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element temp_arduino_signal_buffer_reg was removed.  [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'basic' (6#1) [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/sources_1/new/basic.vhd:27]
WARNING: [Synth 8-3917] design basic has port fpga_ready driven by constant 1
WARNING: [Synth 8-3917] design basic has port result[1] driven by constant 1
WARNING: [Synth 8-3917] design basic has port result[0] driven by constant 0
WARNING: [Synth 8-3917] design basic has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design basic has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design basic has port led[5] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.305 ; gain = 263.465 ; free physical = 9347 ; free virtual = 34888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.305 ; gain = 263.465 ; free physical = 9342 ; free virtual = 34883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.305 ; gain = 263.465 ; free physical = 9342 ; free virtual = 34883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.211 ; gain = 0.000 ; free physical = 9334 ; free virtual = 34875
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.055 ; gain = 0.000 ; free physical = 9263 ; free virtual = 34804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.055 ; gain = 0.000 ; free physical = 9263 ; free virtual = 34804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2002.055 ; gain = 365.215 ; free physical = 9321 ; free virtual = 34863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2002.055 ; gain = 365.215 ; free physical = 9321 ; free virtual = 34863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2002.055 ; gain = 365.215 ; free physical = 9321 ; free virtual = 34863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'anode_reg' in module 'display'
INFO: [Synth 8-5544] ROM "anode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                             1110
                 iSTATE1 |                               01 |                             1101
                 iSTATE2 |                               10 |                             1011
                  iSTATE |                               11 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'anode_reg' using encoding 'sequential' in module 'display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2002.055 ; gain = 365.215 ; free physical = 9313 ; free virtual = 34855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module basic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module vector_multiplier 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design basic has port fpga_ready driven by constant 1
WARNING: [Synth 8-3917] design basic has port result[1] driven by constant 1
WARNING: [Synth 8-3917] design basic has port result[0] driven by constant 0
WARNING: [Synth 8-3917] design basic has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design basic has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design basic has port led[5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/\i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/\i_reg[1] )
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[2].vector_multiply/a_sig_reg[0]' (FDE) to 'MM/single_vector_multiplier_generate[2].vector_multiply/a_sig_reg[2]'
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[2].vector_multiply/a_sig_reg[1]' (FDE) to 'MM/single_vector_multiplier_generate[2].vector_multiply/b_sig_reg[2]'
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[1].vector_multiply/a_sig_reg[1]' (FDE) to 'MM/single_vector_multiplier_generate[1].vector_multiply/b_sig_reg[2]'
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[2].vector_multiply/a_sig_reg[2]' (FDE) to 'MM/single_vector_multiplier_generate[2].vector_multiply/b_sig_reg[0]'
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[1].vector_multiply/a_sig_reg[0]' (FDE) to 'MM/single_vector_multiplier_generate[1].vector_multiply/b_sig_reg[0]'
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[1].vector_multiply/a_sig_reg[2]' (FDE) to 'MM/single_vector_multiplier_generate[1].vector_multiply/b_sig_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2002.055 ; gain = 365.215 ; free physical = 9301 ; free virtual = 34846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2008.039 ; gain = 371.199 ; free physical = 9157 ; free virtual = 34702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2008.039 ; gain = 371.199 ; free physical = 9156 ; free virtual = 34701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[0].vector_multiply/start_reg' (FDCE) to 'MM/single_vector_multiplier_generate[2].vector_multiply/start_reg'
INFO: [Synth 8-3886] merging instance 'MM/single_vector_multiplier_generate[2].vector_multiply/start_reg' (FDCE) to 'MM/single_vector_multiplier_generate[1].vector_multiply/start_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2029.078 ; gain = 392.238 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    53|
|3     |DSP48E1 |     3|
|4     |LUT1    |     9|
|5     |LUT2    |    83|
|6     |LUT3    |     7|
|7     |LUT4    |    14|
|8     |LUT5    |    10|
|9     |LUT6    |    21|
|10    |FDCE    |     1|
|11    |FDPE    |     6|
|12    |FDRE    |   196|
|13    |IBUF    |     7|
|14    |OBUF    |    24|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+----------------------+------+
|      |Instance                                                   |Module                |Cells |
+------+-----------------------------------------------------------+----------------------+------+
|1     |top                                                        |                      |   435|
|2     |  CD1                                                      |clock_divider         |    29|
|3     |  D1                                                       |display               |    30|
|4     |  MM                                                       |matrix_multiplier     |   232|
|5     |    \single_vector_multiplier_generate[0].vector_multiply  |vector_multiplier     |    81|
|6     |      MACC_MACRO_inst                                      |unimacro_MACC_MACRO_3 |     2|
|7     |    \single_vector_multiplier_generate[1].vector_multiply  |vector_multiplier_0   |    78|
|8     |      MACC_MACRO_inst                                      |unimacro_MACC_MACRO_2 |     1|
|9     |    \single_vector_multiplier_generate[2].vector_multiply  |vector_multiplier_1   |    73|
|10    |      MACC_MACRO_inst                                      |unimacro_MACC_MACRO   |     1|
+------+-----------------------------------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.016 ; gain = 398.176 ; free physical = 9153 ; free virtual = 34698
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2035.016 ; gain = 296.426 ; free physical = 9215 ; free virtual = 34760
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.023 ; gain = 398.176 ; free physical = 9215 ; free virtual = 34760
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.023 ; gain = 0.000 ; free physical = 9210 ; free virtual = 34755
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.000 ; gain = 0.000 ; free physical = 9227 ; free virtual = 34772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.000 ; gain = 592.578 ; free physical = 9361 ; free virtual = 34906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.000 ; gain = 0.000 ; free physical = 9361 ; free virtual = 34906
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lemon/HardwareDesign/Vivado/Projects/Temporary_Projects/component_tester/component_tester.runs/synth_1/basic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basic_utilization_synth.rpt -pb basic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 11 01:02:13 2020...
