

================================================================
== Vivado HLS Report for 'CMFfixMult'
================================================================
* Date:           Sat Aug 15 12:45:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMF-fixMult
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.180|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      1|      -|     -|
|Expression       |        -|      0|      0|   318|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    15|
|Register         |        -|      -|     39|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      1|     39|   333|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      2|   ~0  |     4|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |CMFfixMult_mul_mubkb_U1  |CMFfixMult_mul_mubkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_167_p2                |     *    |      0|  0|  51|           9|           9|
    |overflow_1_fu_228_p2           |    and   |      0|  0|   8|           1|           1|
    |overflow_fu_273_p2             |    and   |      0|  0|   8|           1|           1|
    |underflow_1_fu_252_p2          |    and   |      0|  0|   8|           1|           1|
    |underflow_fu_295_p2            |    and   |      0|  0|   8|           1|           1|
    |p_not1_fu_284_p2               |   icmp   |      0|  0|  11|           6|           2|
    |p_not2_fu_210_p2               |   icmp   |      0|  0|   9|           3|           1|
    |p_not3_fu_240_p2               |   icmp   |      0|  0|   9|           3|           2|
    |p_not_fu_258_p2                |   icmp   |      0|  0|  11|           6|           1|
    |brmerge1_fu_289_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge2_fu_300_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge3_fu_312_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge4_fu_216_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge5_fu_246_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge6_fu_341_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge7_fu_350_p2             |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_263_p2              |    or    |      0|  0|   8|           1|           1|
    |SaidaA1_V                      |  select  |      0|  0|  18|           1|          18|
    |SaidaB1_V                      |  select  |      0|  0|   9|           1|           9|
    |p_5_fu_362_p3                  |  select  |      0|  0|  10|           1|          10|
    |p_mux1_fu_355_p3               |  select  |      0|  0|   9|           1|           8|
    |p_mux_fu_318_p3                |  select  |      0|  0|  18|           1|          17|
    |p_s_fu_325_p3                  |  select  |      0|  0|  19|           1|          19|
    |newsignbit_i_i_i_i1_fu_234_p2  |    xor   |      0|  0|   8|           1|           2|
    |newsignbit_i_i_i_i_fu_279_p2   |    xor   |      0|  0|   8|           1|           2|
    |p_342_not_fu_306_p2            |    xor   |      0|  0|   8|           1|           2|
    |p_344_not_fu_345_p2            |    xor   |      0|  0|   8|           1|           2|
    |tmp_4_fu_268_p2                |    xor   |      0|  0|   8|           1|           2|
    |tmp_s_fu_222_p2                |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 318|          51|         120|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   2|   0|    2|          0|
    |overflow_1_reg_417   |   1|   0|    1|          0|
    |p_Result_1_reg_399   |   1|   0|    1|          0|
    |p_Result_2_reg_405   |   6|   0|    6|          0|
    |p_Result_s_reg_387   |   1|   0|    1|          0|
    |p_Val2_1_reg_393     |  18|   0|   18|          0|
    |p_Val2_3_reg_411     |   9|   0|    9|          0|
    |underflow_1_reg_423  |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  39|   0|   39|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  CMFfixMult  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  CMFfixMult  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  CMFfixMult  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  CMFfixMult  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  CMFfixMult  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  CMFfixMult  | return value |
|EntradaA1_V       |  in |   18|   ap_none  |  EntradaA1_V |    scalar    |
|EntradaA2_V       |  in |   18|   ap_none  |  EntradaA2_V |    scalar    |
|EntradaB1_V       |  in |    9|   ap_none  |  EntradaB1_V |    scalar    |
|EntradaB2_V       |  in |    9|   ap_none  |  EntradaB2_V |    scalar    |
|SaidaA1_V         | out |   18|   ap_vld   |   SaidaA1_V  |    pointer   |
|SaidaA1_V_ap_vld  | out |    1|   ap_vld   |   SaidaA1_V  |    pointer   |
|SaidaA2_V         | out |   18|   ap_vld   |   SaidaA2_V  |    pointer   |
|SaidaA2_V_ap_vld  | out |    1|   ap_vld   |   SaidaA2_V  |    pointer   |
|SaidaB1_V         | out |    9|   ap_vld   |   SaidaB1_V  |    pointer   |
|SaidaB1_V_ap_vld  | out |    1|   ap_vld   |   SaidaB1_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%EntradaB2_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %EntradaB2_V)" [CMFfixmult.cpp:9]   --->   Operation 3 'read' 'EntradaB2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%EntradaB1_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %EntradaB1_V)" [CMFfixmult.cpp:9]   --->   Operation 4 'read' 'EntradaB1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%EntradaA2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %EntradaA2_V)" [CMFfixmult.cpp:9]   --->   Operation 5 'read' 'EntradaA2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%EntradaA1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %EntradaA1_V)" [CMFfixmult.cpp:9]   --->   Operation 6 'read' 'EntradaA1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V = sext i18 %EntradaA1_V_read to i36" [CMFfixmult.cpp:13]   --->   Operation 7 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = sext i18 %EntradaA2_V_read to i36" [CMFfixmult.cpp:13]   --->   Operation 8 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_4 = mul nsw i36 %tmp, %r_V" [CMFfixmult.cpp:13]   --->   Operation 9 'mul' 'r_V_4' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_4, i32 35)" [CMFfixmult.cpp:13]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_4, i32 12, i32 29)" [CMFfixmult.cpp:13]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_4, i32 29)" [CMFfixmult.cpp:13]   --->   Operation 12 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_PartSelect.i6.i36.i32.i32(i36 %r_V_4, i32 30, i32 35)" [CMFfixmult.cpp:13]   --->   Operation 13 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_2 = sext i9 %EntradaB1_V_read to i18" [CMFfixmult.cpp:14]   --->   Operation 14 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6 = sext i9 %EntradaB2_V_read to i18" [CMFfixmult.cpp:14]   --->   Operation 15 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (4.46ns)   --->   "%r_V_5 = mul i18 %tmp_6, %r_V_2" [CMFfixmult.cpp:14]   --->   Operation 16 'mul' 'r_V_5' <Predicate = true> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %SaidaA2_V, i18 %r_V_5)" [CMFfixmult.cpp:14]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %r_V_5, i32 17)" [CMFfixmult.cpp:15]   --->   Operation 18 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %r_V_5, i32 6, i32 14)" [CMFfixmult.cpp:15]   --->   Operation 19 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %r_V_5, i32 14)" [CMFfixmult.cpp:15]   --->   Operation 20 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_5 = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %r_V_5, i32 15, i32 17)" [CMFfixmult.cpp:15]   --->   Operation 21 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "%p_not2 = icmp ne i3 %p_Result_5, 0" [CMFfixmult.cpp:15]   --->   Operation 22 'icmp' 'p_not2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%brmerge4 = or i1 %p_Result_4, %p_not2" [CMFfixmult.cpp:15]   --->   Operation 23 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%tmp_s = xor i1 %p_Result_3, true" [CMFfixmult.cpp:15]   --->   Operation 24 'xor' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.94ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %brmerge4, %tmp_s" [CMFfixmult.cpp:15]   --->   Operation 25 'and' 'overflow_1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%newsignbit_i_i_i_i1 = xor i1 %p_Result_4, true" [CMFfixmult.cpp:15]   --->   Operation 26 'xor' 'newsignbit_i_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.18ns)   --->   "%p_not3 = icmp ne i3 %p_Result_5, -1" [CMFfixmult.cpp:15]   --->   Operation 27 'icmp' 'p_not3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%brmerge5 = or i1 %p_not3, %newsignbit_i_i_i_i1" [CMFfixmult.cpp:15]   --->   Operation 28 'or' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.94ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %brmerge5, %p_Result_3" [CMFfixmult.cpp:15]   --->   Operation 29 'and' 'underflow_1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.13>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %EntradaA1_V), !map !53"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %EntradaA2_V), !map !59"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9 %EntradaB1_V), !map !63"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9 %EntradaB2_V), !map !67"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %SaidaA1_V), !map !71"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %SaidaA2_V), !map !77"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %SaidaB1_V), !map !81"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @CMFfixMult_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.45ns)   --->   "%p_not = icmp ne i6 %p_Result_2, 0" [CMFfixmult.cpp:13]   --->   Operation 38 'icmp' 'p_not' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%brmerge = or i1 %p_Result_1, %p_not" [CMFfixmult.cpp:13]   --->   Operation 39 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_4 = xor i1 %p_Result_s, true" [CMFfixmult.cpp:13]   --->   Operation 40 'xor' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.94ns) (out node of the LUT)   --->   "%overflow = and i1 %brmerge, %tmp_4" [CMFfixmult.cpp:13]   --->   Operation 41 'and' 'overflow' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%newsignbit_i_i_i_i = xor i1 %p_Result_1, true" [CMFfixmult.cpp:13]   --->   Operation 42 'xor' 'newsignbit_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.45ns)   --->   "%p_not1 = icmp ne i6 %p_Result_2, -1" [CMFfixmult.cpp:13]   --->   Operation 43 'icmp' 'p_not1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%brmerge1 = or i1 %p_not1, %newsignbit_i_i_i_i" [CMFfixmult.cpp:13]   --->   Operation 44 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.94ns) (out node of the LUT)   --->   "%underflow = and i1 %brmerge1, %p_Result_s" [CMFfixmult.cpp:13]   --->   Operation 45 'and' 'underflow' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_mux)   --->   "%brmerge2 = or i1 %underflow, %overflow" [CMFfixmult.cpp:13]   --->   Operation 46 'or' 'brmerge2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_066_2)   --->   "%p_342_not = xor i1 %underflow, true" [CMFfixmult.cpp:13]   --->   Operation 47 'xor' 'p_342_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_066_2)   --->   "%brmerge3 = or i1 %overflow, %p_342_not" [CMFfixmult.cpp:13]   --->   Operation 48 'or' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_mux = select i1 %brmerge2, i18 131071, i18 %p_Val2_1" [CMFfixmult.cpp:13]   --->   Operation 49 'select' 'p_mux' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_066_2)   --->   "%p_s = select i1 %underflow, i18 -131072, i18 %p_Val2_1" [CMFfixmult.cpp:13]   --->   Operation 50 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_066_2 = select i1 %brmerge3, i18 %p_mux, i18 %p_s" [CMFfixmult.cpp:13]   --->   Operation 51 'select' 'p_066_2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %SaidaA1_V, i18 %p_066_2)" [CMFfixmult.cpp:13]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_mux1)   --->   "%brmerge6 = or i1 %underflow_1, %overflow_1" [CMFfixmult.cpp:15]   --->   Operation 53 'or' 'brmerge6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_0193_2)   --->   "%p_344_not = xor i1 %underflow_1, true" [CMFfixmult.cpp:15]   --->   Operation 54 'xor' 'p_344_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_0193_2)   --->   "%brmerge7 = or i1 %overflow_1, %p_344_not" [CMFfixmult.cpp:15]   --->   Operation 55 'or' 'brmerge7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_mux1 = select i1 %brmerge6, i9 255, i9 %p_Val2_3" [CMFfixmult.cpp:15]   --->   Operation 56 'select' 'p_mux1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_0193_2)   --->   "%p_5 = select i1 %underflow_1, i9 -256, i9 %p_Val2_3" [CMFfixmult.cpp:15]   --->   Operation 57 'select' 'p_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0193_2 = select i1 %brmerge7, i9 %p_mux1, i9 %p_5" [CMFfixmult.cpp:15]   --->   Operation 58 'select' 'p_0193_2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i9P(i9* %SaidaB1_V, i9 %p_0193_2)" [CMFfixmult.cpp:15]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [CMFfixmult.cpp:17]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ EntradaA1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EntradaA2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EntradaB1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EntradaB2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SaidaA1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ SaidaA2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ SaidaB1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
EntradaB2_V_read    (read         ) [ 000]
EntradaB1_V_read    (read         ) [ 000]
EntradaA2_V_read    (read         ) [ 000]
EntradaA1_V_read    (read         ) [ 000]
r_V                 (sext         ) [ 000]
tmp                 (sext         ) [ 000]
r_V_4               (mul          ) [ 000]
p_Result_s          (bitselect    ) [ 001]
p_Val2_1            (partselect   ) [ 001]
p_Result_1          (bitselect    ) [ 001]
p_Result_2          (partselect   ) [ 001]
r_V_2               (sext         ) [ 000]
tmp_6               (sext         ) [ 000]
r_V_5               (mul          ) [ 000]
StgValue_17         (write        ) [ 000]
p_Result_3          (bitselect    ) [ 000]
p_Val2_3            (partselect   ) [ 001]
p_Result_4          (bitselect    ) [ 000]
p_Result_5          (partselect   ) [ 000]
p_not2              (icmp         ) [ 000]
brmerge4            (or           ) [ 000]
tmp_s               (xor          ) [ 000]
overflow_1          (and          ) [ 001]
newsignbit_i_i_i_i1 (xor          ) [ 000]
p_not3              (icmp         ) [ 000]
brmerge5            (or           ) [ 000]
underflow_1         (and          ) [ 001]
StgValue_30         (specbitsmap  ) [ 000]
StgValue_31         (specbitsmap  ) [ 000]
StgValue_32         (specbitsmap  ) [ 000]
StgValue_33         (specbitsmap  ) [ 000]
StgValue_34         (specbitsmap  ) [ 000]
StgValue_35         (specbitsmap  ) [ 000]
StgValue_36         (specbitsmap  ) [ 000]
StgValue_37         (spectopmodule) [ 000]
p_not               (icmp         ) [ 000]
brmerge             (or           ) [ 000]
tmp_4               (xor          ) [ 000]
overflow            (and          ) [ 000]
newsignbit_i_i_i_i  (xor          ) [ 000]
p_not1              (icmp         ) [ 000]
brmerge1            (or           ) [ 000]
underflow           (and          ) [ 000]
brmerge2            (or           ) [ 000]
p_342_not           (xor          ) [ 000]
brmerge3            (or           ) [ 000]
p_mux               (select       ) [ 000]
p_s                 (select       ) [ 000]
p_066_2             (select       ) [ 000]
StgValue_52         (write        ) [ 000]
brmerge6            (or           ) [ 000]
p_344_not           (xor          ) [ 000]
brmerge7            (or           ) [ 000]
p_mux1              (select       ) [ 000]
p_5                 (select       ) [ 000]
p_0193_2            (select       ) [ 000]
StgValue_59         (write        ) [ 000]
StgValue_60         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="EntradaA1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntradaA1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="EntradaA2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntradaA2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="EntradaB1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntradaB1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="EntradaB2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntradaB2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="SaidaA1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaidaA1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SaidaA2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaidaA2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SaidaB1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaidaB1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMFfixMult_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i9P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="EntradaB2_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EntradaB2_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="EntradaB1_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EntradaB1_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="EntradaA2_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EntradaA2_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="EntradaA1_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EntradaA1_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_17_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="0" index="2" bw="18" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_52_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="18" slack="0"/>
<pin id="108" dir="0" index="2" bw="18" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_59_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="0" index="2" bw="9" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="r_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="18" slack="0"/>
<pin id="121" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="18" slack="0"/>
<pin id="125" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Result_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="36" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="36" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Result_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="36" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Result_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="36" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="7" slack="0"/>
<pin id="155" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_V_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_6_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_V_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Val2_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="18" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="5" slack="0"/>
<pin id="187" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_Result_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="18" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="18" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_not2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="brmerge4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="overflow_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="newsignbit_i_i_i_i1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_i_i_i_i1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_not3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="brmerge5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="underflow_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_not_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="brmerge_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="overflow_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="newsignbit_i_i_i_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_not1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="brmerge1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="underflow_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="1"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="brmerge2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_342_not_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_342_not/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="brmerge3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge3/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_mux_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="18" slack="0"/>
<pin id="321" dir="0" index="2" bw="18" slack="1"/>
<pin id="322" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="18" slack="0"/>
<pin id="328" dir="0" index="2" bw="18" slack="1"/>
<pin id="329" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_066_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="18" slack="0"/>
<pin id="335" dir="0" index="2" bw="18" slack="0"/>
<pin id="336" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_066_2/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="brmerge6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="1" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge6/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_344_not_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_344_not/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="brmerge7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge7/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_mux1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="1"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="0" index="2" bw="9" slack="1"/>
<pin id="366" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_0193_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="9" slack="0"/>
<pin id="371" dir="0" index="2" bw="9" slack="0"/>
<pin id="372" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0193_2/2 "/>
</bind>
</comp>

<comp id="377" class="1007" name="r_V_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="18" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="0"/>
<pin id="380" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_Result_s_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_Val2_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="1"/>
<pin id="395" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="p_Result_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_Result_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="1"/>
<pin id="407" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="p_Val2_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="1"/>
<pin id="413" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="overflow_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="underflow_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="92" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="162"><net_src comp="80" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="74" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="167" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="167" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="167" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="167" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="192" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="174" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="216" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="192" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="200" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="174" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="263" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="273" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="295" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="273" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="300" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="295" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="312" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="318" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="325" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="341" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="355" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="362" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="381"><net_src comp="123" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="119" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="384"><net_src comp="377" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="390"><net_src comp="127" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="396"><net_src comp="134" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="402"><net_src comp="143" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="408"><net_src comp="150" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="414"><net_src comp="182" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="420"><net_src comp="228" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="426"><net_src comp="252" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="362" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SaidaA1_V | {2 }
	Port: SaidaA2_V | {1 }
	Port: SaidaB1_V | {2 }
 - Input state : 
	Port: CMFfixMult : EntradaA1_V | {1 }
	Port: CMFfixMult : EntradaA2_V | {1 }
	Port: CMFfixMult : EntradaB1_V | {1 }
	Port: CMFfixMult : EntradaB2_V | {1 }
  - Chain level:
	State 1
		r_V_4 : 1
		p_Result_s : 2
		p_Val2_1 : 2
		p_Result_1 : 2
		p_Result_2 : 2
		r_V_5 : 1
		StgValue_17 : 2
		p_Result_3 : 2
		p_Val2_3 : 2
		p_Result_4 : 2
		p_Result_5 : 2
		p_not2 : 3
		brmerge4 : 4
		tmp_s : 3
		overflow_1 : 4
		newsignbit_i_i_i_i1 : 3
		p_not3 : 3
		brmerge5 : 4
		underflow_1 : 4
	State 2
		brmerge : 1
		overflow : 1
		brmerge1 : 1
		underflow : 1
		brmerge2 : 1
		p_342_not : 1
		brmerge3 : 1
		p_mux : 1
		p_s : 1
		p_066_2 : 1
		StgValue_52 : 2
		StgValue_59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         p_mux_fu_318        |    0    |    0    |    18   |
|          |          p_s_fu_325         |    0    |    0    |    18   |
|  select  |        p_066_2_fu_332       |    0    |    0    |    18   |
|          |        p_mux1_fu_355        |    0    |    0    |    9    |
|          |          p_5_fu_362         |    0    |    0    |    9    |
|          |       p_0193_2_fu_368       |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |       brmerge4_fu_216       |    0    |    0    |    8    |
|          |       brmerge5_fu_246       |    0    |    0    |    8    |
|          |        brmerge_fu_263       |    0    |    0    |    8    |
|    or    |       brmerge1_fu_289       |    0    |    0    |    8    |
|          |       brmerge2_fu_300       |    0    |    0    |    8    |
|          |       brmerge3_fu_312       |    0    |    0    |    8    |
|          |       brmerge6_fu_341       |    0    |    0    |    8    |
|          |       brmerge7_fu_350       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         r_V_5_fu_167        |    0    |    0    |    51   |
|          |         r_V_4_fu_377        |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_222        |    0    |    0    |    8    |
|          |  newsignbit_i_i_i_i1_fu_234 |    0    |    0    |    8    |
|    xor   |         tmp_4_fu_268        |    0    |    0    |    8    |
|          |  newsignbit_i_i_i_i_fu_279  |    0    |    0    |    8    |
|          |       p_342_not_fu_306      |    0    |    0    |    8    |
|          |       p_344_not_fu_345      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        p_not2_fu_210        |    0    |    0    |    9    |
|   icmp   |        p_not3_fu_240        |    0    |    0    |    9    |
|          |         p_not_fu_258        |    0    |    0    |    11   |
|          |        p_not1_fu_284        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |      overflow_1_fu_228      |    0    |    0    |    8    |
|    and   |      underflow_1_fu_252     |    0    |    0    |    8    |
|          |       overflow_fu_273       |    0    |    0    |    8    |
|          |       underflow_fu_295      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          | EntradaB2_V_read_read_fu_74 |    0    |    0    |    0    |
|   read   | EntradaB1_V_read_read_fu_80 |    0    |    0    |    0    |
|          | EntradaA2_V_read_read_fu_86 |    0    |    0    |    0    |
|          | EntradaA1_V_read_read_fu_92 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   StgValue_17_write_fu_98   |    0    |    0    |    0    |
|   write  |   StgValue_52_write_fu_105  |    0    |    0    |    0    |
|          |   StgValue_59_write_fu_112  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          r_V_fu_119         |    0    |    0    |    0    |
|   sext   |          tmp_fu_123         |    0    |    0    |    0    |
|          |         r_V_2_fu_159        |    0    |    0    |    0    |
|          |         tmp_6_fu_163        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_127      |    0    |    0    |    0    |
| bitselect|      p_Result_1_fu_143      |    0    |    0    |    0    |
|          |      p_Result_3_fu_174      |    0    |    0    |    0    |
|          |      p_Result_4_fu_192      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_1_fu_134       |    0    |    0    |    0    |
|partselect|      p_Result_2_fu_150      |    0    |    0    |    0    |
|          |       p_Val2_3_fu_182       |    0    |    0    |    0    |
|          |      p_Result_5_fu_200      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   316   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| overflow_1_reg_417|    1   |
| p_Result_1_reg_399|    1   |
| p_Result_2_reg_405|    6   |
| p_Result_s_reg_387|    1   |
|  p_Val2_1_reg_393 |   18   |
|  p_Val2_3_reg_411 |    9   |
|underflow_1_reg_423|    1   |
+-------------------+--------+
|       Total       |   37   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   316  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   37   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   37   |   316  |
+-----------+--------+--------+--------+
