nohup: ignoring input
mkdir -p /home/ompss/IP_Cache
mkdir -p /home/ompss/host/lab4-acc/yuvfilter/zedboard
arm-linux-gnueabihf-fpgacc -D__SYNTHESIS__  -O3 --verbose --ompss --bitstream-generation \
--Wf,"--verbose,--name=yuv_filter,--dir=/home/ompss/host/lab4-acc/yuvfilter/zedboard,--board=zedboard,--hwruntime=som,--clock=100,--IP_cache_location=/home/ompss/IP_Cache/" \
yuv_filter.c -o yuv_filter -lm
Loading compiler phases for profile 'arm-linux-gnueabihf-fpgacc'
Compiler phases for profile 'arm-linux-gnueabihf-fpgacc' loaded in 0.03 seconds
Compiling file 'yuv_filter.c'
arm-linux-gnueabihf-gcc -E -D_OPENMP=200805 -D_OMPSS=1 -I/opt/install-arm/nanox/include/nanox -include nanos.h -include nanos_omp.h -include nanos-fpga.h -std=gnu99 -D__SYNTHESIS__ -O3 -D_MCC -D_MERCURIUM -o /tmp/arm-linux-gnueabihf-fpgacc_i8SylZ yuv_filter.c 
File 'yuv_filter.c' preprocessed in 0.02 seconds
warning: the current typing environment (Linux ARM (GNUEABI)) does not define a __float128 type but Mercurium was compiled with __float128 support
Parsing file 'yuv_filter.c' ('/tmp/arm-linux-gnueabihf-fpgacc_i8SylZ')
yuv_filter.c:32:9: warning: unknown '#pragma HLS'
yuv_filter.c:57:9: warning: unknown '#pragma HLS'
yuv_filter.c:58:9: warning: unknown '#pragma HLS'
File 'yuv_filter.c' ('/tmp/arm-linux-gnueabihf-fpgacc_i8SylZ') parsed in 0.03 seconds
Nanos++ prerun
Early compiler phases pipeline executed in 0.00 seconds
File 'yuv_filter.c' ('/tmp/arm-linux-gnueabihf-fpgacc_i8SylZ') semantically analyzed in 0.02 seconds
Checking parse tree consistency
Parse tree consistency verified in 0.00 seconds
Freeing parse tree
Parse tree freed in 0.01 seconds
Checking integrity of nodecl tree
Nodecl integrity verified in 0.00 seconds
yuv_filter.c:14:13: info: adding task function 'yuv_filter_hw' for devices 'fpga' and 'smp'
Nanos++ phase
yuv_filter.c:93:4: info: call to task function 'yuv_filter_hw'
yuv_filter.c:14:13: info: task function declared here
FPGA bitstream generation phase analysis - ON
Compiler phases pipeline executed in 0.03 seconds
Prettyprinted into file 'arm-linux-gnueabihf-fpgacc_yuv_filter.c' in 0.02 seconds
Performing native compilation of 'arm-linux-gnueabihf-fpgacc_yuv_filter.c' into 'yuv_filter.o'
arm-linux-gnueabihf-gcc -std=gnu99 -O3 -c -o yuv_filter.o arm-linux-gnueabihf-fpgacc_yuv_filter.c 
File 'yuv_filter.c' ('arm-linux-gnueabihf-fpgacc_yuv_filter.c') natively compiled in 0.20 seconds
arm-linux-gnueabihf-objdump -w -h yuv_filter.o 1> /tmp/arm-linux-gnueabihf-fpgacc_xohXZA 
arm-linux-gnueabihf-gcc -o yuv_filter -std=gnu99 -O3 yuv_filter.o -lm -Xlinker --enable-new-dtags -L/opt/install-arm/nanox/lib/performance -Xlinker -rpath -Xlinker /opt/install-arm/nanox/lib/performance -Xlinker --no-as-needed -lnanox-ompss -lnanox-c -lnanox -lpthread -lrt -lnanox-fpga-api 
Link performed in 0.07 seconds
ait --verbose --name=yuv_filter --dir=/home/ompss/host/lab4-acc/yuvfilter/zedboard --board=zedboard --hwruntime=som --clock=100 --IP_cache_location=/home/ompss/IP_Cache/ --wrapper_version=2 
[1;33mUsing xilinx backend[0m
[1;33mFound accelerator 'yuv_filter_hw'[0m
[1;33mStarting 'HLS' step[0m
[1;33mSynthesizing 1 accelerator[0m
[1;33mSynthesizing 'yuv_filter_hw'[0m

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2017.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2017.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ompss' on host 'ompssatfpga' (Linux_x86_64 version 5.3.0-51-generic) on Wed May 20 10:54:18 UTC 2020
INFO: [HLS 200-10] On os Debian GNU/Linux 9.6 (stretch)
INFO: [HLS 200-10] In directory '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'
INFO: [HLS 200-10] Creating and opening project '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS/yuv_filter_hw'.
INFO: [HLS 200-10] Adding design file 'yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS/yuv_filter_hw/solution1'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 357.840 ; gain = 13.375 ; free physical = 4683 ; free virtual = 8578
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 357.840 ; gain = 13.375 ; free physical = 4677 ; free virtual = 8578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__mcxx_write_stream' into '__mcxx_send_finished_task_cmd' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:249).
INFO: [XFORM 203-603] Inlining function '__mcxx_write_stream' into '__mcxx_send_finished_task_cmd' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:248).
INFO: [XFORM 203-603] Inlining function '__mcxx_write_stream' into '__mcxx_send_finished_task_cmd' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:247).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 358.148 ; gain = 13.684 ; free physical = 4660 ; free virtual = 8570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 358.148 ; gain = 13.684 ; free physical = 4654 ; free virtual = 8564
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:49:4) to (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:48:56) in function 'yuv_filter_hw_moved'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'yuv_filter_hw_moved' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:35)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 485.836 ; gain = 141.371 ; free physical = 4626 ; free virtual = 8539
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:116:8) in function 'yuv_filter_hw_hls_automatic_mcxx_wrapper' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:197:8) in function 'yuv_filter_hw_hls_automatic_mcxx_wrapper' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__mcxx_send_finished_task_cmd' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:236:1) into __mcxx_send_finished.
INFO: [XFORM 203-811] Inferring bus burst read of length 54400 on port 'mcxx_in_ch1' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:124:26).
INFO: [XFORM 203-811] Inferring bus burst read of length 54400 on port 'mcxx_in_ch2' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:128:26).
INFO: [XFORM 203-811] Inferring bus burst read of length 54400 on port 'mcxx_in_ch3' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:132:26).
INFO: [XFORM 203-811] Inferring bus burst read of length 54400 on port 'mcxx_out_ch1' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:136:26).
INFO: [XFORM 203-811] Inferring bus burst read of length 54400 on port 'mcxx_out_ch2' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:140:26).
INFO: [XFORM 203-811] Inferring bus burst read of length 54400 on port 'mcxx_out_ch3' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:144:26).
INFO: [XFORM 203-811] Inferring bus burst write of length 54400 on port 'mcxx_in_ch1' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:204:26).
INFO: [XFORM 203-811] Inferring bus burst write of length 54400 on port 'mcxx_in_ch2' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:207:26).
INFO: [XFORM 203-811] Inferring bus burst write of length 54400 on port 'mcxx_in_ch3' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:210:26).
INFO: [XFORM 203-811] Inferring bus burst write of length 54400 on port 'mcxx_out_ch1' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:213:26).
INFO: [XFORM 203-811] Inferring bus burst write of length 54400 on port 'mcxx_out_ch2' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:216:26).
INFO: [XFORM 203-811] Inferring bus burst write of length 54400 on port 'mcxx_out_ch3' (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:219:26).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 549.836 ; gain = 205.371 ; free physical = 4565 ; free virtual = 8480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter_hw_hls_automatic_mcxx_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name '__mcxx_send_finished' to 'p_mcxx_send_finished'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_filter_hw_moved' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'YUV_SCALE_LOOP_XY'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_12', yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:56) (3.36 ns)
	'add' operation ('tmp5', yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:56) (3.02 ns)
	'add' operation ('tmp_15', yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:56) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.72 seconds; current allocated memory: 122.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 123.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mcxx_send_finished' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 123.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 123.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_filter_hw_hls_automatic_mcxx_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-33] Invalid protocol: Region 'send_finished_task_cmd' contains a variable-latency function call 'call' operation (yuv_filter_hw/yuv_filter_hw_hls_automatic_mcxx.cpp:226) to '__mcxx_send_finished'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..mcxx_out_ch3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..mcxx_out_ch2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..mcxx_out_ch1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..mcxx_in_ch3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..mcxx_in_ch2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..mcxx_in_ch1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mcxx_out_ch3.yuv_filter_hw_hls_automatic_mcxx_wrapper(hls::stream<ap_axis<64, 1, 8, 5> >&, hls::stream<ap_axis<64, 1, 8, 5> >&, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)::out_ch3.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mcxx_out_ch2.yuv_filter_hw_hls_automatic_mcxx_wrapper(hls::stream<ap_axis<64, 1, 8, 5> >&, hls::stream<ap_axis<64, 1, 8, 5> >&, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)::out_ch2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mcxx_out_ch1.yuv_filter_hw_hls_automatic_mcxx_wrapper(hls::stream<ap_axis<64, 1, 8, 5> >&, hls::stream<ap_axis<64, 1, 8, 5> >&, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)::out_ch1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mcxx_in_ch3.yuv_filter_hw_hls_automatic_mcxx_wrapper(hls::stream<ap_axis<64, 1, 8, 5> >&, hls::stream<ap_axis<64, 1, 8, 5> >&, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)::in_ch3.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mcxx_in_ch2.yuv_filter_hw_hls_automatic_mcxx_wrapper(hls::stream<ap_axis<64, 1, 8, 5> >&, hls::stream<ap_axis<64, 1, 8, 5> >&, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)::in_ch2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mcxx_in_ch1.yuv_filter_hw_hls_automatic_mcxx_wrapper(hls::stream<ap_axis<64, 1, 8, 5> >&, hls::stream<ap_axis<64, 1, 8, 5> >&, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)::in_ch1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 125.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 126.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter_hw_moved' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mul_mul_16ns_16ns_32_1_1' to 'yuv_filter_hw_hlsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mac_muladd_6ns_8ns_9ns_13_1_1' to 'yuv_filter_hw_hlscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mac_muladd_7s_8ns_16ns_16_1_1' to 'yuv_filter_hw_hlsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mac_muladd_8ns_8ns_16ns_16_1_1' to 'yuv_filter_hw_hlseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_ama_addmuladd_5s_9ns_10ns_9ns_19_1_1' to 'yuv_filter_hw_hlsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mac_muladd_8s_10s_19s_19_1_1' to 'yuv_filter_hw_hlsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mac_muladd_10ns_10s_19s_20_1_1' to 'yuv_filter_hw_hlshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_mac_muladd_9s_10s_19s_19_1_1' to 'yuv_filter_hw_hlsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_hw_hlsibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter_hw_moved'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 128.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mcxx_send_finished' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mcxx_send_finished'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 130.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter_hw_hls_automatic_mcxx_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/mcxx_in_ch1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/mcxx_in_ch2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/mcxx_in_ch3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/mcxx_out_ch1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/mcxx_out_ch2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/mcxx_out_ch3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter_hw_hls_automatic_mcxx_wrapper/accID' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yuv_filter_hw_hls_automatic_mcxx_wrapper' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'p_reset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_mcxx_taskId' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_mcxx_parent_taskId' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_in_ch1' to 'yuv_filter_hw_hlsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_in_ch2' to 'yuv_filter_hw_hlskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_in_ch3' to 'yuv_filter_hw_hlslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_out_ch1' to 'yuv_filter_hw_hlsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_out_ch2' to 'yuv_filter_hw_hlsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_out_ch3' to 'yuv_filter_hw_hlsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_p_param' to 'yuv_filter_hw_hlspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_p_paramInfo' to 'yuv_filter_hw_hlsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_hw_hls_automatic_mcxx_wrapper_p_paramInfo_out' to 'yuv_filter_hw_hlsrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter_hw_hls_automatic_mcxx_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 137.406 MB.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_hw_hlsjbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_hw_hlspcA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_hw_hlsrcU_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 549.836 ; gain = 205.371 ; free physical = 4528 ; free virtual = 8459
INFO: [SYSC 207-301] Generating SystemC RTL for yuv_filter_hw_hls_automatic_mcxx_wrapper.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter_hw_hls_automatic_mcxx_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter_hw_hls_automatic_mcxx_wrapper.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 20 10:55:18 2020...
INFO: [HLS 200-112] Total elapsed time: 88.03 seconds; peak allocated memory: 137.406 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 20 10:55:45 2020...
[0;32mFinished synthesis of 'yuv_filter_hw'[0m
[1;33mDSP48E         8 used |    220 available -   3.64% utilization[0m
[1;33mBRAM_18K     206 used |    280 available -  73.57% utilization[0m
[1;33mLUT        13001 used |  53200 available -  24.44% utilization[0m
[1;33mFF          8296 used | 106400 available -    7.8% utilization[0m
[0;32mStep 'HLS' finished. 89s elapsed[0m
[1;33mStarting 'design' step[0m

****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/scripts/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
INFO: [Common 17-1463] Init.tcl in /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/scripts/init.tcl is not used. Vivado_init.tcl is already sourced.
source /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/scripts/10-design/generate_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-949] Unzipped '../IPs/bsc_ompss_smartompssmanager_1.2.zip' into repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'
INFO: [IP_Flow 19-1839] IP Catalog is up to date.

WARNING: This script was generated using Vivado <2015.4> without IP versions in the create_bd_cell commands, but is now being run in <2017.3.1> of Vivado. There may have been major IP version changes between Vivado <2015.4> and <2017.3.1>, which could impact the parameter settings of the IPs.
INFO: Currently there is no design <yuv_filter_design> in project, so creating one...
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
INFO: Making design <yuv_filter_design> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "yuv_filter_design".
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1534.160 ; gain = 221.945 ; free physical = 4142 ; free virtual = 8174
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [PS7-6] The applied preset does not match with zedboard board preset. You may not get expected settings for zedboard board. The ZedBoard preset is designed for ZedBoard board.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "yuv_filter false_design".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_gpio:* bsc:ompss:smartompssmanager:* xilinx.com:ip:blk_mem_gen:* xilinx.com:ip:axi_bram_ctrl:*  .
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] yuv_filter_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] yuv_filter_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin /Hardware_Runtime/hwruntime_rst/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1731] Type mismatch between connected pins: /Hardware_Runtime/hwruntime_rst/gpio_io_o(undef) and /Hardware_Runtime/Smart_OmpSs_Manager/ps_rst(rst)
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <yuv_filter false_design> may result in errors during validation.
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 

WARNING: This script was generated using Vivado <2015.4> without IP versions in the create_bd_cell commands, but is now being run in <2017.3.1> of Vivado. There may have been major IP version changes between Vivado <2015.4> and <2017.3.1>, which could impact the parameter settings of the IPs.
INFO: Currently the variable <design_name> is equal to "yuv_filter false_design".
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_TLAST' from '0' to '1' has been ignored for IP 'DummyKernel/outStream_Inter/xbar'
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 


WARNING: This Tcl script was generated from a block design that has not been validated. It is possible that design <yuv_filter false_design> may result in errors during validation.
WARNING: [BD 41-1753] The name 'yuv_filter_hw_hls_automatic_mcxx' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream. Setting parameter on /yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/outStream failed
WARNING: [BD 5-235] No pins matched 'get_bd_pins yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/mcxx_instr*'
WARNING: [BD 5-235] No pins matched 'get_bd_pins yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/*_mcxx_outPort*'
WARNING: [BD 5-235] No pins matched 'get_bd_pins yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/*_mcxx_twPort*'
WARNING: [BD 41-1753] The name 'yuv_filter_hw_hls_automatic_mcxx_0_outStream' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_MAX_XFERS' from '1' to '0' has been ignored for IP 'yuv_filter_hw_hls_automatic_mcxx_0_outStream'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_TLAST' from '0' to '1' has been ignored for IP 'yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
WARNING: [BD 41-1753] The name 'yuv_filter_hw_hls_automatic_mcxx_0_inStream' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 5-235] No pins matched 'get_bd_pins yuv_filter_hw_hls_automatic_mcxx_0/Adapter_outStream/*'
WARNING: [BD 5-235] No pins matched 'get_bd_pins yuv_filter_hw_hls_automatic_mcxx_0/twStream*'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_TLAST' from '0' to '1' has been ignored for IP 'yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
</processingSystem7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_in_ch1> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_out_ch2> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_in_ch2> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_out_ch3> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_in_ch3> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_out_ch1> at <0x00000000 [ 512M ]>
</Hardware_Runtime/cmdInQueue_BRAM_Ctrl/S_AXI/Mem0> is being mapped into </processingSystem7/Data> at <0x80000000 [ 8K ]>
</Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/S_AXI/Mem0> is being mapped into </processingSystem7/Data> at <0x82000000 [ 8K ]>
</Hardware_Runtime/hwruntime_rst/S_AXI/Reg> is being mapped into </processingSystem7/Data> at <0x81200000 [ 64K ]>
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
</Hardware_Runtime/cmdInQueue_BRAM_Ctrl/S_AXI/Mem0> is being mapped into </processingSystem7/Data> at <0x80000000 [ 8K ]>
</Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/S_AXI/Mem0> is being mapped into </processingSystem7/Data> at <0x80000000 [ 8K ]>
</Hardware_Runtime/hwruntime_rst/S_AXI/Reg> is being mapped into </processingSystem7/Data> at <0x81200000 [ 64K ]>
</bitstreamInfo_BRAM_Ctrl/S_AXI/Mem0> is being mapped into </processingSystem7/Data> at <0x80000000 [ 8K ]>
</processingSystem7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_in_ch1> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_out_ch2> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_in_ch2> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_out_ch3> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_in_ch3> at <0x00000000 [ 512M ]>
</processingSystem7/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/Data_m_axi_mcxx_out_ch1> at <0x00000000 [ 512M ]>
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_HP0/HP0_DDR_LOWOCM' - Parameter does not exist. 
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_HP1/HP1_DDR_LOWOCM' - Parameter does not exist. 
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_HP2/HP2_DDR_LOWOCM' - Parameter does not exist. 
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_HP3/HP3_DDR_LOWOCM' - Parameter does not exist. 
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_GP0/GP0_DDR_LOWOCM' - Parameter does not exist. 
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_GP1/GP1_DDR_LOWOCM' - Parameter does not exist. 
WARNING: [BD 41-1642] Cannot set the parameter 'range' on '/processingSystem7/S_AXI_ACP/ACP_DDR_LOWOCM' - Parameter does not exist. 
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/bitstream_info.coe' provided. It will be converted relative to IP Instance files '../../../../../../bitstream_info.coe'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
WARNING: [Coretcl 2-176] No IPs found
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_TLAST' from '0' to '1' has been ignored for IP 'yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_TLAST' from '0' to '1' has been ignored for IP 'DummyKernel/outStream_Inter/xbar'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Hardware_Runtime/accAvailability' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Hardware_Runtime/accAvailability' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/Hardware_Runtime/accAvailability' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/Hardware_Runtime/accAvailability' with propagated value(32). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /bitstreamInfo/BRAM_PORTA(OTHER) and /bitstreamInfo_BRAM_Ctrl/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.211 ; gain = 24.422 ; free physical = 3932 ; free virtual = 8000
INFO: [BD 41-1662] The design 'yuv_filter_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to net 'cmdInQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to net 'cmdOutQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bitstreamInfo/addra'(32) to net 'bitstreamInfo_BRAM_Ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to net 'cmdInQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to net 'cmdOutQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bitstreamInfo/addra'(32) to net 'bitstreamInfo_BRAM_Ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/sim/yuv_filter_design.vhd
VHDL Output written to : /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hdl/yuv_filter_design_wrapper.vhd
INFO: [Common 17-206] Exiting Vivado at Wed May 20 10:57:10 2020...
[0;32mBlock Design generated[0m
[0;32mStep 'design' finished. 85s elapsed[0m
[1;33mStarting 'synthesis' step[0m

****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/scripts/20-synthesis/synthesize_design.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.707 ; gain = 69.922 ; free physical = 4323 ; free virtual = 8401
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - bitstreamInfo
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - bitstreamInfo_BRAM_Ctrl
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processingSystem7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rstProcessingSystem7
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:xlconstant:1.1 - accID
Adding cell -- bsc:ompss:yuv_filter_hw_hls_automatic_mcxx_wrapper:1.0 - yuv_filter_hw_hls_automatic_mcxx
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hwruntime_rst
Adding cell -- bsc:ompss:smartompssmanager:1.2 - Smart_OmpSs_Manager
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - accAvailability
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - cmdInQueue_BRAM_Ctrl
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - cmdOutQueue_BRAM_Ctrl
WARNING: [BD 41-1731] Type mismatch between connected pins: /Hardware_Runtime/hwruntime_rst/gpio_io_o(undef) and /Hardware_Runtime/Smart_OmpSs_Manager/ps_rst(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <yuv_filter_design> from BD file <../yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd>
INFO: [BD 41-1662] The design 'yuv_filter_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to net 'cmdInQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to net 'cmdOutQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bitstreamInfo/addra'(32) to net 'bitstreamInfo_BRAM_Ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_0_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_1_Inter/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_2_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/S_AXI_data_3_Inter/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to net 'cmdInQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to net 'cmdOutQueue_BRAM_Ctrl_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bitstreamInfo/addra'(32) to net 'bitstreamInfo_BRAM_Ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/sim/yuv_filter_design.vhd
VHDL Output written to : /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hdl/yuv_filter_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block bitstreamInfo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bitstreamInfo_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processingSystem7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rstProcessingSystem7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_master_1_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwruntime_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/Smart_OmpSs_Manager .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/accAvailability .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdInQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdInQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdOutQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdOutQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0/accID .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_1_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_0_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0_inStream/s_arb_req_suppress_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0_outStream/m01_couplers/auto_ss_u .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/s_arb_req_suppress_concat .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_5/yuv_filter_design_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_4/yuv_filter_design_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_3_Inter/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_3_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_3/yuv_filter_design_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_2_Inter/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_2_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_2/yuv_filter_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_1_Inter/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_1_Inter/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_1_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_1/yuv_filter_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_0_Inter/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_0_Inter/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_data_0_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_0/yuv_filter_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_master_1_Inter/s00_couplers/auto_pc .
Exporting to file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hw_handoff/yuv_filter_design.hwh
Generated Block Design Tcl file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hw_handoff/yuv_filter_design_bd.tcl
Generated Hardware Definition File /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1493.391 ; gain = 177.328 ; free physical = 4020 ; free virtual = 8200
WARNING: [Vivado 12-818] No files matched '../yuv_filter/yuv_filter.srcs/sources_1/yuv_filter_design/yuv_filter_design.bd'
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP yuv_filter_design_bitstreamInfo_0, cache-ID = edcdae23fb5e5e39.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0, cache-ID = 77e0d3a908154120.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP yuv_filter_design_processingSystem7_0, cache-ID = 664fb8b324536706.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP yuv_filter_design_rstProcessingSystem7_0, cache-ID = 594ad629cb143cf5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP yuv_filter_design_xbar_0, cache-ID = c7de3343f7e94ae1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP yuv_filter_design_hwruntime_rst_0, cache-ID = e3feb1a8a9aee6ec.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.391 ; gain = 0.000 ; free physical = 3992 ; free virtual = 8181
[Wed May 20 10:58:47 2020] Launched yuv_filter_design_Smart_OmpSs_Manager_0_synth_1, yuv_filter_design_accAvailability_0_synth_1, yuv_filter_design_cmdInQueue_0_synth_1, yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_synth_1, yuv_filter_design_cmdOutQueue_0_synth_1, yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0_synth_1, yuv_filter_design_xbar_1_synth_1, yuv_filter_design_accID_0_synth_1, yuv_filter_design_xbar_3_synth_1, yuv_filter_design_xbar_2_synth_1, yuv_filter_design_xbar_7_synth_1, yuv_filter_design_xbar_6_synth_1, yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_synth_1, yuv_filter_design_xbar_5_synth_1, yuv_filter_design_xbar_4_synth_1, yuv_filter_design_s_arb_req_suppress_concat_1_synth_1, yuv_filter_design_auto_ss_u_0_synth_1, yuv_filter_design_s_arb_req_suppress_concat_0_synth_1, yuv_filter_design_auto_pc_5_synth_1, yuv_filter_design_auto_pc_4_synth_1, yuv_filter_design_auto_us_5_synth_1, yuv_filter_design_auto_pc_3_synth_1, yuv_filter_design_auto_us_4_synth_1, yuv_filter_design_auto_pc_2_synth_1, yuv_filter_design_auto_us_3_synth_1, yuv_filter_design_auto_us_2_synth_1, yuv_filter_design_auto_pc_1_synth_1, yuv_filter_design_auto_us_1_synth_1, yuv_filter_design_auto_us_0_synth_1, yuv_filter_design_auto_pc_0_synth_1...
Run output will be captured here:
yuv_filter_design_Smart_OmpSs_Manager_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_Smart_OmpSs_Manager_0_synth_1/runme.log
yuv_filter_design_accAvailability_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_accAvailability_0_synth_1/runme.log
yuv_filter_design_cmdInQueue_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_cmdInQueue_0_synth_1/runme.log
yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_synth_1/runme.log
yuv_filter_design_cmdOutQueue_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_cmdOutQueue_0_synth_1/runme.log
yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0_synth_1/runme.log
yuv_filter_design_xbar_1_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_1_synth_1/runme.log
yuv_filter_design_accID_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_accID_0_synth_1/runme.log
yuv_filter_design_xbar_3_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_3_synth_1/runme.log
yuv_filter_design_xbar_2_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_2_synth_1/runme.log
yuv_filter_design_xbar_7_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_7_synth_1/runme.log
yuv_filter_design_xbar_6_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_6_synth_1/runme.log
yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_synth_1/runme.log
yuv_filter_design_xbar_5_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_5_synth_1/runme.log
yuv_filter_design_xbar_4_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_xbar_4_synth_1/runme.log
yuv_filter_design_s_arb_req_suppress_concat_1_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_s_arb_req_suppress_concat_1_synth_1/runme.log
yuv_filter_design_auto_ss_u_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_ss_u_0_synth_1/runme.log
yuv_filter_design_s_arb_req_suppress_concat_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_s_arb_req_suppress_concat_0_synth_1/runme.log
yuv_filter_design_auto_pc_5_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_pc_5_synth_1/runme.log
yuv_filter_design_auto_pc_4_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_pc_4_synth_1/runme.log
yuv_filter_design_auto_us_5_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_us_5_synth_1/runme.log
yuv_filter_design_auto_pc_3_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_pc_3_synth_1/runme.log
yuv_filter_design_auto_us_4_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_us_4_synth_1/runme.log
yuv_filter_design_auto_pc_2_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_pc_2_synth_1/runme.log
yuv_filter_design_auto_us_3_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_us_3_synth_1/runme.log
yuv_filter_design_auto_us_2_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_us_2_synth_1/runme.log
yuv_filter_design_auto_pc_1_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_pc_1_synth_1/runme.log
yuv_filter_design_auto_us_1_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_us_1_synth_1/runme.log
yuv_filter_design_auto_us_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_us_0_synth_1/runme.log
yuv_filter_design_auto_pc_0_synth_1: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/yuv_filter_design_auto_pc_0_synth_1/runme.log
[Wed May 20 10:58:47 2020] Launched synth_1...
Run output will be captured here: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1536.652 ; gain = 43.262 ; free physical = 3589 ; free virtual = 7782
[Wed May 20 10:58:47 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log yuv_filter_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source yuv_filter_design_wrapper.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.227 ; gain = 67.375 ; free physical = 3520 ; free virtual = 7875
Command: synth_design -top yuv_filter_design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1340.051 ; gain = 86.996 ; free physical = 3405 ; free virtual = 7761
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_wrapper' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hdl/yuv_filter_design_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'yuv_filter_design' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:13221' bound to instance 'yuv_filter_design_i' of component 'yuv_filter_design' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hdl/yuv_filter_design_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:13251]
INFO: [Synth 8-638] synthesizing module 'Hardware_Runtime_imp_MXYSD1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11126]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_GP_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5856]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1L5MR7F' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1L5MR7F' (1#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:517]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_19CN1IY' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1413]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_19CN1IY' (2#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_4OTV3T' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1932]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_pc_5' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'yuv_filter_design_auto_pc_5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2104]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_pc_5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_4OTV3T' (3#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1932]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WC4IRP' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4747]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WC4IRP' (4#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4747]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_1' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:6580]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_1_stub.vhdl:81]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_GP_Inter_0' (5#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5856]
INFO: [Synth 8-3491] module 'yuv_filter_design_Smart_OmpSs_Manager_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_Smart_OmpSs_Manager_0_stub.vhdl:5' bound to instance 'Smart_OmpSs_Manager' of component 'yuv_filter_design_Smart_OmpSs_Manager_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11709]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_Smart_OmpSs_Manager_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_Smart_OmpSs_Manager_0_stub.vhdl:61]
INFO: [Synth 8-3491] module 'yuv_filter_design_accAvailability_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_accAvailability_0_stub.vhdl:5' bound to instance 'accAvailability' of component 'yuv_filter_design_accAvailability_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11762]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_accAvailability_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_accAvailability_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'yuv_filter_design_cmdInQueue_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdInQueue_0_stub.vhdl:5' bound to instance 'cmdInQueue' of component 'yuv_filter_design_cmdInQueue_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11779]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_cmdInQueue_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdInQueue_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'yuv_filter_design_cmdInQueue_BRAM_Ctrl_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_stub.vhdl:5' bound to instance 'cmdInQueue_BRAM_Ctrl' of component 'yuv_filter_design_cmdInQueue_BRAM_Ctrl_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11797]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_cmdInQueue_BRAM_Ctrl_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'yuv_filter_design_cmdOutQueue_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdOutQueue_0_stub.vhdl:5' bound to instance 'cmdOutQueue' of component 'yuv_filter_design_cmdOutQueue_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11840]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_cmdOutQueue_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdOutQueue_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0_stub.vhdl:5' bound to instance 'cmdOutQueue_BRAM_Ctrl' of component 'yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11858]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'yuv_filter_design_hwruntime_rst_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_hwruntime_rst_0_stub.vhdl:5' bound to instance 'hwruntime_rst' of component 'yuv_filter_design_hwruntime_rst_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11901]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_hwruntime_rst_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_hwruntime_rst_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'Hardware_Runtime_imp_MXYSD1' (6#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11126]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_M_AXI_master_1_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:6839]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_IQXPC' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1181]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_IQXPC' (7#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1181]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_UWZ6N5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1765]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_UWZ6N5' (8#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1765]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1F7RUOU' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2690]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_pc_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'yuv_filter_design_auto_pc_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2931]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_pc_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1F7RUOU' (9#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2690]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:7468]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_0_stub.vhdl:85]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_M_AXI_master_1_Inter_0' (10#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:6839]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_S_AXI_data_0_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:7699]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_19NOUMP' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:91]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_pc_1' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'yuv_filter_design_auto_pc_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:307]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_pc_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_1_stub.vhdl:81]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_19NOUMP' (11#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:91]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8BD4Q7' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3764]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_us_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'yuv_filter_design_auto_us_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3984]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_us_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8BD4Q7' (12#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3764]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_W18Y26' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5429]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_us_1' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'yuv_filter_design_auto_us_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5649]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_us_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_1_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_W18Y26' (13#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5429]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_4' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_4_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:8329]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_4_stub.vhdl:85]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_S_AXI_data_0_Inter_0' (14#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:7699]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_S_AXI_data_1_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:8560]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_A4I972' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:755]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_pc_2' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'yuv_filter_design_auto_pc_2' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:971]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_pc_2' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_2_stub.vhdl:81]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_A4I972' (15#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:755]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_17KK4DS' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2306]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_us_2' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_2_stub.vhdl:5' bound to instance 'auto_us' of component 'yuv_filter_design_auto_us_2' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2526]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_us_2' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_2_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_17KK4DS' (16#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2306]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1VKFBLD' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4991]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_us_3' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_3_stub.vhdl:5' bound to instance 'auto_us' of component 'yuv_filter_design_auto_us_3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5211]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_us_3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_3_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1VKFBLD' (17#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4991]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_5' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_5_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9190]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_5_stub.vhdl:85]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_S_AXI_data_1_Inter_0' (18#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:8560]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_S_AXI_data_2_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9384]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1JBV3V4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3095]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_pc_3' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'yuv_filter_design_auto_pc_3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3416]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_pc_3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_3_stub.vhdl:81]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_us_4' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_4_stub.vhdl:5' bound to instance 'auto_us' of component 'yuv_filter_design_auto_us_4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3489]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_us_4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_4_stub.vhdl:79]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1JBV3V4' (19#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3095]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_S_AXI_data_2_Inter_0' (20#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9384]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_S_AXI_data_3_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9689]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_JV6L3J' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4141]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_pc_4' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'yuv_filter_design_auto_pc_4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4462]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_pc_4' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_pc_4_stub.vhdl:81]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_us_5' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_5_stub.vhdl:5' bound to instance 'auto_us' of component 'yuv_filter_design_auto_us_5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4535]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_us_5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_us_5_stub.vhdl:79]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_JV6L3J' (21#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4141]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_S_AXI_data_3_Inter_0' (22#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9689]
INFO: [Synth 8-3491] module 'yuv_filter_design_bitstreamInfo_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_bitstreamInfo_0_stub.vhdl:5' bound to instance 'bitstreamInfo' of component 'yuv_filter_design_bitstreamInfo_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:14917]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_bitstreamInfo_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_bitstreamInfo_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0_stub.vhdl:5' bound to instance 'bitstreamInfo_BRAM_Ctrl' of component 'yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:14927]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'yuv_filter_design_processingSystem7_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_processingSystem7_0_stub.vhdl:5' bound to instance 'processingSystem7' of component 'yuv_filter_design_processingSystem7_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:14970]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_processingSystem7_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_processingSystem7_0_stub.vhdl:411]
INFO: [Synth 8-3491] module 'yuv_filter_design_rstProcessingSystem7_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_rstProcessingSystem7_0_stub.vhdl:5' bound to instance 'rstProcessingSystem7' of component 'yuv_filter_design_rstProcessingSystem7_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:15373]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_rstProcessingSystem7_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_rstProcessingSystem7_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_hw_hls_automatic_mcxx_0_imp_1QVXVJO' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:12166]
INFO: [Synth 8-3491] module 'yuv_filter_design_accID_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_accID_0_stub.vhdl:5' bound to instance 'accID' of component 'yuv_filter_design_accID_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:12900]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_accID_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_accID_0_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_inStream_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9957]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_RV5SQY' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1308]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_RV5SQY' (23#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1308]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PCGM44' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3592]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PCGM44' (24#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3592]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1DTRS8L' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4880]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1DTRS8L' (25#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4880]
INFO: [Synth 8-3491] module 'yuv_filter_design_s_arb_req_suppress_concat_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_s_arb_req_suppress_concat_0_stub.vhdl:5' bound to instance 's_arb_req_suppress_concat' of component 'yuv_filter_design_s_arb_req_suppress_concat_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10170]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_s_arb_req_suppress_concat_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_s_arb_req_suppress_concat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_2' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_2' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10176]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_2' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_2_stub.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_inStream_Inter_0' (26#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:9957]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_outStream_Inter_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10255]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_CHJ4O5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1076]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_CHJ4O5' (27#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1076]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_IQQP7O' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1656]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_IQQP7O' (28#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1656]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156WTI3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2195]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156WTI3' (29#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:2195]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_3' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_3_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10455]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_3' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_3_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_outStream_Inter_0' (30#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10255]
INFO: [Synth 8-3491] module 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_stub.vhdl:5' bound to instance 'yuv_filter_hw_hls_automatic_mcxx' of component 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:12982]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_stub.vhdl:242]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_hw_hls_automatic_mcxx_0_imp_1QVXVJO' (31#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:12166]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_inStream_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10535]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1OHJMP5' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:644]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1OHJMP5' (32#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:644]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RLGV4N' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RLGV4N' (33#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:4638]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_3VLBRQ' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5318]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_3VLBRQ' (34#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:5318]
INFO: [Synth 8-3491] module 'yuv_filter_design_s_arb_req_suppress_concat_1' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_s_arb_req_suppress_concat_1_stub.vhdl:5' bound to instance 's_arb_req_suppress_concat' of component 'yuv_filter_design_s_arb_req_suppress_concat_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10748]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_s_arb_req_suppress_concat_1' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_s_arb_req_suppress_concat_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_7' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_7_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_7' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10754]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_7' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_7_stub.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_inStream_0' (35#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10535]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_outStream_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10832]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1BZ45WI' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:412]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1BZ45WI' (36#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:412]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1HXPRXF' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1539]
INFO: [Synth 8-3491] module 'yuv_filter_design_auto_ss_u_0' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_ss_u_0_stub.vhdl:5' bound to instance 'auto_ss_u' of component 'yuv_filter_design_auto_ss_u_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_auto_ss_u_0' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_auto_ss_u_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1HXPRXF' (37#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:1539]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5ZWS7W' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3653]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5ZWS7W' (38#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:3653]
INFO: [Synth 8-3491] module 'yuv_filter_design_xbar_6' declared at '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_6_stub.vhdl:5' bound to instance 'xbar' of component 'yuv_filter_design_xbar_6' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:11029]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_design_xbar_6' [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/realtime/yuv_filter_design_xbar_6_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_outStream_0' (39#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:10832]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design' (40#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/synth/yuv_filter_design.vhd:13251]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_design_wrapper' (41#1) [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/hdl/yuv_filter_design_wrapper.vhd:40]
WARNING: [Synth 8-3331] design s00_couplers_imp_5ZWS7W has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_5ZWS7W has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_5ZWS7W has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_5ZWS7W has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1HXPRXF has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1HXPRXF has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1BZ45WI has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1BZ45WI has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1BZ45WI has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1BZ45WI has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_3VLBRQ has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_3VLBRQ has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_3VLBRQ has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_3VLBRQ has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_RLGV4N has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_RLGV4N has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_RLGV4N has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_RLGV4N has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1OHJMP5 has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1OHJMP5 has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1OHJMP5 has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1OHJMP5 has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_156WTI3 has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_156WTI3 has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_156WTI3 has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_156WTI3 has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_IQQP7O has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_IQQP7O has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_IQQP7O has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_IQQP7O has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_CHJ4O5 has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_CHJ4O5 has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_CHJ4O5 has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_CHJ4O5 has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1DTRS8L has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1DTRS8L has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1DTRS8L has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1DTRS8L has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1PCGM44 has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1PCGM44 has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1PCGM44 has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1PCGM44 has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_RV5SQY has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_RV5SQY has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_RV5SQY has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_RV5SQY has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_JV6L3J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_JV6L3J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_JV6L3J has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_JV6L3J has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design yuv_filter_design_S_AXI_data_3_Inter_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design yuv_filter_design_S_AXI_data_3_Inter_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1JBV3V4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1JBV3V4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1JBV3V4 has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_1JBV3V4 has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design yuv_filter_design_S_AXI_data_2_Inter_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design yuv_filter_design_S_AXI_data_2_Inter_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1VKFBLD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1VKFBLD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1VKFBLD has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_1VKFBLD has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_17KK4DS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_17KK4DS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_17KK4DS has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_17KK4DS has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_A4I972 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_A4I972 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_W18Y26 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_W18Y26 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_W18Y26 has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_W18Y26 has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_8BD4Q7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8BD4Q7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8BD4Q7 has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_8BD4Q7 has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_19NOUMP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_19NOUMP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1F7RUOU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1F7RUOU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_UWZ6N5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_UWZ6N5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_UWZ6N5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_UWZ6N5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_IQXPC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_IQXPC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_IQXPC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_IQXPC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WC4IRP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WC4IRP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WC4IRP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WC4IRP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4OTV3T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4OTV3T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19CN1IY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19CN1IY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19CN1IY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19CN1IY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1L5MR7F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1L5MR7F has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.582 ; gain = 157.527 ; free physical = 3396 ; free virtual = 7753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.582 ; gain = 157.527 ; free physical = 3403 ; free virtual = 7760
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp73/yuv_filter_design_bitstreamInfo_0_in_context.xdc] for cell 'yuv_filter_design_i/bitstreamInfo'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp73/yuv_filter_design_bitstreamInfo_0_in_context.xdc] for cell 'yuv_filter_design_i/bitstreamInfo'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp75/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp75/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc] for cell 'yuv_filter_design_i/processingSystem7'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc] for cell 'yuv_filter_design_i/processingSystem7'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp79/yuv_filter_design_rstProcessingSystem7_0_in_context.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp79/yuv_filter_design_rstProcessingSystem7_0_in_context.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp81/yuv_filter_design_xbar_0_in_context.xdc] for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp81/yuv_filter_design_xbar_0_in_context.xdc] for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp83/yuv_filter_design_hwruntime_rst_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp83/yuv_filter_design_hwruntime_rst_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp85/yuv_filter_design_Smart_OmpSs_Manager_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp85/yuv_filter_design_Smart_OmpSs_Manager_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp87/yuv_filter_design_accAvailability_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/accAvailability'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp87/yuv_filter_design_accAvailability_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/accAvailability'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp89/yuv_filter_design_cmdInQueue_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp89/yuv_filter_design_cmdInQueue_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp91/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp91/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp93/yuv_filter_design_cmdInQueue_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp93/yuv_filter_design_cmdInQueue_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp95/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp95/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp97/yuv_filter_design_xbar_1_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp97/yuv_filter_design_xbar_1_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp99/yuv_filter_design_accID_0_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/accID'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp99/yuv_filter_design_accID_0_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/accID'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp101/yuv_filter_design_xbar_3_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp101/yuv_filter_design_xbar_3_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp103/yuv_filter_design_xbar_2_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp103/yuv_filter_design_xbar_2_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp105/yuv_filter_design_xbar_7_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp105/yuv_filter_design_xbar_7_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp107/yuv_filter_design_xbar_6_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp107/yuv_filter_design_xbar_6_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp109/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp109/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp111/yuv_filter_design_xbar_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp111/yuv_filter_design_xbar_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp113/yuv_filter_design_xbar_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp113/yuv_filter_design_xbar_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/xbar'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp115/yuv_filter_design_s_arb_req_suppress_concat_1_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/s_arb_req_suppress_concat'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp115/yuv_filter_design_s_arb_req_suppress_concat_1_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/s_arb_req_suppress_concat'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp117/yuv_filter_design_auto_ss_u_0_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/m01_couplers/auto_ss_u'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp117/yuv_filter_design_auto_ss_u_0_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/m01_couplers/auto_ss_u'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp119/yuv_filter_design_s_arb_req_suppress_concat_1_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/s_arb_req_suppress_concat'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp119/yuv_filter_design_s_arb_req_suppress_concat_1_in_context.xdc] for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/s_arb_req_suppress_concat'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp121/yuv_filter_design_auto_pc_5_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp121/yuv_filter_design_auto_pc_5_in_context.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/m02_couplers/auto_pc'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp123/yuv_filter_design_auto_pc_4_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp123/yuv_filter_design_auto_pc_4_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp125/yuv_filter_design_auto_us_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp125/yuv_filter_design_auto_us_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp127/yuv_filter_design_auto_pc_4_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp127/yuv_filter_design_auto_pc_4_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp129/yuv_filter_design_auto_us_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp129/yuv_filter_design_auto_us_5_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp131/yuv_filter_design_auto_pc_2_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp131/yuv_filter_design_auto_pc_2_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp133/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp133/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp135/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp135/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp137/yuv_filter_design_auto_pc_2_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp137/yuv_filter_design_auto_pc_2_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp139/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp139/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp141/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp141/yuv_filter_design_auto_us_3_in_context.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp143/yuv_filter_design_auto_pc_0_in_context.xdc] for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp143/yuv_filter_design_auto_pc_0_in_context.xdc] for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/s00_couplers/auto_pc'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1742.703 ; gain = 0.000 ; free physical = 3112 ; free virtual = 7469
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/bitstreamInfo' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/Hardware_Runtime/accAvailability' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:03:30 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3208 ; free virtual = 7566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:03:30 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3208 ; free virtual = 7566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/.Xil/Vivado-3049-ompssatfpga/dcp77/yuv_filter_design_processingSystem7_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/GP_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/GP_Inter/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/GP_Inter/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/accAvailability. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/cmdInQueue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/cmdOutQueue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/Hardware_Runtime/hwruntime_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/M_AXI_master_1_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/M_AXI_master_1_Inter/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/M_AXI_master_1_Inter/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_0_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_0_Inter/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_1_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_1_Inter/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_2_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_3_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/bitstreamInfo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/processingSystem7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/rstProcessingSystem7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/accID. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/s_arb_req_suppress_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/s_arb_req_suppress_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/m01_couplers/auto_ss_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:03:30 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3208 ; free virtual = 7565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3209 ; free virtual = 7566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3208 ; free virtual = 7566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl/bram_clk_a' to pin 'yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/processingSystem7/FCLK_CLK0' to pin 'yuv_filter_design_i/processingSystem7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/accAvailability_CI_clk' to pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/bbstub_accAvailability_CI_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/accAvailability_CO_clk' to pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/bbstub_accAvailability_CO_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/cmdInQueue_clk' to pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/bbstub_cmdInQueue_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/cmdOutQueue_clk' to pin 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/bbstub_cmdOutQueue_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_clk_a' to pin 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_clk_a' to pin 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:03:42 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3085 ; free virtual = 7443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:03:42 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3085 ; free virtual = 7442
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:03:43 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:03:43 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:03:43 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:03:44 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:03:44 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:03:44 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:03:44 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------------+----------+
|      |BlackBox name                                        |Instances |
+------+-----------------------------------------------------+----------+
|1     |yuv_filter_design_xbar_0                             |         1|
|2     |yuv_filter_design_auto_pc_0                          |         1|
|3     |yuv_filter_design_xbar_4                             |         1|
|4     |yuv_filter_design_auto_pc_1                          |         1|
|5     |yuv_filter_design_auto_us_0                          |         1|
|6     |yuv_filter_design_auto_us_1                          |         1|
|7     |yuv_filter_design_xbar_5                             |         1|
|8     |yuv_filter_design_auto_pc_2                          |         1|
|9     |yuv_filter_design_auto_us_2                          |         1|
|10    |yuv_filter_design_auto_us_3                          |         1|
|11    |yuv_filter_design_auto_pc_3                          |         1|
|12    |yuv_filter_design_auto_us_4                          |         1|
|13    |yuv_filter_design_auto_pc_4                          |         1|
|14    |yuv_filter_design_auto_us_5                          |         1|
|15    |yuv_filter_design_s_arb_req_suppress_concat_1        |         1|
|16    |yuv_filter_design_xbar_7                             |         1|
|17    |yuv_filter_design_xbar_6                             |         1|
|18    |yuv_filter_design_auto_ss_u_0                        |         1|
|19    |yuv_filter_design_bitstreamInfo_0                    |         1|
|20    |yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0          |         1|
|21    |yuv_filter_design_processingSystem7_0                |         1|
|22    |yuv_filter_design_rstProcessingSystem7_0             |         1|
|23    |yuv_filter_design_xbar_1                             |         1|
|24    |yuv_filter_design_auto_pc_5                          |         1|
|25    |yuv_filter_design_Smart_OmpSs_Manager_0              |         1|
|26    |yuv_filter_design_accAvailability_0                  |         1|
|27    |yuv_filter_design_cmdInQueue_0                       |         1|
|28    |yuv_filter_design_cmdInQueue_BRAM_Ctrl_0             |         1|
|29    |yuv_filter_design_cmdOutQueue_0                      |         1|
|30    |yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0            |         1|
|31    |yuv_filter_design_hwruntime_rst_0                    |         1|
|32    |yuv_filter_design_s_arb_req_suppress_concat_0        |         1|
|33    |yuv_filter_design_xbar_2                             |         1|
|34    |yuv_filter_design_xbar_3                             |         1|
|35    |yuv_filter_design_accID_0                            |         1|
|36    |yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0 |         1|
+------+-----------------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------------------+------+
|      |Cell                                                         |Count |
+------+-------------------------------------------------------------+------+
|1     |yuv_filter_design_Smart_OmpSs_Manager_0_bbox_2               |     1|
|2     |yuv_filter_design_accAvailability_0_bbox_3                   |     1|
|3     |yuv_filter_design_accID_0_bbox_27                            |     1|
|4     |yuv_filter_design_auto_pc_0_bbox_9                           |     1|
|5     |yuv_filter_design_auto_pc_1_bbox_11                          |     1|
|6     |yuv_filter_design_auto_pc_2_bbox_15                          |     1|
|7     |yuv_filter_design_auto_pc_3_bbox_19                          |     1|
|8     |yuv_filter_design_auto_pc_4_bbox_21                          |     1|
|9     |yuv_filter_design_auto_pc_5_bbox_0                           |     1|
|10    |yuv_filter_design_auto_ss_u_0_bbox_34                        |     1|
|11    |yuv_filter_design_auto_us_0_bbox_12                          |     1|
|12    |yuv_filter_design_auto_us_1_bbox_13                          |     1|
|13    |yuv_filter_design_auto_us_2_bbox_16                          |     1|
|14    |yuv_filter_design_auto_us_3_bbox_17                          |     1|
|15    |yuv_filter_design_auto_us_4_bbox_20                          |     1|
|16    |yuv_filter_design_auto_us_5_bbox_22                          |     1|
|17    |yuv_filter_design_bitstreamInfo_0_bbox_23                    |     1|
|18    |yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0_bbox_24          |     1|
|19    |yuv_filter_design_cmdInQueue_0_bbox_4                        |     1|
|20    |yuv_filter_design_cmdInQueue_BRAM_Ctrl_0_bbox_5              |     1|
|21    |yuv_filter_design_cmdOutQueue_0_bbox_6                       |     1|
|22    |yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0_bbox_7             |     1|
|23    |yuv_filter_design_hwruntime_rst_0_bbox_8                     |     1|
|24    |yuv_filter_design_processingSystem7_0_bbox_25                |     1|
|25    |yuv_filter_design_rstProcessingSystem7_0_bbox_26             |     1|
|26    |yuv_filter_design_s_arb_req_suppress_concat_0_bbox_28        |     1|
|27    |yuv_filter_design_s_arb_req_suppress_concat_1_bbox_32        |     1|
|28    |yuv_filter_design_xbar_0_bbox_10                             |     1|
|29    |yuv_filter_design_xbar_1_bbox_1                              |     1|
|30    |yuv_filter_design_xbar_2_bbox_29                             |     1|
|31    |yuv_filter_design_xbar_3_bbox_30                             |     1|
|32    |yuv_filter_design_xbar_4_bbox_14                             |     1|
|33    |yuv_filter_design_xbar_5_bbox_18                             |     1|
|34    |yuv_filter_design_xbar_6_bbox_35                             |     1|
|35    |yuv_filter_design_xbar_7_bbox_33                             |     1|
|36    |yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_bbox_31 |     1|
+------+-------------------------------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                         |Module                                                           |Cells |
+------+-------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                              |                                                                 |  8370|
|2     |  yuv_filter_design_i                            |yuv_filter_design                                                |  8370|
|3     |    M_AXI_master_1_Inter                         |yuv_filter_design_M_AXI_master_1_Inter_0                         |   648|
|4     |      s00_couplers                               |s00_couplers_imp_1F7RUOU                                         |   254|
|5     |    S_AXI_data_0_Inter                           |yuv_filter_design_S_AXI_data_0_Inter_0                           |  1096|
|6     |      m00_couplers                               |m00_couplers_imp_19NOUMP                                         |   260|
|7     |      s00_couplers                               |s00_couplers_imp_8BD4Q7                                          |   242|
|8     |      s01_couplers                               |s01_couplers_imp_W18Y26                                          |   242|
|9     |    S_AXI_data_1_Inter                           |yuv_filter_design_S_AXI_data_1_Inter_0                           |  1096|
|10    |      m00_couplers                               |m00_couplers_imp_A4I972                                          |   260|
|11    |      s00_couplers                               |s00_couplers_imp_17KK4DS                                         |   242|
|12    |      s01_couplers                               |s01_couplers_imp_1VKFBLD                                         |   242|
|13    |    S_AXI_data_2_Inter                           |yuv_filter_design_S_AXI_data_2_Inter_0                           |   420|
|14    |      s00_couplers                               |s00_couplers_imp_1JBV3V4                                         |   420|
|15    |    S_AXI_data_3_Inter                           |yuv_filter_design_S_AXI_data_3_Inter_0                           |   420|
|16    |      s00_couplers                               |s00_couplers_imp_JV6L3J                                          |   420|
|17    |    yuv_filter_hw_hls_automatic_mcxx_0_inStream  |yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_inStream_0  |   102|
|18    |    yuv_filter_hw_hls_automatic_mcxx_0_outStream |yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0_outStream_0 |   290|
|19    |      m01_couplers                               |m01_couplers_imp_1HXPRXF                                         |    96|
|20    |    Hardware_Runtime                             |Hardware_Runtime_imp_MXYSD1                                      |  1765|
|21    |      GP_Inter                                   |yuv_filter_design_GP_Inter_0                                     |   687|
|22    |        m02_couplers                             |m02_couplers_imp_4OTV3T                                          |   153|
|23    |    yuv_filter_hw_hls_automatic_mcxx_0           |yuv_filter_hw_hls_automatic_mcxx_0_imp_1QVXVJO                   |  1397|
|24    |      inStream_Inter                             |yuv_filter_design_inStream_Inter_0                               |   102|
|25    |      outStream_Inter                            |yuv_filter_design_outStream_Inter_0                              |   194|
+------+-------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:03:44 . Memory (MB): peak = 1742.703 ; gain = 489.648 ; free physical = 3083 ; free virtual = 7441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1742.703 ; gain = 157.527 ; free physical = 3139 ; free virtual = 7496
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:03:44 . Memory (MB): peak = 1742.711 ; gain = 489.648 ; free physical = 3146 ; free virtual = 7504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:03:46 . Memory (MB): peak = 1742.711 ; gain = 514.484 ; free physical = 3119 ; free virtual = 7476
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/synth_1/yuv_filter_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file yuv_filter_design_wrapper_utilization_synth.rpt -pb yuv_filter_design_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1742.711 ; gain = 0.000 ; free physical = 3118 ; free virtual = 7476
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:24:44 2020...
[Wed May 20 11:24:44 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:50:54 ; elapsed = 00:25:57 . Memory (MB): peak = 1536.652 ; gain = 0.000 ; free physical = 3760 ; free virtual = 8117
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:24:45 2020...
[0;32mHardware synthesized[0m
[0;32mStep 'synthesis' finished. 1654s elapsed[0m
[1;33mStarting 'implementation' step[0m

****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/scripts/30-implementation/implement_design.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.777 ; gain = 96.988 ; free physical = 3960 ; free virtual = 8318
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - bitstreamInfo
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - bitstreamInfo_BRAM_Ctrl
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processingSystem7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rstProcessingSystem7
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:xlconstant:1.1 - accID
Adding cell -- bsc:ompss:yuv_filter_hw_hls_automatic_mcxx_wrapper:1.0 - yuv_filter_hw_hls_automatic_mcxx
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hwruntime_rst
Adding cell -- bsc:ompss:smartompssmanager:1.2 - Smart_OmpSs_Manager
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - accAvailability
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - cmdInQueue_BRAM_Ctrl
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - cmdOutQueue_BRAM_Ctrl
WARNING: [BD 41-1731] Type mismatch between connected pins: /Hardware_Runtime/hwruntime_rst/gpio_io_o(undef) and /Hardware_Runtime/Smart_OmpSs_Manager/ps_rst(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <yuv_filter_design> from BD file <../yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd>
[Wed May 20 11:29:06 2020] Launched impl_1...
Run output will be captured here: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:04:00 . Memory (MB): peak = 1380.090 ; gain = 32.961 ; free physical = 3063 ; free virtual = 7485
[Wed May 20 11:29:06 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log yuv_filter_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source yuv_filter_design_wrapper.tcl -notrace


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.281 ; gain = 64.430 ; free physical = 3660 ; free virtual = 8018
Command: link_design -top yuv_filter_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_bitstreamInfo_0/yuv_filter_design_bitstreamInfo_0.dcp' for cell 'yuv_filter_design_i/bitstreamInfo'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0.dcp' for cell 'yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_processingSystem7_0/yuv_filter_design_processingSystem7_0.dcp' for cell 'yuv_filter_design_i/processingSystem7'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0.dcp' for cell 'yuv_filter_design_i/rstProcessingSystem7'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_Smart_OmpSs_Manager_0/yuv_filter_design_Smart_OmpSs_Manager_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_accAvailability_0/yuv_filter_design_accAvailability_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/accAvailability'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdInQueue_0/yuv_filter_design_cmdInQueue_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdOutQueue_0/yuv_filter_design_cmdOutQueue_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_1/yuv_filter_design_xbar_1.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_5/yuv_filter_design_auto_pc_5.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_0/yuv_filter_design_xbar_0.dcp' for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_0/yuv_filter_design_auto_pc_0.dcp' for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_4/yuv_filter_design_xbar_4.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_1/yuv_filter_design_auto_pc_1.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_5/yuv_filter_design_xbar_5.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_2/yuv_filter_design_auto_pc_2.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_3/yuv_filter_design_auto_pc_3.dcp' for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4.dcp' for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_4/yuv_filter_design_auto_pc_4.dcp' for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5.dcp' for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_accID_0/yuv_filter_design_accID_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/accID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_s_arb_req_suppress_concat_0/yuv_filter_design_s_arb_req_suppress_concat_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/s_arb_req_suppress_concat'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_2/yuv_filter_design_xbar_2.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_3/yuv_filter_design_xbar_3.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_s_arb_req_suppress_concat_1/yuv_filter_design_s_arb_req_suppress_concat_1.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/s_arb_req_suppress_concat'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_7/yuv_filter_design_xbar_7.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_6/yuv_filter_design_xbar_6.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_ss_u_0/yuv_filter_design_auto_ss_u_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/m01_couplers/auto_ss_u'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_processingSystem7_0/yuv_filter_design_processingSystem7_0.xdc] for cell 'yuv_filter_design_i/processingSystem7/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_processingSystem7_0/yuv_filter_design_processingSystem7_0.xdc] for cell 'yuv_filter_design_i/processingSystem7/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0_board.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0_board.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0_board.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0_board.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_4/yuv_filter_design_auto_pc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_3/yuv_filter_design_auto_pc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_2/yuv_filter_design_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_1/yuv_filter_design_auto_pc_1.dcp'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2200.660 ; gain = 526.508 ; free physical = 2774 ; free virtual = 7196
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'yuv_filter_design_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 42 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:03:47 . Memory (MB): peak = 2200.699 ; gain = 971.418 ; free physical = 2874 ; free virtual = 7232
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.676 ; gain = 31.977 ; free physical = 2868 ; free virtual = 7227
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f0bd80f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7227
INFO: [Opt 31-389] Phase Retarget created 657 cells and removed 816 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 36 inverter(s) to 85 load pin(s).
Phase 2 Constant propagation | Checksum: 142638964

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7226
INFO: [Opt 31-389] Phase Constant propagation created 1646 cells and removed 5489 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ae5a459

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2864 ; free virtual = 7224
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1894 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11ae5a459

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2866 ; free virtual = 7225
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11ae5a459

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2866 ; free virtual = 7225
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2864 ; free virtual = 7223
Ending Logic Optimization Task | Checksum: 197b4f6d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2864 ; free virtual = 7223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.814 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 123 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 54 newly gated: 8 Total Ports: 246
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: de12f2ce

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2778 ; free virtual = 7142
Ending Power Optimization Task | Checksum: de12f2ce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.266 ; gain = 522.590 ; free physical = 2809 ; free virtual = 7173

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: bbffc056

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2811 ; free virtual = 7176
INFO: [Opt 31-389] Phase Remap created 6 cells and removed 12 cells
Ending Logic Optimization Task | Checksum: bbffc056

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2811 ; free virtual = 7176
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2760.266 ; gain = 559.566 ; free physical = 2811 ; free virtual = 7176
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2808 ; free virtual = 7175
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2802 ; free virtual = 7174
INFO: [runtcl-4] Executing : report_drc -file yuv_filter_design_wrapper_drc_opted.rpt -pb yuv_filter_design_wrapper_drc_opted.pb -rpx yuv_filter_design_wrapper_drc_opted.rpx
Command: report_drc -file yuv_filter_design_wrapper_drc_opted.rpt -pb yuv_filter_design_wrapper_drc_opted.pb -rpx yuv_filter_design_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7172
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b4015f28

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7172
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2801 ; free virtual = 7175

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe2c15e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7143

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176c0aa7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176c0aa7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7097
Phase 1 Placer Initialization | Checksum: 176c0aa7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7097

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12fda1aa8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7074

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12fda1aa8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7074

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22de671a1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22b4f2e7a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e7664a1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15e7664a1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 168283111

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2693 ; free virtual = 7070

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 27affae89

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7055

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 24e1e17ba

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2679 ; free virtual = 7056

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 24e1e17ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2679 ; free virtual = 7056

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 22562f6d3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2684 ; free virtual = 7061
Phase 3 Detail Placement | Checksum: 22562f6d3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2684 ; free virtual = 7061

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23c2c8311

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/inst/SmartOmpSsManager_i/Command_In/inst/grp_compareAndSendTask_fu_256/managed_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23c2c8311

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7073
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.060. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2bde6ab85

Time (s): cpu = 00:01:49 ; elapsed = 00:01:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7074
Phase 4.1 Post Commit Optimization | Checksum: 2bde6ab85

Time (s): cpu = 00:01:50 ; elapsed = 00:01:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7074

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2bde6ab85

Time (s): cpu = 00:01:50 ; elapsed = 00:01:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2bde6ab85

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f8011305

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f8011305

Time (s): cpu = 00:01:51 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075
Ending Placer Task | Checksum: fc4cde25

Time (s): cpu = 00:01:51 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7098
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7098
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2676 ; free virtual = 7091
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2710 ; free virtual = 7098
INFO: [runtcl-4] Executing : report_io -file yuv_filter_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7086
INFO: [runtcl-4] Executing : report_utilization -file yuv_filter_design_wrapper_utilization_placed.rpt -pb yuv_filter_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2708 ; free virtual = 7096
INFO: [runtcl-4] Executing : report_control_sets -file yuv_filter_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2708 ; free virtual = 7096
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cb22053b ConstDB: 0 ShapeSum: 312ad8ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2565 ; free virtual = 6953
Post Restoration Checksum: NetGraph: de282f30 NumContArr: cb11edb8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2562 ; free virtual = 6951

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2547 ; free virtual = 6936

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2547 ; free virtual = 6936
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20ff4f638

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2522 ; free virtual = 6912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.089  | TNS=0.000  | WHS=-0.391 | THS=-335.977|

Phase 2 Router Initialization | Checksum: 232e16057

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2521 ; free virtual = 6910

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21a02b006

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2516 ; free virtual = 6905

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2233
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.217 | TNS=-4.115 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ff1cfc70

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2509 ; free virtual = 6899

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-3.990 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f47c547e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2513 ; free virtual = 6902
Phase 4 Rip-up And Reroute | Checksum: 1f47c547e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2513 ; free virtual = 6902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ca09dbe0

Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2514 ; free virtual = 6903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.204 | TNS=-3.698 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1750f26a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1750f26a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894
Phase 5 Delay and Skew Optimization | Checksum: 1750f26a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14414a0eb

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2506 ; free virtual = 6895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.203 | TNS=-3.669 | WHS=-0.020 | THS=-0.038 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1e8a0a16f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894
Phase 6.1 Hold Fix Iter | Checksum: 1e8a0a16f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894
Phase 6 Post Hold Fix | Checksum: 19485a238

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2504 ; free virtual = 6894

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.78042 %
  Global Horizontal Routing Utilization  = 6.86503 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 124f1514d

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2504 ; free virtual = 6893

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 124f1514d

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2503 ; free virtual = 6893

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1063859b9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:53 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2502 ; free virtual = 6891

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 17f8fc469

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2501 ; free virtual = 6891
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.203 | TNS=-3.669 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17f8fc469

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2501 ; free virtual = 6891
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2537 ; free virtual = 6926

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:04 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2537 ; free virtual = 6926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6926
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2526 ; free virtual = 6928
INFO: [runtcl-4] Executing : report_drc -file yuv_filter_design_wrapper_drc_routed.rpt -pb yuv_filter_design_wrapper_drc_routed.pb -rpx yuv_filter_design_wrapper_drc_routed.rpx
Command: report_drc -file yuv_filter_design_wrapper_drc_routed.rpt -pb yuv_filter_design_wrapper_drc_routed.pb -rpx yuv_filter_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file yuv_filter_design_wrapper_methodology_drc_routed.rpt -pb yuv_filter_design_wrapper_methodology_drc_routed.pb -rpx yuv_filter_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file yuv_filter_design_wrapper_methodology_drc_routed.rpt -pb yuv_filter_design_wrapper_methodology_drc_routed.pb -rpx yuv_filter_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2769.273 ; gain = 0.000 ; free physical = 2373 ; free virtual = 6776
INFO: [runtcl-4] Executing : report_power -file yuv_filter_design_wrapper_power_routed.rpt -pb yuv_filter_design_wrapper_power_summary_routed.pb -rpx yuv_filter_design_wrapper_power_routed.rpx
Command: report_power -file yuv_filter_design_wrapper_power_routed.rpt -pb yuv_filter_design_wrapper_power_summary_routed.pb -rpx yuv_filter_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2769.273 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6740
INFO: [runtcl-4] Executing : report_route_status -file yuv_filter_design_wrapper_route_status.rpt -pb yuv_filter_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file yuv_filter_design_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx yuv_filter_design_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file yuv_filter_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file yuv_filter_design_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:33:10 2020...
[Wed May 20 11:33:16 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:10 . Memory (MB): peak = 1380.090 ; gain = 0.000 ; free physical = 3839 ; free virtual = 8257
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:33:16 2020...
[0;32mHardware implemented[0m
[0;32mStep 'implementation' finished. 511s elapsed[0m
[1;33mStarting 'bitstream' step[0m

****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/scripts/40-bitstream/generate_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.766 ; gain = 97.977 ; free physical = 3894 ; free virtual = 8312
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - bitstreamInfo
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - bitstreamInfo_BRAM_Ctrl
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processingSystem7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rstProcessingSystem7
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:xlconstant:1.1 - accID
Adding cell -- bsc:ompss:yuv_filter_hw_hls_automatic_mcxx_wrapper:1.0 - yuv_filter_hw_hls_automatic_mcxx
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hwruntime_rst
Adding cell -- bsc:ompss:smartompssmanager:1.2 - Smart_OmpSs_Manager
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - accAvailability
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - cmdInQueue_BRAM_Ctrl
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - cmdOutQueue_BRAM_Ctrl
WARNING: [BD 41-1731] Type mismatch between connected pins: /Hardware_Runtime/hwruntime_rst/gpio_io_o(undef) and /Hardware_Runtime/Smart_OmpSs_Manager/ps_rst(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <yuv_filter_design> from BD file <../yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/yuv_filter_design.bd>
INFO: [Vivado 12-1476] Run Step 'write_bitstream' appears to be already reset.
[Wed May 20 11:33:47 2020] Launched impl_1...
Run output will be captured here: /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1379.082 ; gain = 30.961 ; free physical = 3807 ; free virtual = 8225
[Wed May 20 11:33:47 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log yuv_filter_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source yuv_filter_design_wrapper.tcl -notrace


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.281 ; gain = 64.430 ; free physical = 3660 ; free virtual = 8018
Command: link_design -top yuv_filter_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_bitstreamInfo_0/yuv_filter_design_bitstreamInfo_0.dcp' for cell 'yuv_filter_design_i/bitstreamInfo'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0/yuv_filter_design_bitstreamInfo_BRAM_Ctrl_0.dcp' for cell 'yuv_filter_design_i/bitstreamInfo_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_processingSystem7_0/yuv_filter_design_processingSystem7_0.dcp' for cell 'yuv_filter_design_i/processingSystem7'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0.dcp' for cell 'yuv_filter_design_i/rstProcessingSystem7'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_Smart_OmpSs_Manager_0/yuv_filter_design_Smart_OmpSs_Manager_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_accAvailability_0/yuv_filter_design_accAvailability_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/accAvailability'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdInQueue_0/yuv_filter_design_cmdInQueue_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0/yuv_filter_design_cmdInQueue_BRAM_Ctrl_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdOutQueue_0/yuv_filter_design_cmdOutQueue_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0/yuv_filter_design_cmdOutQueue_BRAM_Ctrl_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_1/yuv_filter_design_xbar_1.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_5/yuv_filter_design_auto_pc_5.dcp' for cell 'yuv_filter_design_i/Hardware_Runtime/GP_Inter/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_0/yuv_filter_design_xbar_0.dcp' for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_0/yuv_filter_design_auto_pc_0.dcp' for cell 'yuv_filter_design_i/M_AXI_master_1_Inter/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_4/yuv_filter_design_xbar_4.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_1/yuv_filter_design_auto_pc_1.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1.dcp' for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_5/yuv_filter_design_xbar_5.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_2/yuv_filter_design_auto_pc_2.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3.dcp' for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_3/yuv_filter_design_auto_pc_3.dcp' for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4.dcp' for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_4/yuv_filter_design_auto_pc_4.dcp' for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5.dcp' for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_accID_0/yuv_filter_design_accID_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/accID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_design_yuv_filter_hw_hls_automatic_mcxx_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_s_arb_req_suppress_concat_0/yuv_filter_design_s_arb_req_suppress_concat_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/s_arb_req_suppress_concat'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_2/yuv_filter_design_xbar_2.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/inStream_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_3/yuv_filter_design_xbar_3.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/outStream_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_s_arb_req_suppress_concat_1/yuv_filter_design_s_arb_req_suppress_concat_1.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/s_arb_req_suppress_concat'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_7/yuv_filter_design_xbar_7.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_inStream/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_xbar_6/yuv_filter_design_xbar_6.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_ss_u_0/yuv_filter_design_auto_ss_u_0.dcp' for cell 'yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0_outStream/m01_couplers/auto_ss_u'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_processingSystem7_0/yuv_filter_design_processingSystem7_0.xdc] for cell 'yuv_filter_design_i/processingSystem7/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_processingSystem7_0/yuv_filter_design_processingSystem7_0.xdc] for cell 'yuv_filter_design_i/processingSystem7/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0_board.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0_board.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_rstProcessingSystem7_0/yuv_filter_design_rstProcessingSystem7_0.xdc] for cell 'yuv_filter_design_i/rstProcessingSystem7/U0'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0_board.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0_board.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_hwruntime_rst_0/yuv_filter_design_hwruntime_rst_0.xdc] for cell 'yuv_filter_design_i/Hardware_Runtime/hwruntime_rst/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_4/yuv_filter_design_auto_pc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_3/yuv_filter_design_auto_pc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_2/yuv_filter_design_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_pc_1/yuv_filter_design_auto_pc_1.dcp'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_5/yuv_filter_design_auto_us_5_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_4/yuv_filter_design_auto_us_4_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_3/yuv_filter_design_auto_us_3_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_2/yuv_filter_design_auto_us_2_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_1/yuv_filter_design_auto_us_1_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.srcs/sources_1/bd/yuv_filter_design/ip/yuv_filter_design_auto_us_0/yuv_filter_design_auto_us_0_clocks.xdc] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2200.660 ; gain = 526.508 ; free physical = 2774 ; free virtual = 7196
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'yuv_filter_design_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 42 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:03:47 . Memory (MB): peak = 2200.699 ; gain = 971.418 ; free physical = 2874 ; free virtual = 7232
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.676 ; gain = 31.977 ; free physical = 2868 ; free virtual = 7227
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f0bd80f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7227
INFO: [Opt 31-389] Phase Retarget created 657 cells and removed 816 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 36 inverter(s) to 85 load pin(s).
Phase 2 Constant propagation | Checksum: 142638964

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7226
INFO: [Opt 31-389] Phase Constant propagation created 1646 cells and removed 5489 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ae5a459

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2864 ; free virtual = 7224
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1894 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11ae5a459

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2866 ; free virtual = 7225
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11ae5a459

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2866 ; free virtual = 7225
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2864 ; free virtual = 7223
Ending Logic Optimization Task | Checksum: 197b4f6d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.676 ; gain = 0.000 ; free physical = 2864 ; free virtual = 7223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.814 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 123 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 54 newly gated: 8 Total Ports: 246
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: de12f2ce

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2778 ; free virtual = 7142
Ending Power Optimization Task | Checksum: de12f2ce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.266 ; gain = 522.590 ; free physical = 2809 ; free virtual = 7173

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: bbffc056

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2811 ; free virtual = 7176
INFO: [Opt 31-389] Phase Remap created 6 cells and removed 12 cells
Ending Logic Optimization Task | Checksum: bbffc056

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2811 ; free virtual = 7176
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2760.266 ; gain = 559.566 ; free physical = 2811 ; free virtual = 7176
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2808 ; free virtual = 7175
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2802 ; free virtual = 7174
INFO: [runtcl-4] Executing : report_drc -file yuv_filter_design_wrapper_drc_opted.rpt -pb yuv_filter_design_wrapper_drc_opted.pb -rpx yuv_filter_design_wrapper_drc_opted.rpx
Command: report_drc -file yuv_filter_design_wrapper_drc_opted.rpt -pb yuv_filter_design_wrapper_drc_opted.pb -rpx yuv_filter_design_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7172
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b4015f28

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7172
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2801 ; free virtual = 7175

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe2c15e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7143

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176c0aa7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176c0aa7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7097
Phase 1 Placer Initialization | Checksum: 176c0aa7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7097

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12fda1aa8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7074

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12fda1aa8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7074

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22de671a1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22b4f2e7a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e7664a1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15e7664a1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7070

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 168283111

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2693 ; free virtual = 7070

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 27affae89

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7055

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 24e1e17ba

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2679 ; free virtual = 7056

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 24e1e17ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2679 ; free virtual = 7056

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 22562f6d3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2684 ; free virtual = 7061
Phase 3 Detail Placement | Checksum: 22562f6d3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2684 ; free virtual = 7061

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23c2c8311

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net yuv_filter_design_i/Hardware_Runtime/Smart_OmpSs_Manager/inst/SmartOmpSsManager_i/Command_In/inst/grp_compareAndSendTask_fu_256/managed_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23c2c8311

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7073
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.060. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2bde6ab85

Time (s): cpu = 00:01:49 ; elapsed = 00:01:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7074
Phase 4.1 Post Commit Optimization | Checksum: 2bde6ab85

Time (s): cpu = 00:01:50 ; elapsed = 00:01:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7074

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2bde6ab85

Time (s): cpu = 00:01:50 ; elapsed = 00:01:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2bde6ab85

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f8011305

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f8011305

Time (s): cpu = 00:01:51 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7075
Ending Placer Task | Checksum: fc4cde25

Time (s): cpu = 00:01:51 ; elapsed = 00:01:03 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7098
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7098
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2676 ; free virtual = 7091
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2710 ; free virtual = 7098
INFO: [runtcl-4] Executing : report_io -file yuv_filter_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2698 ; free virtual = 7086
INFO: [runtcl-4] Executing : report_utilization -file yuv_filter_design_wrapper_utilization_placed.rpt -pb yuv_filter_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2708 ; free virtual = 7096
INFO: [runtcl-4] Executing : report_control_sets -file yuv_filter_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2708 ; free virtual = 7096
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cb22053b ConstDB: 0 ShapeSum: 312ad8ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2565 ; free virtual = 6953
Post Restoration Checksum: NetGraph: de282f30 NumContArr: cb11edb8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2562 ; free virtual = 6951

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2547 ; free virtual = 6936

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a93a1ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2547 ; free virtual = 6936
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20ff4f638

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2522 ; free virtual = 6912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.089  | TNS=0.000  | WHS=-0.391 | THS=-335.977|

Phase 2 Router Initialization | Checksum: 232e16057

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2521 ; free virtual = 6910

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21a02b006

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2516 ; free virtual = 6905

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2233
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.217 | TNS=-4.115 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ff1cfc70

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2509 ; free virtual = 6899

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-3.990 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f47c547e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2513 ; free virtual = 6902
Phase 4 Rip-up And Reroute | Checksum: 1f47c547e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2513 ; free virtual = 6902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ca09dbe0

Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2514 ; free virtual = 6903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.204 | TNS=-3.698 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1750f26a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1750f26a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894
Phase 5 Delay and Skew Optimization | Checksum: 1750f26a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14414a0eb

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2506 ; free virtual = 6895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.203 | TNS=-3.669 | WHS=-0.020 | THS=-0.038 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1e8a0a16f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894
Phase 6.1 Hold Fix Iter | Checksum: 1e8a0a16f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2505 ; free virtual = 6894
Phase 6 Post Hold Fix | Checksum: 19485a238

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2504 ; free virtual = 6894

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.78042 %
  Global Horizontal Routing Utilization  = 6.86503 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 124f1514d

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2504 ; free virtual = 6893

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 124f1514d

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2503 ; free virtual = 6893

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1063859b9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:53 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2502 ; free virtual = 6891

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 17f8fc469

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2501 ; free virtual = 6891
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.203 | TNS=-3.669 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17f8fc469

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2501 ; free virtual = 6891
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2537 ; free virtual = 6926

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:04 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2537 ; free virtual = 6926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6926
INFO: [Common 17-1381] The checkpoint '/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2760.266 ; gain = 0.000 ; free physical = 2526 ; free virtual = 6928
INFO: [runtcl-4] Executing : report_drc -file yuv_filter_design_wrapper_drc_routed.rpt -pb yuv_filter_design_wrapper_drc_routed.pb -rpx yuv_filter_design_wrapper_drc_routed.rpx
Command: report_drc -file yuv_filter_design_wrapper_drc_routed.rpt -pb yuv_filter_design_wrapper_drc_routed.pb -rpx yuv_filter_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file yuv_filter_design_wrapper_methodology_drc_routed.rpt -pb yuv_filter_design_wrapper_methodology_drc_routed.pb -rpx yuv_filter_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file yuv_filter_design_wrapper_methodology_drc_routed.rpt -pb yuv_filter_design_wrapper_methodology_drc_routed.pb -rpx yuv_filter_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/yuv_filter_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2769.273 ; gain = 0.000 ; free physical = 2373 ; free virtual = 6776
INFO: [runtcl-4] Executing : report_power -file yuv_filter_design_wrapper_power_routed.rpt -pb yuv_filter_design_wrapper_power_summary_routed.pb -rpx yuv_filter_design_wrapper_power_routed.rpx
Command: report_power -file yuv_filter_design_wrapper_power_routed.rpt -pb yuv_filter_design_wrapper_power_summary_routed.pb -rpx yuv_filter_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2769.273 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6740
INFO: [runtcl-4] Executing : report_route_status -file yuv_filter_design_wrapper_route_status.rpt -pb yuv_filter_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file yuv_filter_design_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx yuv_filter_design_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file yuv_filter_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file yuv_filter_design_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:33:10 2020...

*** Running vivado
    with args -log yuv_filter_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source yuv_filter_design_wrapper.tcl -notrace


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter_design_wrapper.tcl -notrace
Command: open_checkpoint yuv_filter_design_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1156.793 ; gain = 0.000 ; free physical = 3687 ; free virtual = 8105
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zedboard:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Netlist 29-17] Analyzing 931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/.Xil/Vivado-5187-ompssatfpga/dcp3/yuv_filter_design_wrapper_board.xdc]
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/.Xil/Vivado-5187-ompssatfpga/dcp3/yuv_filter_design_wrapper_board.xdc]
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/.Xil/Vivado-5187-ompssatfpga/dcp3/yuv_filter_design_wrapper_early.xdc]
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/.Xil/Vivado-5187-ompssatfpga/dcp3/yuv_filter_design_wrapper_early.xdc]
Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/.Xil/Vivado-5187-ompssatfpga/dcp3/yuv_filter_design_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2073.309 ; gain = 517.508 ; free physical = 2813 ; free virtual = 7286
Finished Parsing XDC File [/home/ompss/host/lab4-acc/yuvfilter/zedboard/yuv_filter_ait/xilinx/yuv_filter/yuv_filter.runs/impl_1/.Xil/Vivado-5187-ompssatfpga/dcp3/yuv_filter_design_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.480 ; gain = 41.172 ; free physical = 2776 ; free virtual = 7249
Restored from archive | CPU: 1.640000 secs | Memory: 28.831429 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.480 ; gain = 41.172 ; free physical = 2776 ; free virtual = 7249
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 42 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.3.1 (64-bit) build 2035080
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:32 . Memory (MB): peak = 2114.480 ; gain = 957.688 ; free physical = 2836 ; free virtual = 7254
Command: write_bitstream -force yuv_filter_design_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00 input yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00 input yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsg8j_U6/yuv_filter_hw_hlsg8j_DSP48_5_U/p input yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsg8j_U6/yuv_filter_hw_hlsg8j_DSP48_5_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsg8j_U6/yuv_filter_hw_hlsg8j_DSP48_5_U/p input yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsg8j_U6/yuv_filter_hw_hlsg8j_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsibs_U8/yuv_filter_hw_hlsibs_DSP48_7_U/p input yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsibs_U8/yuv_filter_hw_hlsibs_DSP48_7_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00 output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlscud_U2/yuv_filter_hw_hlscud_DSP48_1_U/p output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlscud_U2/yuv_filter_hw_hlscud_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsdEe_U3/yuv_filter_hw_hlsdEe_DSP48_2_U/p output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsdEe_U3/yuv_filter_hw_hlsdEe_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlseOg_U4/yuv_filter_hw_hlseOg_DSP48_3_U/p output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlseOg_U4/yuv_filter_hw_hlseOg_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsfYi_U5/yuv_filter_hw_hlsfYi_DSP48_4_U/p output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsfYi_U5/yuv_filter_hw_hlsfYi_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlshbi_U7/yuv_filter_hw_hlshbi_DSP48_6_U/p output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlshbi_U7/yuv_filter_hw_hlshbi_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsibs_U8/yuv_filter_hw_hlsibs_DSP48_7_U/p output yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsibs_U8/yuv_filter_hw_hlsibs_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00 multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsbkb_U1/yuv_filter_hw_hlsbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlscud_U2/yuv_filter_hw_hlscud_DSP48_1_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlscud_U2/yuv_filter_hw_hlscud_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsdEe_U3/yuv_filter_hw_hlsdEe_DSP48_2_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsdEe_U3/yuv_filter_hw_hlsdEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlseOg_U4/yuv_filter_hw_hlseOg_DSP48_3_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlseOg_U4/yuv_filter_hw_hlseOg_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsfYi_U5/yuv_filter_hw_hlsfYi_DSP48_4_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsfYi_U5/yuv_filter_hw_hlsfYi_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsg8j_U6/yuv_filter_hw_hlsg8j_DSP48_5_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsg8j_U6/yuv_filter_hw_hlsg8j_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlshbi_U7/yuv_filter_hw_hlshbi_DSP48_6_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlshbi_U7/yuv_filter_hw_hlshbi_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsibs_U8/yuv_filter_hw_hlsibs_DSP48_7_U/p multiplier stage yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/grp_yuv_filter_hw_moved_fu_952/yuv_filter_hw_hlsibs_U8/yuv_filter_hw_hlsibs_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_2_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: yuv_filter_design_i/yuv_filter_hw_hls_automatic_mcxx_0/yuv_filter_hw_hls_automatic_mcxx/U0/yuv_filter_hw_hls_automatic_mcxx_wrapper_mcxx_in_ch1_m_axi_U/bus_write/buff_wdata/mem_reg_i_1_n_0) which is driven by a register (yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 60 net(s) have no routable loads. The problem bus(es) and/or net(s) are yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_2_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, yuv_filter_design_i/S_AXI_data_0_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, yuv_filter_design_i/S_AXI_data_3_Inter/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, yuv_filter_design_i/S_AXI_data_1_Inter/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 60 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./yuv_filter_design_wrapper.bit...
Writing bitstream ./yuv_filter_design_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 42 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2583.418 ; gain = 468.938 ; free physical = 2748 ; free virtual = 7181
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:36:28 2020...
[Wed May 20 11:36:28 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:45 ; elapsed = 00:02:41 . Memory (MB): peak = 1379.082 ; gain = 0.000 ; free physical = 3822 ; free virtual = 8256
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:36:28 2020...
[0;32mBitstream generated[0m
[0;32mStep 'bitstream' finished. 192s elapsed[0m
[1;33mStep 'boot' is disabled[0m
[0;32mHardware automatic generation finished. 2568s elapsed[0m
FPGA Linking performed in 2569.160 seconds
Whole process took 2569.60 seconds to complete
Removing temporary filename '/tmp/arm-linux-gnueabihf-fpgacc_xohXZA'
Removing temporary filename 'yuv_filter.o'
Removing intermediate filename 'arm-linux-gnueabihf-fpgacc_yuv_filter.c'
Removing intermediate filename '2670988354:1:yuv_filter_hw_hls_automatic_mcxx.cpp'
Removing temporary filename '/tmp/arm-linux-gnueabihf-fpgacc_i8SylZ'
