xpm_cdc.sv,systemverilog,xpm,../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/hdl"
axi_crossbar_0_sim_netlist.v,verilog,xil_defaultlib,../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/axi_crossbar_0_sim_netlist.v,incdir="../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
