

================================================================
== Vitis HLS Report for 'sortList'
================================================================
* Date:           Thu Jul  6 01:41:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |   min  | max |   Type  |
    +---------+---------+----------+----------+--------+-----+---------+
    |   430094|        ?|  4.301 ms|         ?|  430094|    ?|       no|
    +---------+---------+----------+----------+--------+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_sortList_Pipeline_1_fu_108                |sortList_Pipeline_1                |   409602|   409602|   4.096 ms|   4.096 ms|  409602|  409602|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113  |sortList_Pipeline_VITIS_LOOP_23_1  |     4098|     4098|  40.980 us|  40.980 us|    4098|    4098|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121  |sortList_Pipeline_VITIS_LOOP_38_1  |     4101|     4101|  41.010 us|  41.010 us|    4101|    4101|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129  |sortList_Pipeline_VITIS_LOOP_45_3  |        3|        ?|  30.000 ns|          ?|       3|       ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |    16384|        ?|     8 ~ ?|          -|          -|  2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1183|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     700|   1711|    -|
|Memory           |     1024|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    216|    -|
|Register         |        -|    -|     416|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     1024|    0|    1116|   3110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      365|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |sitodp_32ns_64_6_no_dsp_1_U36                 |sitodp_32ns_64_6_no_dsp_1          |        0|   0|    0|     0|    0|
    |grp_sortList_Pipeline_1_fu_108                |sortList_Pipeline_1                |        0|   0|   21|    66|    0|
    |grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113  |sortList_Pipeline_VITIS_LOOP_23_1  |        0|   0|  277|   263|    0|
    |grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121  |sortList_Pipeline_VITIS_LOOP_38_1  |        0|   0|  335|  1249|    0|
    |grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129  |sortList_Pipeline_VITIS_LOOP_45_3  |        0|   0|   67|   133|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |Total                                         |                                   |        0|   0|  700|  1711|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |count_U  |sortList_count_RAM_AUTO_1R1W  |     1024|  0|   0|    0|  409600|   32|     1|     13107200|
    +---------+------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total    |                              |     1024|  0|   0|    0|  409600|   32|     1|     13107200|
    +---------+------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln44_1_fu_305_p2              |         +|   0|  0|   12|          12|           1|
    |add_ln44_fu_342_p2                |         +|   0|  0|   39|          32|          32|
    |add_ln513_fu_198_p2               |         +|   0|  0|   12|          12|          11|
    |empty_95_fu_319_p2                |         +|   0|  0|   39|          32|          32|
    |result_V_3_fu_280_p2              |         -|   0|  0|   39|           1|          32|
    |sub_ln1364_fu_212_p2              |         -|   0|  0|   12|          10|          11|
    |ap_block_state16_on_subcall_done  |       and|   0|  0|    2|           1|           1|
    |icmp_ln44_fu_299_p2               |      icmp|   0|  0|   12|          12|          13|
    |icmp_ln45_fu_332_p2               |      icmp|   0|  0|   18|          32|           1|
    |r_V_fu_238_p2                     |      lshr|   0|  0|  460|         137|         137|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|    2|           1|           1|
    |result_V_fu_285_p3                |    select|   0|  0|   32|           1|          32|
    |ush_fu_222_p3                     |    select|   0|  0|   12|           1|          12|
    |val_fu_272_p3                     |    select|   0|  0|   32|           1|          32|
    |r_V_2_fu_244_p2                   |       shl|   0|  0|  460|         137|         137|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1183|         422|         485|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  81|         17|    1|         17|
    |count_address0  |  20|          4|   19|         76|
    |count_ce0       |  20|          4|    1|          4|
    |count_ce1       |   9|          2|    1|          2|
    |count_d0        |  14|          3|   32|         96|
    |count_we0       |  14|          3|    1|          3|
    |data_address0   |  20|          4|   11|         44|
    |data_ce0        |  20|          4|    1|          4|
    |i_2_fu_66       |   9|          2|   12|         24|
    |index_fu_70     |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 216|         45|  111|        334|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln44_1_reg_413                                         |  12|   0|   12|          0|
    |ap_CS_fsm                                                  |  16|   0|   16|          0|
    |conv_reg_438                                               |  64|   0|   64|          0|
    |count_load_reg_428                                         |  32|   0|   32|          0|
    |empty_93_reg_433                                           |  31|   0|   31|          0|
    |empty_95_reg_418                                           |  32|   0|   32|          0|
    |grp_sortList_Pipeline_1_fu_108_ap_start_reg                |   1|   0|    1|          0|
    |grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113_ap_start_reg  |   1|   0|    1|          0|
    |grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |i_2_fu_66                                                  |  12|   0|   12|          0|
    |icmp_ln45_reg_443                                          |   1|   0|    1|          0|
    |index_fu_70                                                |  32|   0|   32|          0|
    |index_load_reg_447                                         |  32|   0|   32|          0|
    |num_reg_381                                                |  64|   0|   64|          0|
    |p_Result_s_reg_386                                         |   1|   0|    1|          0|
    |result_V_reg_397                                           |  32|   0|   32|          0|
    |trunc_ln58_reg_402                                         |  19|   0|   19|          0|
    |val_reg_391                                                |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 416|   0|  416|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      sortList|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      sortList|  return value|
|data_address0         |  out|   11|   ap_memory|          data|         array|
|data_ce0              |  out|    1|   ap_memory|          data|         array|
|data_q0               |   in|   64|   ap_memory|          data|         array|
|sorted_list_address0  |  out|   11|   ap_memory|   sorted_list|         array|
|sorted_list_ce0       |  out|    1|   ap_memory|   sorted_list|         array|
|sorted_list_we0       |  out|    1|   ap_memory|   sorted_list|         array|
|sorted_list_d0        |  out|   64|   ap_memory|   sorted_list|         array|
+----------------------+-----+-----+------------+--------------+--------------+

