// Seed: 2375203253
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
endmodule
program module_1 #(
    parameter id_5 = 32'd63
) (
    id_1[id_5 : 1],
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout reg id_3;
  output logic [7:0] id_2;
  output logic [7:0] id_1;
  assign id_2[id_5 :-1] = 1 - id_4;
  initial id_3 = id_4;
  logic id_6;
endprogram
module module_2 #(
    parameter id_5 = 32'd30,
    parameter id_7 = 32'd62
) (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wand _id_5,
    input wire id_6,
    output supply1 _id_7,
    input tri id_8,
    output tri id_9[-1 : id_7],
    output supply0 id_10[id_5 : 1]
);
  assign id_7 = id_3;
  module_0 modCall_1 ();
endmodule
