#include <z80_opcodes.h>
#include <opcodes.h>
#include <constants.h>
#include <string.h>

void init_opcode_NOP(){
	opcode* op = &OPCODE_NOP;
	op->name = "NOP";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_HLT(){
	opcode* op = &OPCODE_HLT;
	op->name = "HLT";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_HALT_TO_LOW,
			CHANGE_STATE_TO_HALT,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_INC_B(){
	opcode* op = &OPCODE_INC_B;
	op->name = "INC_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_C(){
	opcode* op = &OPCODE_INC_C;
	op->name = "INC_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_D(){
	opcode* op = &OPCODE_INC_D;
	op->name = "INC_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_E(){
	opcode* op = &OPCODE_INC_E;
	op->name = "INC_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_H(){
	opcode* op = &OPCODE_INC_H;
	op->name = "INC_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_L(){
	opcode* op = &OPCODE_INC_L;
	op->name = "INC_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_A(){
	opcode* op = &OPCODE_INC_A;
	op->name = "INC_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_INC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_INC_BC(){
	opcode* op = &OPCODE_INC_BC;
	op->name = "INC_BC";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_INC_DE(){
	opcode* op = &OPCODE_INC_DE;
	op->name = "INC_DE";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_DE_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_INC_HL(){
	opcode* op = &OPCODE_INC_HL;
	op->name = "INC_HL";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_HL_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_INC_SP(){
	opcode* op = &OPCODE_INC_SP;
	op->name = "INC_SP";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_INC_HL_MEM(){
	opcode* op = &OPCODE_INC_HL_MEM;
	op->name = "INC_HL_MEM";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_INC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_DEC_B(){
	opcode* op = &OPCODE_DEC_B;
	op->name = "DEC_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_C(){
	opcode* op = &OPCODE_DEC_C;
	op->name = "DEC_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_D(){
	opcode* op = &OPCODE_DEC_D;
	op->name = "DEC_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_E(){
	opcode* op = &OPCODE_DEC_E;
	op->name = "DEC_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_H(){
	opcode* op = &OPCODE_DEC_H;
	op->name = "DEC_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_L(){
	opcode* op = &OPCODE_DEC_L;
	op->name = "DEC_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_A(){
	opcode* op = &OPCODE_DEC_A;
	op->name = "DEC_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_DEC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_DEC_BC(){
	opcode* op = &OPCODE_DEC_BC;
	op->name = "DEC_BC";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_DEC_DE(){
	opcode* op = &OPCODE_DEC_DE;
	op->name = "DEC_DE";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_DE_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_DEC_HL(){
	opcode* op = &OPCODE_DEC_HL;
	op->name = "DEC_HL";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_HL_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_DEC_SP(){
	opcode* op = &OPCODE_DEC_SP;
	op->name = "DEC_SP";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_DEC_HL_MEM(){
	opcode* op = &OPCODE_DEC_HL_MEM;
	op->name = "DEC_HL_MEM";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_DEC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_B(){
	opcode* op = &OPCODE_LD_B_B;
	op->name = "LD_B_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_C(){
	opcode* op = &OPCODE_LD_B_C;
	op->name = "LD_B_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_D(){
	opcode* op = &OPCODE_LD_B_D;
	op->name = "LD_B_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_E(){
	opcode* op = &OPCODE_LD_B_E;
	op->name = "LD_B_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_H(){
	opcode* op = &OPCODE_LD_B_H;
	op->name = "LD_B_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_L(){
	opcode* op = &OPCODE_LD_B_L;
	op->name = "LD_B_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_A(){
	opcode* op = &OPCODE_LD_B_A;
	op->name = "LD_B_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_B_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_B(){
	opcode* op = &OPCODE_LD_C_B;
	op->name = "LD_C_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_C(){
	opcode* op = &OPCODE_LD_C_C;
	op->name = "LD_C_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_D(){
	opcode* op = &OPCODE_LD_C_D;
	op->name = "LD_C_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_E(){
	opcode* op = &OPCODE_LD_C_E;
	op->name = "LD_C_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_H(){
	opcode* op = &OPCODE_LD_C_H;
	op->name = "LD_C_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_L(){
	opcode* op = &OPCODE_LD_C_L;
	op->name = "LD_C_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_A(){
	opcode* op = &OPCODE_LD_C_A;
	op->name = "LD_C_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_B(){
	opcode* op = &OPCODE_LD_D_B;
	op->name = "LD_D_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_C(){
	opcode* op = &OPCODE_LD_D_C;
	op->name = "LD_D_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_D(){
	opcode* op = &OPCODE_LD_D_D;
	op->name = "LD_D_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_E(){
	opcode* op = &OPCODE_LD_D_E;
	op->name = "LD_D_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_H(){
	opcode* op = &OPCODE_LD_D_H;
	op->name = "LD_D_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_L(){
	opcode* op = &OPCODE_LD_D_L;
	op->name = "LD_D_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_A(){
	opcode* op = &OPCODE_LD_D_A;
	op->name = "LD_D_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_D_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_B(){
	opcode* op = &OPCODE_LD_E_B;
	op->name = "LD_E_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_C(){
	opcode* op = &OPCODE_LD_E_C;
	op->name = "LD_E_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_D(){
	opcode* op = &OPCODE_LD_E_D;
	op->name = "LD_E_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_E(){
	opcode* op = &OPCODE_LD_E_E;
	op->name = "LD_E_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_H(){
	opcode* op = &OPCODE_LD_E_H;
	op->name = "LD_E_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_L(){
	opcode* op = &OPCODE_LD_E_L;
	op->name = "LD_E_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_A(){
	opcode* op = &OPCODE_LD_E_A;
	op->name = "LD_E_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_B(){
	opcode* op = &OPCODE_LD_H_B;
	op->name = "LD_H_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_C(){
	opcode* op = &OPCODE_LD_H_C;
	op->name = "LD_H_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_D(){
	opcode* op = &OPCODE_LD_H_D;
	op->name = "LD_H_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_E(){
	opcode* op = &OPCODE_LD_H_E;
	op->name = "LD_H_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_H(){
	opcode* op = &OPCODE_LD_H_H;
	op->name = "LD_H_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_L(){
	opcode* op = &OPCODE_LD_H_L;
	op->name = "LD_H_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_A(){
	opcode* op = &OPCODE_LD_H_A;
	op->name = "LD_H_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_B(){
	opcode* op = &OPCODE_LD_L_B;
	op->name = "LD_L_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_C(){
	opcode* op = &OPCODE_LD_L_C;
	op->name = "LD_L_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_D(){
	opcode* op = &OPCODE_LD_L_D;
	op->name = "LD_L_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_E(){
	opcode* op = &OPCODE_LD_L_E;
	op->name = "LD_L_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_H(){
	opcode* op = &OPCODE_LD_L_H;
	op->name = "LD_L_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_L(){
	opcode* op = &OPCODE_LD_L_L;
	op->name = "LD_L_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_A(){
	opcode* op = &OPCODE_LD_L_A;
	op->name = "LD_L_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_B(){
	opcode* op = &OPCODE_LD_A_B;
	op->name = "LD_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_C(){
	opcode* op = &OPCODE_LD_A_C;
	op->name = "LD_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_D(){
	opcode* op = &OPCODE_LD_A_D;
	op->name = "LD_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_E(){
	opcode* op = &OPCODE_LD_A_E;
	op->name = "LD_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_H(){
	opcode* op = &OPCODE_LD_A_H;
	op->name = "LD_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_L(){
	opcode* op = &OPCODE_LD_A_L;
	op->name = "LD_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_A(){
	opcode* op = &OPCODE_LD_A_A;
	op->name = "LD_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_n(){
	opcode* op = &OPCODE_LD_B_n;
	op->name = "LD_B_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_n(){
	opcode* op = &OPCODE_LD_C_n;
	op->name = "LD_C_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_n(){
	opcode* op = &OPCODE_LD_D_n;
	op->name = "LD_D_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_n(){
	opcode* op = &OPCODE_LD_E_n;
	op->name = "LD_E_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_n(){
	opcode* op = &OPCODE_LD_H_n;
	op->name = "LD_H_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_n(){
	opcode* op = &OPCODE_LD_L_n;
	op->name = "LD_L_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_n(){
	opcode* op = &OPCODE_LD_A_n;
	op->name = "LD_A_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_B_HL(){
	opcode* op = &OPCODE_LD_B_HL;
	op->name = "LD_B_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_HL(){
	opcode* op = &OPCODE_LD_C_HL;
	op->name = "LD_C_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_HL(){
	opcode* op = &OPCODE_LD_D_HL;
	op->name = "LD_D_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_HL(){
	opcode* op = &OPCODE_LD_E_HL;
	op->name = "LD_E_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_HL(){
	opcode* op = &OPCODE_LD_H_HL;
	op->name = "LD_H_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_HL(){
	opcode* op = &OPCODE_LD_L_HL;
	op->name = "LD_L_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_HL(){
	opcode* op = &OPCODE_LD_A_HL;
	op->name = "LD_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_BC(){
	opcode* op = &OPCODE_LD_A_BC;
	op->name = "LD_A_BC";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_DE(){
	opcode* op = &OPCODE_LD_A_DE;
	op->name = "LD_A_DE";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_B(){
	opcode* op = &OPCODE_LD_HL_B;
	op->name = "LD_HL_B";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_B,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_C(){
	opcode* op = &OPCODE_LD_HL_C;
	op->name = "LD_HL_C";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_C,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_D(){
	opcode* op = &OPCODE_LD_HL_D;
	op->name = "LD_HL_D";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_D,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_E(){
	opcode* op = &OPCODE_LD_HL_E;
	op->name = "LD_HL_E";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_E,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_H(){
	opcode* op = &OPCODE_LD_HL_H;
	op->name = "LD_HL_H";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_H,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_L(){
	opcode* op = &OPCODE_LD_HL_L;
	op->name = "LD_HL_L";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_L,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_A(){
	opcode* op = &OPCODE_LD_HL_A;
	op->name = "LD_HL_A";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_A,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_BC_A(){
	opcode* op = &OPCODE_LD_BC_A;
	op->name = "LD_BC_A";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_A,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_DE_A(){
	opcode* op = &OPCODE_LD_DE_A;
	op->name = "LD_DE_A";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 4;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_DE,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_A,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 4;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_n(){
	opcode* op = &OPCODE_LD_HL_n;
	op->name = "LD_HL_n";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_LD_BC_nn(){
	opcode* op = &OPCODE_LD_BC_nn;
	op->name = "LD_BC_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_DE_nn(){
	opcode* op = &OPCODE_LD_DE_nn;
	op->name = "LD_DE_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_nn(){
	opcode* op = &OPCODE_LD_HL_nn;
	op->name = "LD_HL_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_SP_nn(){
	opcode* op = &OPCODE_LD_SP_nn;
	op->name = "LD_SP_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_SPL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_SPH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_SP_HL(){
	opcode* op = &OPCODE_LD_SP_HL;
	op->name = "LD_SP_HL";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_BUSREQ,
			SET_REG_SPH_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_REG_SPL_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_nn(){
	opcode* op = &OPCODE_LD_A_nn;
	op->name = "LD_A_nn";
	op->no_T_half_cycles = 20;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*20);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_HL(){
	opcode* op = &OPCODE_LD_MEM_HL;
	op->name = "LD_MEM_HL";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_HL_MEM(){
	opcode* op = &OPCODE_LD_HL_MEM;
	op->name = "LD_HL_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_A(){
	opcode* op = &OPCODE_LD_MEM_A;
	op->name = "LD_MEM_A";
	op->no_T_half_cycles = 20;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*20);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_A,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RLCA(){
	opcode* op = &OPCODE_RLCA;
	op->name = "RLCA";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRCA(){
	opcode* op = &OPCODE_RRCA;
	op->name = "RRCA";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLA(){
	opcode* op = &OPCODE_RLA;
	op->name = "RLA";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRA(){
	opcode* op = &OPCODE_RRA;
	op->name = "RRA";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_B(){
	opcode* op = &OPCODE_ADD_A_B;
	op->name = "ADD_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_C(){
	opcode* op = &OPCODE_ADD_A_C;
	op->name = "ADD_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_D(){
	opcode* op = &OPCODE_ADD_A_D;
	op->name = "ADD_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_E(){
	opcode* op = &OPCODE_ADD_A_E;
	op->name = "ADD_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_H(){
	opcode* op = &OPCODE_ADD_A_H;
	op->name = "ADD_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_L(){
	opcode* op = &OPCODE_ADD_A_L;
	op->name = "ADD_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_A(){
	opcode* op = &OPCODE_ADD_A_A;
	op->name = "ADD_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADD,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_HL(){
	opcode* op = &OPCODE_ADD_A_HL;
	op->name = "ADD_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_ADD,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_ADD_A_n(){
	opcode* op = &OPCODE_ADD_A_n;
	op->name = "ADD_A_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_ADD,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_ADD_HL_BC(){
	opcode* op = &OPCODE_ADD_HL_BC;
	op->name = "ADD_HL_BC";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_C,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_B,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_HL_DE(){
	opcode* op = &OPCODE_ADD_HL_DE;
	op->name = "ADD_HL_DE";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_E,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_D,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_HL_HL(){
	opcode* op = &OPCODE_ADD_HL_HL;
	op->name = "ADD_HL_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_L,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_H,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_HL_SP(){
	opcode* op = &OPCODE_ADD_HL_SP;
	op->name = "ADD_HL_SP";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_B(){
	opcode* op = &OPCODE_ADC_A_B;
	op->name = "ADC_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_C(){
	opcode* op = &OPCODE_ADC_A_C;
	op->name = "ADC_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_D(){
	opcode* op = &OPCODE_ADC_A_D;
	op->name = "ADC_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_E(){
	opcode* op = &OPCODE_ADC_A_E;
	op->name = "ADC_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_H(){
	opcode* op = &OPCODE_ADC_A_H;
	op->name = "ADC_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_L(){
	opcode* op = &OPCODE_ADC_A_L;
	op->name = "ADC_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_A(){
	opcode* op = &OPCODE_ADC_A_A;
	op->name = "ADC_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_ADC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_ADC_A_HL(){
	opcode* op = &OPCODE_ADC_A_HL;
	op->name = "ADC_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_ADC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_ADC_n(){
	opcode* op = &OPCODE_ADC_n;
	op->name = "ADC_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_ADC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SUB_A_B(){
	opcode* op = &OPCODE_SUB_A_B;
	op->name = "SUB_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_C(){
	opcode* op = &OPCODE_SUB_A_C;
	op->name = "SUB_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_D(){
	opcode* op = &OPCODE_SUB_A_D;
	op->name = "SUB_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_E(){
	opcode* op = &OPCODE_SUB_A_E;
	op->name = "SUB_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_H(){
	opcode* op = &OPCODE_SUB_A_H;
	op->name = "SUB_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_L(){
	opcode* op = &OPCODE_SUB_A_L;
	op->name = "SUB_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_A(){
	opcode* op = &OPCODE_SUB_A_A;
	op->name = "SUB_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SUB,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SUB_A_HL(){
	opcode* op = &OPCODE_SUB_A_HL;
	op->name = "SUB_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SUB,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SUB_n(){
	opcode* op = &OPCODE_SUB_n;
	op->name = "SUB_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SUB,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SBC_A_B(){
	opcode* op = &OPCODE_SBC_A_B;
	op->name = "SBC_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_C(){
	opcode* op = &OPCODE_SBC_A_C;
	op->name = "SBC_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_D(){
	opcode* op = &OPCODE_SBC_A_D;
	op->name = "SBC_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_E(){
	opcode* op = &OPCODE_SBC_A_E;
	op->name = "SBC_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_H(){
	opcode* op = &OPCODE_SBC_A_H;
	op->name = "SBC_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_L(){
	opcode* op = &OPCODE_SBC_A_L;
	op->name = "SBC_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_A(){
	opcode* op = &OPCODE_SBC_A_A;
	op->name = "SBC_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SBC,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SBC_A_HL(){
	opcode* op = &OPCODE_SBC_A_HL;
	op->name = "SBC_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SBC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SBC_n(){
	opcode* op = &OPCODE_SBC_n;
	op->name = "SBC_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SBC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_AND_A_B(){
	opcode* op = &OPCODE_AND_A_B;
	op->name = "AND_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_C(){
	opcode* op = &OPCODE_AND_A_C;
	op->name = "AND_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_D(){
	opcode* op = &OPCODE_AND_A_D;
	op->name = "AND_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_E(){
	opcode* op = &OPCODE_AND_A_E;
	op->name = "AND_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_H(){
	opcode* op = &OPCODE_AND_A_H;
	op->name = "AND_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_L(){
	opcode* op = &OPCODE_AND_A_L;
	op->name = "AND_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_A(){
	opcode* op = &OPCODE_AND_A_A;
	op->name = "AND_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_AND,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_AND_A_HL(){
	opcode* op = &OPCODE_AND_A_HL;
	op->name = "AND_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_AND,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_AND_n(){
	opcode* op = &OPCODE_AND_n;
	op->name = "AND_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_AND,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_OR_A_B(){
	opcode* op = &OPCODE_OR_A_B;
	op->name = "OR_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_C(){
	opcode* op = &OPCODE_OR_A_C;
	op->name = "OR_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_D(){
	opcode* op = &OPCODE_OR_A_D;
	op->name = "OR_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_E(){
	opcode* op = &OPCODE_OR_A_E;
	op->name = "OR_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_H(){
	opcode* op = &OPCODE_OR_A_H;
	op->name = "OR_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_L(){
	opcode* op = &OPCODE_OR_A_L;
	op->name = "OR_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_A(){
	opcode* op = &OPCODE_OR_A_A;
	op->name = "OR_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_OR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_OR_A_HL(){
	opcode* op = &OPCODE_OR_A_HL;
	op->name = "OR_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_OR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_OR_n(){
	opcode* op = &OPCODE_OR_n;
	op->name = "OR_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_OR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_XOR_A_B(){
	opcode* op = &OPCODE_XOR_A_B;
	op->name = "XOR_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_C(){
	opcode* op = &OPCODE_XOR_A_C;
	op->name = "XOR_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_D(){
	opcode* op = &OPCODE_XOR_A_D;
	op->name = "XOR_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_E(){
	opcode* op = &OPCODE_XOR_A_E;
	op->name = "XOR_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_H(){
	opcode* op = &OPCODE_XOR_A_H;
	op->name = "XOR_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_L(){
	opcode* op = &OPCODE_XOR_A_L;
	op->name = "XOR_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_A(){
	opcode* op = &OPCODE_XOR_A_A;
	op->name = "XOR_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_XOR,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_XOR_A_HL(){
	opcode* op = &OPCODE_XOR_A_HL;
	op->name = "XOR_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_XOR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_XOR_n(){
	opcode* op = &OPCODE_XOR_n;
	op->name = "XOR_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_XOR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_CPL(){
	opcode* op = &OPCODE_CPL;
	op->name = "CPL";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SKIP_INSTRUCTION,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CPL,
			SKIP_INSTRUCTION,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CCF(){
	opcode* op = &OPCODE_CCF;
	op->name = "CCF";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SKIP_INSTRUCTION,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CCF,
			SKIP_INSTRUCTION,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SCF(){
	opcode* op = &OPCODE_SCF;
	op->name = "SCF";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SKIP_INSTRUCTION,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SCF,
			SKIP_INSTRUCTION,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_B(){
	opcode* op = &OPCODE_CP_A_B;
	op->name = "CP_A_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_C(){
	opcode* op = &OPCODE_CP_A_C;
	op->name = "CP_A_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_D(){
	opcode* op = &OPCODE_CP_A_D;
	op->name = "CP_A_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_E(){
	opcode* op = &OPCODE_CP_A_E;
	op->name = "CP_A_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_H(){
	opcode* op = &OPCODE_CP_A_H;
	op->name = "CP_A_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_L(){
	opcode* op = &OPCODE_CP_A_L;
	op->name = "CP_A_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_A(){
	opcode* op = &OPCODE_CP_A_A;
	op->name = "CP_A_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_CP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_CP_A_HL(){
	opcode* op = &OPCODE_CP_A_HL;
	op->name = "CP_A_HL";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_CP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_CP_n(){
	opcode* op = &OPCODE_CP_n;
	op->name = "CP_n";
	op->no_T_half_cycles = 8;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*8);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_CP,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 6;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[6]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_nz(){
	opcode* op = &OPCODE_RET_nz;
	op->name = "RET_nz";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_NON_ZERO,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_z(){
	opcode* op = &OPCODE_RET_z;
	op->name = "RET_z";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_ZERO,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_nc(){
	opcode* op = &OPCODE_RET_nc;
	op->name = "RET_nc";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_NON_CARRY,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_c(){
	opcode* op = &OPCODE_RET_c;
	op->name = "RET_c";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_CARRY,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_po(){
	opcode* op = &OPCODE_RET_po;
	op->name = "RET_po";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_PARITY_ODD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_pe(){
	opcode* op = &OPCODE_RET_pe;
	op->name = "RET_pe";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_PARITY_EVEN,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_p(){
	opcode* op = &OPCODE_RET_p;
	op->name = "RET_p";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_SIGN_POSITIVE,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET_m(){
	opcode* op = &OPCODE_RET_m;
	op->name = "RET_m";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_COND_SIGN_NEGATIVE,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RET(){
	opcode* op = &OPCODE_RET;
	op->name = "RET";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_POP_BC(){
	opcode* op = &OPCODE_POP_BC;
	op->name = "POP_BC";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_POP_DE(){
	opcode* op = &OPCODE_POP_DE;
	op->name = "POP_DE";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_POP_HL(){
	opcode* op = &OPCODE_POP_HL;
	op->name = "POP_HL";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_POP_AF(){
	opcode* op = &OPCODE_POP_AF;
	op->name = "POP_AF";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_F_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_JP_NZ_nn(){
	opcode* op = &OPCODE_JP_NZ_nn;
	op->name = "JP_NZ_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_NON_ZERO,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_Z_nn(){
	opcode* op = &OPCODE_JP_Z_nn;
	op->name = "JP_Z_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_ZERO,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_NC_nn(){
	opcode* op = &OPCODE_JP_NC_nn;
	op->name = "JP_NC_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_NON_CARRY,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_C_nn(){
	opcode* op = &OPCODE_JP_C_nn;
	op->name = "JP_C_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_CARRY,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_nn(){
	opcode* op = &OPCODE_JP_nn;
	op->name = "JP_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			SKIP_INSTRUCTION,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_PO_nn(){
	opcode* op = &OPCODE_JP_PO_nn;
	op->name = "JP_PO_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_PARITY_ODD,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_PE_nn(){
	opcode* op = &OPCODE_JP_PE_nn;
	op->name = "JP_PE_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_PARITY_EVEN,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_P_nn(){
	opcode* op = &OPCODE_JP_P_nn;
	op->name = "JP_P_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_SIGN_POSITIVE,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_M_nn(){
	opcode* op = &OPCODE_JP_M_nn;
	op->name = "JP_M_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 5;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[5]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHANGE_STATE_TO_FETCH,
			CHANGE_STATE_COND_SIGN_NEGATIVE,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JP_HL(){
	opcode* op = &OPCODE_JP_HL;
	op->name = "JP_HL";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JR_e(){
	opcode* op = &OPCODE_JR_e;
	op->name = "JR_e";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_TEST_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SKIP_INSTRUCTION,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 4;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[4]){
			SET_REG_W_BASED_ON_ALU_S_FLAG,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_W,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_ADC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JR_NZ_e(){
	opcode* op = &OPCODE_JR_NZ_e;
	op->name = "JR_NZ_e";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_TEST_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_COND_NON_ZERO,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 4;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[4]){
			SET_REG_W_BASED_ON_ALU_S_FLAG,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_W,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_ADC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JR_Z_e(){
	opcode* op = &OPCODE_JR_Z_e;
	op->name = "JR_Z_e";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_TEST_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_COND_ZERO,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 4;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[4]){
			SET_REG_W_BASED_ON_ALU_S_FLAG,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_W,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_ADC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JR_NC_e(){
	opcode* op = &OPCODE_JR_NC_e;
	op->name = "JR_NC_e";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_TEST_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_COND_NON_CARRY,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 4;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[4]){
			SET_REG_W_BASED_ON_ALU_S_FLAG,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_W,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_ADC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_JR_C_e(){
	opcode* op = &OPCODE_JR_C_e;
	op->name = "JR_C_e";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_TEST_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_COND_CARRY,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 4;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[4]){
			SET_REG_W_BASED_ON_ALU_S_FLAG,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_W,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_ADC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_DJNZ_e(){
	opcode* op = &OPCODE_DJNZ_e;
	op->name = "DJNZ_e";
	op->no_T_half_cycles = 20;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*20);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			ALU_DEC_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_B_FROM_TMP,
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_COND_ZERO,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 4;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[4]){
			SET_REG_W_BASED_ON_ALU_S_FLAG,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_W,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			ALU_ADC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_PUSH_BC(){
	opcode* op = &OPCODE_PUSH_BC;
	op->name = "PUSH_BC";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_PUSH_DE(){
	opcode* op = &OPCODE_PUSH_DE;
	op->name = "PUSH_DE";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_D,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_PUSH_HL(){
	opcode* op = &OPCODE_PUSH_HL;
	op->name = "PUSH_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_PUSH_AF(){
	opcode* op = &OPCODE_PUSH_AF;
	op->name = "PUSH_AF";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_F,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_EX_DE_HL(){
	opcode* op = &OPCODE_EX_DE_HL;
	op->name = "EX_DE_HL";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			EXCHANGE_DE_HL,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_EX_AF_AF(){
	opcode* op = &OPCODE_EX_AF_AF;
	op->name = "EX_AF_AF";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			EXCHANGE_AF_AF_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_EXX(){
	opcode* op = &OPCODE_EXX;
	op->name = "EXX";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			EXX,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_EX_SP_HL(){
	opcode* op = &OPCODE_EX_SP_HL;
	op->name = "EX_SP_HL";
	op->no_T_half_cycles = 32;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*32);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 0;
	op->T_half_cycles[15].micro_code = NULL;

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_DATA_BUS_FROM_H,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 5;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 3;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 3;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[28].no_micro_code = 1;
	op->T_half_cycles[28].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[28].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[29].no_micro_code = 2;
	op->T_half_cycles[29].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[29].micro_code,
		(micro_code_t[2]){
			SET_REG_L_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[30].no_micro_code = 1;
	op->T_half_cycles[30].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[30].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[31].no_micro_code = 2;
	op->T_half_cycles[31].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[31].micro_code,
		(micro_code_t[2]){
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_ED(){
	opcode* op = &OPCODE_ED;
	op->name = "ED";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH_ED,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_FD(){
	opcode* op = &OPCODE_FD;
	op->name = "FD";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH_FD,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_DD(){
	opcode* op = &OPCODE_DD;
	op->name = "DD";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH_DD,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_CB(){
	opcode* op = &OPCODE_CB;
	op->name = "CB";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH_CB,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_IN_A_n(){
	opcode* op = &OPCODE_IN_A_n;
	op->name = "IN_A_n";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_OUT_n_A(){
	opcode* op = &OPCODE_OUT_n_A;
	op->name = "OUT_n_A";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_TMP,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_RST_00h(){
	opcode* op = &OPCODE_RST_00h;
	op->name = "RST_00h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_08h(){
	opcode* op = &OPCODE_RST_08h;
	op->name = "RST_08h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_08h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_10h(){
	opcode* op = &OPCODE_RST_10h;
	op->name = "RST_10h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_10h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_18h(){
	opcode* op = &OPCODE_RST_18h;
	op->name = "RST_18h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_18h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_20h(){
	opcode* op = &OPCODE_RST_20h;
	op->name = "RST_20h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_20h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_28h(){
	opcode* op = &OPCODE_RST_28h;
	op->name = "RST_28h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_28h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_30h(){
	opcode* op = &OPCODE_RST_30h;
	op->name = "RST_30h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_30h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_RST_38h(){
	opcode* op = &OPCODE_RST_38h;
	op->name = "RST_38h";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 4;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[4]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
			SET_DATA_BUS_38h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_PCH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 5;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_DATA_BUS_00h,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 7;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[7]){
			SET_REG_W_FROM_TMP,
			SET_REG_TMP_FROM_PCL,
			SET_DATA_BUS_FROM_TMP,
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*7);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 7;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*7);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[7]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*7);

	op->next_fetch = NULL;
}

void init_opcode_CALL_nz_nn(){
	opcode* op = &OPCODE_CALL_nz_nn;
	op->name = "CALL_nz_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_NON_ZERO,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_z_nn(){
	opcode* op = &OPCODE_CALL_z_nn;
	op->name = "CALL_z_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_ZERO,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_nc_nn(){
	opcode* op = &OPCODE_CALL_nc_nn;
	op->name = "CALL_nc_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_NON_CARRY,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_c_nn(){
	opcode* op = &OPCODE_CALL_c_nn;
	op->name = "CALL_c_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_CARRY,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_po_nn(){
	opcode* op = &OPCODE_CALL_po_nn;
	op->name = "CALL_po_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_PARITY_ODD,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_pe_nn(){
	opcode* op = &OPCODE_CALL_pe_nn;
	op->name = "CALL_pe_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_PARITY_EVEN,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_p_nn(){
	opcode* op = &OPCODE_CALL_p_nn;
	op->name = "CALL_p_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_SIGN_POSITIVE,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_m_nn(){
	opcode* op = &OPCODE_CALL_m_nn;
	op->name = "CALL_m_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_COND_SIGN_NEGATIVE,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_CALL_nn(){
	opcode* op = &OPCODE_CALL_nn;
	op->name = "CALL_nn";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 6;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			SET_ADDRESS_BUS_FROM_SP,
			CHECK_FOR_BUSREQ,
			SKIP_INSTRUCTION,
		},
		sizeof(micro_code_t)*6);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_DATA_BUS_FROM_PCH,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			SET_REG_SP_FROM_ADDRESS_BUS_,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_PCL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 8;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*8);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[8]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			ID_ADDRESS_BUS,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_ADDRESS_BUS_FROM_PC,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*8);

	op->next_fetch = NULL;
}

void init_opcode_EI(){
	opcode* op = &OPCODE_EI;
	op->name = "EI";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_IFF1_TO_HIGH,
			SET_REG_IFF2_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_DI(){
	opcode* op = &OPCODE_DI;
	op->name = "DI";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_IFF1_TO_LOW,
			SET_REG_IFF2_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_RLC_B(){
	opcode* op = &OPCODE_RLC_B;
	op->name = "RLC_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_C(){
	opcode* op = &OPCODE_RLC_C;
	op->name = "RLC_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_D(){
	opcode* op = &OPCODE_RLC_D;
	op->name = "RLC_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_E(){
	opcode* op = &OPCODE_RLC_E;
	op->name = "RLC_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_H(){
	opcode* op = &OPCODE_RLC_H;
	op->name = "RLC_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_L(){
	opcode* op = &OPCODE_RLC_L;
	op->name = "RLC_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_A(){
	opcode* op = &OPCODE_RLC_A;
	op->name = "RLC_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RLC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RLC_HL(){
	opcode* op = &OPCODE_RLC_HL;
	op->name = "RLC_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RLC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RRC_B(){
	opcode* op = &OPCODE_RRC_B;
	op->name = "RRC_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_C(){
	opcode* op = &OPCODE_RRC_C;
	op->name = "RRC_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_D(){
	opcode* op = &OPCODE_RRC_D;
	op->name = "RRC_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_E(){
	opcode* op = &OPCODE_RRC_E;
	op->name = "RRC_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_H(){
	opcode* op = &OPCODE_RRC_H;
	op->name = "RRC_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_L(){
	opcode* op = &OPCODE_RRC_L;
	op->name = "RRC_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_A(){
	opcode* op = &OPCODE_RRC_A;
	op->name = "RRC_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RRC_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RRC_HL(){
	opcode* op = &OPCODE_RRC_HL;
	op->name = "RRC_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RRC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RL_B(){
	opcode* op = &OPCODE_RL_B;
	op->name = "RL_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_C(){
	opcode* op = &OPCODE_RL_C;
	op->name = "RL_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_D(){
	opcode* op = &OPCODE_RL_D;
	op->name = "RL_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_E(){
	opcode* op = &OPCODE_RL_E;
	op->name = "RL_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_H(){
	opcode* op = &OPCODE_RL_H;
	op->name = "RL_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_L(){
	opcode* op = &OPCODE_RL_L;
	op->name = "RL_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_A(){
	opcode* op = &OPCODE_RL_A;
	op->name = "RL_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RL_HL(){
	opcode* op = &OPCODE_RL_HL;
	op->name = "RL_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RL_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RR_B(){
	opcode* op = &OPCODE_RR_B;
	op->name = "RR_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_C(){
	opcode* op = &OPCODE_RR_C;
	op->name = "RR_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_D(){
	opcode* op = &OPCODE_RR_D;
	op->name = "RR_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_E(){
	opcode* op = &OPCODE_RR_E;
	op->name = "RR_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_H(){
	opcode* op = &OPCODE_RR_H;
	op->name = "RR_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_L(){
	opcode* op = &OPCODE_RR_L;
	op->name = "RR_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_A(){
	opcode* op = &OPCODE_RR_A;
	op->name = "RR_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RR_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RR_HL(){
	opcode* op = &OPCODE_RR_HL;
	op->name = "RR_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RR_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SLA_B(){
	opcode* op = &OPCODE_SLA_B;
	op->name = "SLA_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_C(){
	opcode* op = &OPCODE_SLA_C;
	op->name = "SLA_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_D(){
	opcode* op = &OPCODE_SLA_D;
	op->name = "SLA_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_E(){
	opcode* op = &OPCODE_SLA_E;
	op->name = "SLA_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_H(){
	opcode* op = &OPCODE_SLA_H;
	op->name = "SLA_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_L(){
	opcode* op = &OPCODE_SLA_L;
	op->name = "SLA_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_A(){
	opcode* op = &OPCODE_SLA_A;
	op->name = "SLA_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SLA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SLA_HL(){
	opcode* op = &OPCODE_SLA_HL;
	op->name = "SLA_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SLA_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SRA_B(){
	opcode* op = &OPCODE_SRA_B;
	op->name = "SRA_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_C(){
	opcode* op = &OPCODE_SRA_C;
	op->name = "SRA_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_D(){
	opcode* op = &OPCODE_SRA_D;
	op->name = "SRA_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_E(){
	opcode* op = &OPCODE_SRA_E;
	op->name = "SRA_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_H(){
	opcode* op = &OPCODE_SRA_H;
	op->name = "SRA_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_L(){
	opcode* op = &OPCODE_SRA_L;
	op->name = "SRA_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_A(){
	opcode* op = &OPCODE_SRA_A;
	op->name = "SRA_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRA_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRA_HL(){
	opcode* op = &OPCODE_SRA_HL;
	op->name = "SRA_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SRA_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SRL_B(){
	opcode* op = &OPCODE_SRL_B;
	op->name = "SRL_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_C(){
	opcode* op = &OPCODE_SRL_C;
	op->name = "SRL_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_D(){
	opcode* op = &OPCODE_SRL_D;
	op->name = "SRL_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_E(){
	opcode* op = &OPCODE_SRL_E;
	op->name = "SRL_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_H(){
	opcode* op = &OPCODE_SRL_H;
	op->name = "SRL_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_L(){
	opcode* op = &OPCODE_SRL_L;
	op->name = "SRL_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_A(){
	opcode* op = &OPCODE_SRL_A;
	op->name = "SRL_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SRL_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SRL_HL(){
	opcode* op = &OPCODE_SRL_HL;
	op->name = "SRL_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SRL_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_B(){
	opcode* op = &OPCODE_BIT_0_B;
	op->name = "BIT_0_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_C(){
	opcode* op = &OPCODE_BIT_0_C;
	op->name = "BIT_0_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_D(){
	opcode* op = &OPCODE_BIT_0_D;
	op->name = "BIT_0_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_E(){
	opcode* op = &OPCODE_BIT_0_E;
	op->name = "BIT_0_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_H(){
	opcode* op = &OPCODE_BIT_0_H;
	op->name = "BIT_0_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_L(){
	opcode* op = &OPCODE_BIT_0_L;
	op->name = "BIT_0_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_A(){
	opcode* op = &OPCODE_BIT_0_A;
	op->name = "BIT_0_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_0_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_B(){
	opcode* op = &OPCODE_BIT_1_B;
	op->name = "BIT_1_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_C(){
	opcode* op = &OPCODE_BIT_1_C;
	op->name = "BIT_1_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_D(){
	opcode* op = &OPCODE_BIT_1_D;
	op->name = "BIT_1_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_E(){
	opcode* op = &OPCODE_BIT_1_E;
	op->name = "BIT_1_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_H(){
	opcode* op = &OPCODE_BIT_1_H;
	op->name = "BIT_1_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_L(){
	opcode* op = &OPCODE_BIT_1_L;
	op->name = "BIT_1_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_A(){
	opcode* op = &OPCODE_BIT_1_A;
	op->name = "BIT_1_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_1_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_B(){
	opcode* op = &OPCODE_BIT_2_B;
	op->name = "BIT_2_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_C(){
	opcode* op = &OPCODE_BIT_2_C;
	op->name = "BIT_2_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_D(){
	opcode* op = &OPCODE_BIT_2_D;
	op->name = "BIT_2_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_E(){
	opcode* op = &OPCODE_BIT_2_E;
	op->name = "BIT_2_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_H(){
	opcode* op = &OPCODE_BIT_2_H;
	op->name = "BIT_2_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_L(){
	opcode* op = &OPCODE_BIT_2_L;
	op->name = "BIT_2_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_A(){
	opcode* op = &OPCODE_BIT_2_A;
	op->name = "BIT_2_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_2_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_B(){
	opcode* op = &OPCODE_BIT_3_B;
	op->name = "BIT_3_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_C(){
	opcode* op = &OPCODE_BIT_3_C;
	op->name = "BIT_3_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_D(){
	opcode* op = &OPCODE_BIT_3_D;
	op->name = "BIT_3_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_E(){
	opcode* op = &OPCODE_BIT_3_E;
	op->name = "BIT_3_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_H(){
	opcode* op = &OPCODE_BIT_3_H;
	op->name = "BIT_3_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_L(){
	opcode* op = &OPCODE_BIT_3_L;
	op->name = "BIT_3_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_A(){
	opcode* op = &OPCODE_BIT_3_A;
	op->name = "BIT_3_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_3_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_B(){
	opcode* op = &OPCODE_BIT_4_B;
	op->name = "BIT_4_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_C(){
	opcode* op = &OPCODE_BIT_4_C;
	op->name = "BIT_4_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_D(){
	opcode* op = &OPCODE_BIT_4_D;
	op->name = "BIT_4_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_E(){
	opcode* op = &OPCODE_BIT_4_E;
	op->name = "BIT_4_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_H(){
	opcode* op = &OPCODE_BIT_4_H;
	op->name = "BIT_4_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_L(){
	opcode* op = &OPCODE_BIT_4_L;
	op->name = "BIT_4_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_A(){
	opcode* op = &OPCODE_BIT_4_A;
	op->name = "BIT_4_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_4_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_B(){
	opcode* op = &OPCODE_BIT_5_B;
	op->name = "BIT_5_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_C(){
	opcode* op = &OPCODE_BIT_5_C;
	op->name = "BIT_5_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_D(){
	opcode* op = &OPCODE_BIT_5_D;
	op->name = "BIT_5_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_E(){
	opcode* op = &OPCODE_BIT_5_E;
	op->name = "BIT_5_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_H(){
	opcode* op = &OPCODE_BIT_5_H;
	op->name = "BIT_5_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_L(){
	opcode* op = &OPCODE_BIT_5_L;
	op->name = "BIT_5_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_A(){
	opcode* op = &OPCODE_BIT_5_A;
	op->name = "BIT_5_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_5_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_B(){
	opcode* op = &OPCODE_BIT_6_B;
	op->name = "BIT_6_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_C(){
	opcode* op = &OPCODE_BIT_6_C;
	op->name = "BIT_6_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_D(){
	opcode* op = &OPCODE_BIT_6_D;
	op->name = "BIT_6_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_E(){
	opcode* op = &OPCODE_BIT_6_E;
	op->name = "BIT_6_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_H(){
	opcode* op = &OPCODE_BIT_6_H;
	op->name = "BIT_6_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_L(){
	opcode* op = &OPCODE_BIT_6_L;
	op->name = "BIT_6_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_A(){
	opcode* op = &OPCODE_BIT_6_A;
	op->name = "BIT_6_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_6_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_B(){
	opcode* op = &OPCODE_BIT_7_B;
	op->name = "BIT_7_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_C(){
	opcode* op = &OPCODE_BIT_7_C;
	op->name = "BIT_7_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_D(){
	opcode* op = &OPCODE_BIT_7_D;
	op->name = "BIT_7_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_E(){
	opcode* op = &OPCODE_BIT_7_E;
	op->name = "BIT_7_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_H(){
	opcode* op = &OPCODE_BIT_7_H;
	op->name = "BIT_7_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_L(){
	opcode* op = &OPCODE_BIT_7_L;
	op->name = "BIT_7_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_A(){
	opcode* op = &OPCODE_BIT_7_A;
	op->name = "BIT_7_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_BIT_7_TMP,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_HL(){
	opcode* op = &OPCODE_BIT_0_HL;
	op->name = "BIT_0_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_0_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_HL(){
	opcode* op = &OPCODE_BIT_1_HL;
	op->name = "BIT_1_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_1_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_HL(){
	opcode* op = &OPCODE_BIT_2_HL;
	op->name = "BIT_2_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_2_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_HL(){
	opcode* op = &OPCODE_BIT_3_HL;
	op->name = "BIT_3_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_3_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_HL(){
	opcode* op = &OPCODE_BIT_4_HL;
	op->name = "BIT_4_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_4_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_HL(){
	opcode* op = &OPCODE_BIT_5_HL;
	op->name = "BIT_5_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_5_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_HL(){
	opcode* op = &OPCODE_BIT_6_HL;
	op->name = "BIT_6_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_6_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_HL(){
	opcode* op = &OPCODE_BIT_7_HL;
	op->name = "BIT_7_HL";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_7_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_B(){
	opcode* op = &OPCODE_RES_0_B;
	op->name = "RES_0_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_C(){
	opcode* op = &OPCODE_RES_0_C;
	op->name = "RES_0_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_D(){
	opcode* op = &OPCODE_RES_0_D;
	op->name = "RES_0_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_E(){
	opcode* op = &OPCODE_RES_0_E;
	op->name = "RES_0_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_H(){
	opcode* op = &OPCODE_RES_0_H;
	op->name = "RES_0_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_L(){
	opcode* op = &OPCODE_RES_0_L;
	op->name = "RES_0_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_A(){
	opcode* op = &OPCODE_RES_0_A;
	op->name = "RES_0_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_B(){
	opcode* op = &OPCODE_RES_1_B;
	op->name = "RES_1_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_C(){
	opcode* op = &OPCODE_RES_1_C;
	op->name = "RES_1_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_D(){
	opcode* op = &OPCODE_RES_1_D;
	op->name = "RES_1_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_E(){
	opcode* op = &OPCODE_RES_1_E;
	op->name = "RES_1_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_H(){
	opcode* op = &OPCODE_RES_1_H;
	op->name = "RES_1_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_L(){
	opcode* op = &OPCODE_RES_1_L;
	op->name = "RES_1_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_A(){
	opcode* op = &OPCODE_RES_1_A;
	op->name = "RES_1_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_B(){
	opcode* op = &OPCODE_RES_2_B;
	op->name = "RES_2_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_C(){
	opcode* op = &OPCODE_RES_2_C;
	op->name = "RES_2_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_D(){
	opcode* op = &OPCODE_RES_2_D;
	op->name = "RES_2_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_E(){
	opcode* op = &OPCODE_RES_2_E;
	op->name = "RES_2_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_H(){
	opcode* op = &OPCODE_RES_2_H;
	op->name = "RES_2_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_L(){
	opcode* op = &OPCODE_RES_2_L;
	op->name = "RES_2_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_A(){
	opcode* op = &OPCODE_RES_2_A;
	op->name = "RES_2_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_B(){
	opcode* op = &OPCODE_RES_3_B;
	op->name = "RES_3_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_C(){
	opcode* op = &OPCODE_RES_3_C;
	op->name = "RES_3_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_D(){
	opcode* op = &OPCODE_RES_3_D;
	op->name = "RES_3_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_E(){
	opcode* op = &OPCODE_RES_3_E;
	op->name = "RES_3_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_H(){
	opcode* op = &OPCODE_RES_3_H;
	op->name = "RES_3_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_L(){
	opcode* op = &OPCODE_RES_3_L;
	op->name = "RES_3_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_A(){
	opcode* op = &OPCODE_RES_3_A;
	op->name = "RES_3_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_B(){
	opcode* op = &OPCODE_RES_4_B;
	op->name = "RES_4_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_C(){
	opcode* op = &OPCODE_RES_4_C;
	op->name = "RES_4_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_D(){
	opcode* op = &OPCODE_RES_4_D;
	op->name = "RES_4_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_E(){
	opcode* op = &OPCODE_RES_4_E;
	op->name = "RES_4_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_H(){
	opcode* op = &OPCODE_RES_4_H;
	op->name = "RES_4_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_L(){
	opcode* op = &OPCODE_RES_4_L;
	op->name = "RES_4_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_A(){
	opcode* op = &OPCODE_RES_4_A;
	op->name = "RES_4_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_B(){
	opcode* op = &OPCODE_RES_5_B;
	op->name = "RES_5_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_C(){
	opcode* op = &OPCODE_RES_5_C;
	op->name = "RES_5_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_D(){
	opcode* op = &OPCODE_RES_5_D;
	op->name = "RES_5_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_E(){
	opcode* op = &OPCODE_RES_5_E;
	op->name = "RES_5_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_H(){
	opcode* op = &OPCODE_RES_5_H;
	op->name = "RES_5_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_L(){
	opcode* op = &OPCODE_RES_5_L;
	op->name = "RES_5_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_A(){
	opcode* op = &OPCODE_RES_5_A;
	op->name = "RES_5_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_B(){
	opcode* op = &OPCODE_RES_6_B;
	op->name = "RES_6_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_C(){
	opcode* op = &OPCODE_RES_6_C;
	op->name = "RES_6_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_D(){
	opcode* op = &OPCODE_RES_6_D;
	op->name = "RES_6_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_E(){
	opcode* op = &OPCODE_RES_6_E;
	op->name = "RES_6_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_H(){
	opcode* op = &OPCODE_RES_6_H;
	op->name = "RES_6_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_L(){
	opcode* op = &OPCODE_RES_6_L;
	op->name = "RES_6_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_A(){
	opcode* op = &OPCODE_RES_6_A;
	op->name = "RES_6_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_B(){
	opcode* op = &OPCODE_RES_7_B;
	op->name = "RES_7_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_C(){
	opcode* op = &OPCODE_RES_7_C;
	op->name = "RES_7_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_D(){
	opcode* op = &OPCODE_RES_7_D;
	op->name = "RES_7_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_E(){
	opcode* op = &OPCODE_RES_7_E;
	op->name = "RES_7_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_H(){
	opcode* op = &OPCODE_RES_7_H;
	op->name = "RES_7_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_L(){
	opcode* op = &OPCODE_RES_7_L;
	op->name = "RES_7_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_A(){
	opcode* op = &OPCODE_RES_7_A;
	op->name = "RES_7_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_RES_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_HL(){
	opcode* op = &OPCODE_RES_0_HL;
	op->name = "RES_0_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_0_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_HL(){
	opcode* op = &OPCODE_RES_1_HL;
	op->name = "RES_1_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_1_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_HL(){
	opcode* op = &OPCODE_RES_2_HL;
	op->name = "RES_2_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_2_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_HL(){
	opcode* op = &OPCODE_RES_3_HL;
	op->name = "RES_3_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_3_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_HL(){
	opcode* op = &OPCODE_RES_4_HL;
	op->name = "RES_4_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_4_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_HL(){
	opcode* op = &OPCODE_RES_5_HL;
	op->name = "RES_5_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_5_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_HL(){
	opcode* op = &OPCODE_RES_6_HL;
	op->name = "RES_6_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_6_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_HL(){
	opcode* op = &OPCODE_RES_7_HL;
	op->name = "RES_7_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_7_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_B(){
	opcode* op = &OPCODE_SET_0_B;
	op->name = "SET_0_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_C(){
	opcode* op = &OPCODE_SET_0_C;
	op->name = "SET_0_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_D(){
	opcode* op = &OPCODE_SET_0_D;
	op->name = "SET_0_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_E(){
	opcode* op = &OPCODE_SET_0_E;
	op->name = "SET_0_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_H(){
	opcode* op = &OPCODE_SET_0_H;
	op->name = "SET_0_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_L(){
	opcode* op = &OPCODE_SET_0_L;
	op->name = "SET_0_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_A(){
	opcode* op = &OPCODE_SET_0_A;
	op->name = "SET_0_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_0_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_B(){
	opcode* op = &OPCODE_SET_1_B;
	op->name = "SET_1_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_C(){
	opcode* op = &OPCODE_SET_1_C;
	op->name = "SET_1_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_D(){
	opcode* op = &OPCODE_SET_1_D;
	op->name = "SET_1_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_E(){
	opcode* op = &OPCODE_SET_1_E;
	op->name = "SET_1_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_H(){
	opcode* op = &OPCODE_SET_1_H;
	op->name = "SET_1_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_L(){
	opcode* op = &OPCODE_SET_1_L;
	op->name = "SET_1_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_A(){
	opcode* op = &OPCODE_SET_1_A;
	op->name = "SET_1_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_1_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_B(){
	opcode* op = &OPCODE_SET_2_B;
	op->name = "SET_2_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_C(){
	opcode* op = &OPCODE_SET_2_C;
	op->name = "SET_2_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_D(){
	opcode* op = &OPCODE_SET_2_D;
	op->name = "SET_2_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_E(){
	opcode* op = &OPCODE_SET_2_E;
	op->name = "SET_2_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_H(){
	opcode* op = &OPCODE_SET_2_H;
	op->name = "SET_2_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_L(){
	opcode* op = &OPCODE_SET_2_L;
	op->name = "SET_2_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_A(){
	opcode* op = &OPCODE_SET_2_A;
	op->name = "SET_2_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_2_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_B(){
	opcode* op = &OPCODE_SET_3_B;
	op->name = "SET_3_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_C(){
	opcode* op = &OPCODE_SET_3_C;
	op->name = "SET_3_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_D(){
	opcode* op = &OPCODE_SET_3_D;
	op->name = "SET_3_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_E(){
	opcode* op = &OPCODE_SET_3_E;
	op->name = "SET_3_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_H(){
	opcode* op = &OPCODE_SET_3_H;
	op->name = "SET_3_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_L(){
	opcode* op = &OPCODE_SET_3_L;
	op->name = "SET_3_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_A(){
	opcode* op = &OPCODE_SET_3_A;
	op->name = "SET_3_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_3_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_B(){
	opcode* op = &OPCODE_SET_4_B;
	op->name = "SET_4_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_C(){
	opcode* op = &OPCODE_SET_4_C;
	op->name = "SET_4_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_D(){
	opcode* op = &OPCODE_SET_4_D;
	op->name = "SET_4_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_E(){
	opcode* op = &OPCODE_SET_4_E;
	op->name = "SET_4_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_H(){
	opcode* op = &OPCODE_SET_4_H;
	op->name = "SET_4_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_L(){
	opcode* op = &OPCODE_SET_4_L;
	op->name = "SET_4_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_A(){
	opcode* op = &OPCODE_SET_4_A;
	op->name = "SET_4_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_4_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_B(){
	opcode* op = &OPCODE_SET_5_B;
	op->name = "SET_5_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_C(){
	opcode* op = &OPCODE_SET_5_C;
	op->name = "SET_5_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_D(){
	opcode* op = &OPCODE_SET_5_D;
	op->name = "SET_5_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_E(){
	opcode* op = &OPCODE_SET_5_E;
	op->name = "SET_5_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_H(){
	opcode* op = &OPCODE_SET_5_H;
	op->name = "SET_5_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_L(){
	opcode* op = &OPCODE_SET_5_L;
	op->name = "SET_5_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_A(){
	opcode* op = &OPCODE_SET_5_A;
	op->name = "SET_5_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_5_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_B(){
	opcode* op = &OPCODE_SET_6_B;
	op->name = "SET_6_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_C(){
	opcode* op = &OPCODE_SET_6_C;
	op->name = "SET_6_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_D(){
	opcode* op = &OPCODE_SET_6_D;
	op->name = "SET_6_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_E(){
	opcode* op = &OPCODE_SET_6_E;
	op->name = "SET_6_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_H(){
	opcode* op = &OPCODE_SET_6_H;
	op->name = "SET_6_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_L(){
	opcode* op = &OPCODE_SET_6_L;
	op->name = "SET_6_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_A(){
	opcode* op = &OPCODE_SET_6_A;
	op->name = "SET_6_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_6_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_B(){
	opcode* op = &OPCODE_SET_7_B;
	op->name = "SET_7_B";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_B,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_C(){
	opcode* op = &OPCODE_SET_7_C;
	op->name = "SET_7_C";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_C,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_C_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_D(){
	opcode* op = &OPCODE_SET_7_D;
	op->name = "SET_7_D";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_D,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_D_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_E(){
	opcode* op = &OPCODE_SET_7_E;
	op->name = "SET_7_E";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_E,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_E_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_H(){
	opcode* op = &OPCODE_SET_7_H;
	op->name = "SET_7_H";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_H,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_H_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_L(){
	opcode* op = &OPCODE_SET_7_L;
	op->name = "SET_7_L";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_L,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_L_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_A(){
	opcode* op = &OPCODE_SET_7_A;
	op->name = "SET_7_A";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_SET_7_TMP,
			SET_REG_TMP_FROM_A,
			SET_REG_A_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_HL(){
	opcode* op = &OPCODE_SET_0_HL;
	op->name = "SET_0_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_0_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_HL(){
	opcode* op = &OPCODE_SET_1_HL;
	op->name = "SET_1_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_1_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_HL(){
	opcode* op = &OPCODE_SET_2_HL;
	op->name = "SET_2_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_2_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_HL(){
	opcode* op = &OPCODE_SET_3_HL;
	op->name = "SET_3_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_3_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_HL(){
	opcode* op = &OPCODE_SET_4_HL;
	op->name = "SET_4_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_4_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_HL(){
	opcode* op = &OPCODE_SET_5_HL;
	op->name = "SET_5_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_5_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_HL(){
	opcode* op = &OPCODE_SET_6_HL;
	op->name = "SET_6_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_6_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_HL(){
	opcode* op = &OPCODE_SET_7_HL;
	op->name = "SET_7_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_7_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IX_BC(){
	opcode* op = &OPCODE_ADD_IX_BC;
	op->name = "ADD_IX_BC";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_C,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_B,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IXH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IX_DE(){
	opcode* op = &OPCODE_ADD_IX_DE;
	op->name = "ADD_IX_DE";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_E,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_D,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IXH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IX_IX(){
	opcode* op = &OPCODE_ADD_IX_IX;
	op->name = "ADD_IX_IX";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_IXL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_IXH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IXH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IX_SP(){
	opcode* op = &OPCODE_ADD_IX_SP;
	op->name = "ADD_IX_SP";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IXH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_nn(){
	opcode* op = &OPCODE_LD_IX_nn;
	op->name = "LD_IX_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IXH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_IX(){
	opcode* op = &OPCODE_LD_MEM_IX;
	op->name = "LD_MEM_IX";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_IXH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_MEM(){
	opcode* op = &OPCODE_LD_IX_MEM;
	op->name = "LD_IX_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IXH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_INC_IX(){
	opcode* op = &OPCODE_INC_IX;
	op->name = "INC_IX";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_IX,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_IX_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_DEC_IX(){
	opcode* op = &OPCODE_DEC_IX;
	op->name = "DEC_IX";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_IX,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_IX_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_POP_IX(){
	opcode* op = &OPCODE_POP_IX;
	op->name = "POP_IX";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IXL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IXH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_EX_SP_IX(){
	opcode* op = &OPCODE_EX_SP_IX;
	op->name = "EX_SP_IX";
	op->no_T_half_cycles = 32;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*32);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 0;
	op->T_half_cycles[15].micro_code = NULL;

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_DATA_BUS_FROM_IXH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 5;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 3;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 3;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[28].no_micro_code = 1;
	op->T_half_cycles[28].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[28].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[29].no_micro_code = 2;
	op->T_half_cycles[29].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[29].micro_code,
		(micro_code_t[2]){
			SET_REG_IXL_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[30].no_micro_code = 1;
	op->T_half_cycles[30].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[30].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[31].no_micro_code = 2;
	op->T_half_cycles[31].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[31].micro_code,
		(micro_code_t[2]){
			SET_REG_IXH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_PUSH_IX(){
	opcode* op = &OPCODE_PUSH_IX;
	op->name = "PUSH_IX";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_JP_IX(){
	opcode* op = &OPCODE_JP_IX;
	op->name = "JP_IX";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_IX,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_LD_SP_IX(){
	opcode* op = &OPCODE_LD_SP_IX;
	op->name = "LD_SP_IX";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_IXH,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_SPH_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_REG_SPL_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_DDCB(){
	opcode* op = &OPCODE_DDCB;
	op->name = "DDCB";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH_NO_NMI,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->next_fetch[0].no_micro_code = 3;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 3;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[4].no_micro_code = 2;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[5].no_micro_code = 3;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[6].no_micro_code = 5;
	op->next_fetch[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[6].micro_code,
		(micro_code_t[5]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[7].no_micro_code = 3;
	op->next_fetch[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[7].micro_code,
		(micro_code_t[3]){
			ALU_ADD,
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[8].no_micro_code = 3;
	op->next_fetch[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[8].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[9].no_micro_code = 3;
	op->next_fetch[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[9].micro_code,
		(micro_code_t[3]){
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[10].no_micro_code = 3;
	op->next_fetch[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[10].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_W,
			IN_DATA,
			SET_REG_INST,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[11].no_micro_code = 3;
	op->next_fetch[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[11].micro_code,
		(micro_code_t[3]){
			SET_REG_A_FROM_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[12].no_micro_code = 2;
	op->next_fetch[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[12].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[13].no_micro_code = 3;
	op->next_fetch[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[13].micro_code,
		(micro_code_t[3]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE_DDCB,
		},
		sizeof(micro_code_t)*3);
}

void init_opcode_LD_B_IX_d(){
	opcode* op = &OPCODE_LD_B_IX_d;
	op->name = "LD_B_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_IX_d(){
	opcode* op = &OPCODE_LD_C_IX_d;
	op->name = "LD_C_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_IX_d(){
	opcode* op = &OPCODE_LD_D_IX_d;
	op->name = "LD_D_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_IX_d(){
	opcode* op = &OPCODE_LD_E_IX_d;
	op->name = "LD_E_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_IX_d(){
	opcode* op = &OPCODE_LD_H_IX_d;
	op->name = "LD_H_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_IX_d(){
	opcode* op = &OPCODE_LD_L_IX_d;
	op->name = "LD_L_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_IX_d(){
	opcode* op = &OPCODE_LD_A_IX_d;
	op->name = "LD_A_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_B(){
	opcode* op = &OPCODE_LD_IX_d_B;
	op->name = "LD_IX_d_B";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_B,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_C(){
	opcode* op = &OPCODE_LD_IX_d_C;
	op->name = "LD_IX_d_C";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_C,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_D(){
	opcode* op = &OPCODE_LD_IX_d_D;
	op->name = "LD_IX_d_D";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_D,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_E(){
	opcode* op = &OPCODE_LD_IX_d_E;
	op->name = "LD_IX_d_E";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_E,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_H(){
	opcode* op = &OPCODE_LD_IX_d_H;
	op->name = "LD_IX_d_H";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_H,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_L(){
	opcode* op = &OPCODE_LD_IX_d_L;
	op->name = "LD_IX_d_L";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_L,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_A(){
	opcode* op = &OPCODE_LD_IX_d_A;
	op->name = "LD_IX_d_A";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_A,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IX_d_n(){
	opcode* op = &OPCODE_LD_IX_d_n;
	op->name = "LD_IX_d_n";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 5;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[5]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
			ALU_ADD,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			INC_ADDRESS_BUS,
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 4;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[4]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_REG_TMP_FROM_W,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_ADC,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_W_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 0;
	op->T_half_cycles[17].micro_code = NULL;

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_INC_IX_d(){
	opcode* op = &OPCODE_INC_IX_d;
	op->name = "INC_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_INC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_DEC_IX_d(){
	opcode* op = &OPCODE_DEC_IX_d;
	op->name = "DEC_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_DEC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_IX_d(){
	opcode* op = &OPCODE_ADD_A_IX_d;
	op->name = "ADD_A_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_ADD,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_ADC_A_IX_d(){
	opcode* op = &OPCODE_ADC_A_IX_d;
	op->name = "ADC_A_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_ADC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SUB_IX_d(){
	opcode* op = &OPCODE_SUB_IX_d;
	op->name = "SUB_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_SUB,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SBC_A_IX_d(){
	opcode* op = &OPCODE_SBC_A_IX_d;
	op->name = "SBC_A_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_SBC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_AND_IX_d(){
	opcode* op = &OPCODE_AND_IX_d;
	op->name = "AND_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_AND,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_XOR_IX_d(){
	opcode* op = &OPCODE_XOR_IX_d;
	op->name = "XOR_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_XOR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_OR_IX_d(){
	opcode* op = &OPCODE_OR_IX_d;
	op->name = "OR_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_OR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_CP_IX_d(){
	opcode* op = &OPCODE_CP_IX_d;
	op->name = "CP_IX_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IXH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_CP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RLC_IX_d(){
	opcode* op = &OPCODE_RLC_IX_d;
	op->name = "RLC_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RLC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RRC_IX_d(){
	opcode* op = &OPCODE_RRC_IX_d;
	op->name = "RRC_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RRC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RL_IX_d(){
	opcode* op = &OPCODE_RL_IX_d;
	op->name = "RL_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RL_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RR_IX_d(){
	opcode* op = &OPCODE_RR_IX_d;
	op->name = "RR_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RR_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SLA_IX_d(){
	opcode* op = &OPCODE_SLA_IX_d;
	op->name = "SLA_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SLA_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SRA_IX_d(){
	opcode* op = &OPCODE_SRA_IX_d;
	op->name = "SRA_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SRA_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SRL_IX_d(){
	opcode* op = &OPCODE_SRL_IX_d;
	op->name = "SRL_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SRL_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_IX_d(){
	opcode* op = &OPCODE_BIT_0_IX_d;
	op->name = "BIT_0_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_0_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_IX_d(){
	opcode* op = &OPCODE_BIT_1_IX_d;
	op->name = "BIT_1_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_1_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_IX_d(){
	opcode* op = &OPCODE_BIT_2_IX_d;
	op->name = "BIT_2_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_2_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_IX_d(){
	opcode* op = &OPCODE_BIT_3_IX_d;
	op->name = "BIT_3_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_3_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_IX_d(){
	opcode* op = &OPCODE_BIT_4_IX_d;
	op->name = "BIT_4_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_4_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_IX_d(){
	opcode* op = &OPCODE_BIT_5_IX_d;
	op->name = "BIT_5_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_5_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_IX_d(){
	opcode* op = &OPCODE_BIT_6_IX_d;
	op->name = "BIT_6_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_6_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_IX_d(){
	opcode* op = &OPCODE_BIT_7_IX_d;
	op->name = "BIT_7_IX_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_7_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_IX_d(){
	opcode* op = &OPCODE_RES_0_IX_d;
	op->name = "RES_0_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_0_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_IX_d(){
	opcode* op = &OPCODE_RES_1_IX_d;
	op->name = "RES_1_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_1_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_IX_d(){
	opcode* op = &OPCODE_RES_2_IX_d;
	op->name = "RES_2_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_2_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_IX_d(){
	opcode* op = &OPCODE_RES_3_IX_d;
	op->name = "RES_3_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_3_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_IX_d(){
	opcode* op = &OPCODE_RES_4_IX_d;
	op->name = "RES_4_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_4_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_IX_d(){
	opcode* op = &OPCODE_RES_5_IX_d;
	op->name = "RES_5_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_5_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_IX_d(){
	opcode* op = &OPCODE_RES_6_IX_d;
	op->name = "RES_6_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_6_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_IX_d(){
	opcode* op = &OPCODE_RES_7_IX_d;
	op->name = "RES_7_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_7_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_IX_d(){
	opcode* op = &OPCODE_SET_0_IX_d;
	op->name = "SET_0_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_0_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_IX_d(){
	opcode* op = &OPCODE_SET_1_IX_d;
	op->name = "SET_1_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_1_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_IX_d(){
	opcode* op = &OPCODE_SET_2_IX_d;
	op->name = "SET_2_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_2_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_IX_d(){
	opcode* op = &OPCODE_SET_3_IX_d;
	op->name = "SET_3_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_3_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_IX_d(){
	opcode* op = &OPCODE_SET_4_IX_d;
	op->name = "SET_4_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_4_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_IX_d(){
	opcode* op = &OPCODE_SET_5_IX_d;
	op->name = "SET_5_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_5_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_IX_d(){
	opcode* op = &OPCODE_SET_6_IX_d;
	op->name = "SET_6_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_6_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_IX_d(){
	opcode* op = &OPCODE_SET_7_IX_d;
	op->name = "SET_7_IX_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_7_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LDI(){
	opcode* op = &OPCODE_LDI;
	op->name = "LDI";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 4;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_DE_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 0;
	op->T_half_cycles[16].micro_code = NULL;

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LDIR(){
	opcode* op = &OPCODE_LDIR;
	op->name = "LDIR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 4;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_DE_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 0;
	op->T_half_cycles[16].micro_code = NULL;

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_IF_ADDRESS_0_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LDD(){
	opcode* op = &OPCODE_LDD;
	op->name = "LDD";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 4;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_DE_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 0;
	op->T_half_cycles[16].micro_code = NULL;

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LDDR(){
	opcode* op = &OPCODE_LDDR;
	op->name = "LDDR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_DE,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 4;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_DE_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 0;
	op->T_half_cycles[16].micro_code = NULL;

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_IF_ADDRESS_0_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_CPI(){
	opcode* op = &OPCODE_CPI;
	op->name = "CPI";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			ALU_CP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_FLAG_P_V_NON_ZERO_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_CPIR(){
	opcode* op = &OPCODE_CPIR;
	op->name = "CPIR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			ALU_CP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_FLAG_P_V_NON_ZERO_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			CHANGE_STATE_IF_P_V_0_TO_STANDARD_FETCH,
			CHANGE_STATE_IF_ADDRESS_0_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_CPD(){
	opcode* op = &OPCODE_CPD;
	op->name = "CPD";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			ALU_CP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_FLAG_P_V_NON_ZERO_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_CPDR(){
	opcode* op = &OPCODE_CPDR;
	op->name = "CPDR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			ALU_CP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_BC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_BC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_FLAG_P_V_NON_ZERO_BC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			CHANGE_STATE_IF_P_V_0_TO_STANDARD_FETCH,
			CHANGE_STATE_IF_ADDRESS_0_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_INI(){
	opcode* op = &OPCODE_INI;
	op->name = "INI";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			OUT_ADDRESS_BUS,
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			ALU_DEC_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 5;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_INIR(){
	opcode* op = &OPCODE_INIR;
	op->name = "INIR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			OUT_ADDRESS_BUS,
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			ALU_DEC_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 5;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_IF_Z_1_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_IND(){
	opcode* op = &OPCODE_IND;
	op->name = "IND";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			OUT_ADDRESS_BUS,
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			ALU_DEC_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 5;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_INDR(){
	opcode* op = &OPCODE_INDR;
	op->name = "INDR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_BC,
			OUT_ADDRESS_BUS,
			SET_REG_TMP_FROM_B,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			ALU_DEC_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 3;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 2;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 2;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 5;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_IF_Z_1_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_OUTI(){
	opcode* op = &OPCODE_OUTI;
	op->name = "OUTI";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_B,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_DEC_TMP,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 3;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 4;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_BC,
			SET_DATA_BUS_FROM_TMP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_OTIR(){
	opcode* op = &OPCODE_OTIR;
	op->name = "OTIR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_B,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_DEC_TMP,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 3;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 4;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_BC,
			SET_DATA_BUS_FROM_TMP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
			CHANGE_STATE_IF_Z_1_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_OUTD(){
	opcode* op = &OPCODE_OUTD;
	op->name = "OUTD";
	op->no_T_half_cycles = 18;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*18);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_B,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_DEC_TMP,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 3;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 4;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_BC,
			SET_DATA_BUS_FROM_TMP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_OTDR(){
	opcode* op = &OPCODE_OTDR;
	op->name = "OTDR";
	op->no_T_half_cycles = 28;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*28);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_B,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_DEC_TMP,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 3;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_REG_B_FROM_TMP,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_HL,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[6].no_micro_code = 1;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_HL_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 4;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_BC,
			SET_DATA_BUS_FROM_TMP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 3;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 4;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
			CHANGE_STATE_IF_Z_1_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 1;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 1;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[1]){
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 1;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[1]){
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[24].no_micro_code = 0;
	op->T_half_cycles[24].micro_code = NULL;

	op->T_half_cycles[25].no_micro_code = 1;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[26].no_micro_code = 0;
	op->T_half_cycles[26].micro_code = NULL;

	op->T_half_cycles[27].no_micro_code = 1;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_NEG(){
	opcode* op = &OPCODE_NEG;
	op->name = "NEG";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SKIP_INSTRUCTION,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 6;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*6);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[6]){
			SET_MREQ_TO_HIGH,
			ALU_NEG,
			SET_REG_TMP_FROM_A,
			SKIP_INSTRUCTION,
			UPDATE_FLAGS_FROM_ALU,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*6);

	op->next_fetch = NULL;
}

void init_opcode_IN_A_C(){
	opcode* op = &OPCODE_IN_A_C;
	op->name = "IN_A_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_B_C(){
	opcode* op = &OPCODE_IN_B_C;
	op->name = "IN_B_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_C_C(){
	opcode* op = &OPCODE_IN_C_C;
	op->name = "IN_C_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_D_C(){
	opcode* op = &OPCODE_IN_D_C;
	op->name = "IN_D_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_E_C(){
	opcode* op = &OPCODE_IN_E_C;
	op->name = "IN_E_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_H_C(){
	opcode* op = &OPCODE_IN_H_C;
	op->name = "IN_H_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_L_C(){
	opcode* op = &OPCODE_IN_L_C;
	op->name = "IN_L_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_IN_F_C(){
	opcode* op = &OPCODE_IN_F_C;
	op->name = "IN_F_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 0;
	op->T_half_cycles[3].micro_code = NULL;

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_IORQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_TEST_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_A(){
	opcode* op = &OPCODE_OUT_C_A;
	op->name = "OUT_C_A";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_A,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_B(){
	opcode* op = &OPCODE_OUT_C_B;
	op->name = "OUT_C_B";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_B,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_C(){
	opcode* op = &OPCODE_OUT_C_C;
	op->name = "OUT_C_C";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_C,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_D(){
	opcode* op = &OPCODE_OUT_C_D;
	op->name = "OUT_C_D";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_D,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_E(){
	opcode* op = &OPCODE_OUT_C_E;
	op->name = "OUT_C_E";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_E,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_H(){
	opcode* op = &OPCODE_OUT_C_H;
	op->name = "OUT_C_H";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_H,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_L(){
	opcode* op = &OPCODE_OUT_C_L;
	op->name = "OUT_C_L";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_FROM_L,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_OUT_C_0(){
	opcode* op = &OPCODE_OUT_C_0;
	op->name = "OUT_C_0";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_BC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_DATA_BUS_00h,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 2;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[2]){
			SET_IORQ_TO_LOW,
			SET_WR_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[5].no_micro_code = 0;
	op->T_half_cycles[5].micro_code = NULL;

	op->T_half_cycles[6].no_micro_code = 0;
	op->T_half_cycles[6].micro_code = NULL;

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_WR_TO_HIGH,
			SET_IORQ_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_BC(){
	opcode* op = &OPCODE_LD_MEM_BC;
	op->name = "LD_MEM_BC";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_C,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_B,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_DE(){
	opcode* op = &OPCODE_LD_MEM_DE;
	op->name = "LD_MEM_DE";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_E,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_D,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_ED_LD_MEM_HL(){
	opcode* op = &OPCODE_ED_LD_MEM_HL;
	op->name = "ED_LD_MEM_HL";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_SP(){
	opcode* op = &OPCODE_LD_MEM_SP;
	op->name = "LD_MEM_SP";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_SPL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_SPH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_BC_MEM(){
	opcode* op = &OPCODE_LD_BC_MEM;
	op->name = "LD_BC_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_C,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_B,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_DE_MEM(){
	opcode* op = &OPCODE_LD_DE_MEM;
	op->name = "LD_DE_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_E,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_D,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_ED_LD_HL_MEM(){
	opcode* op = &OPCODE_ED_LD_HL_MEM;
	op->name = "ED_LD_HL_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_H,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_SP_MEM(){
	opcode* op = &OPCODE_LD_SP_MEM;
	op->name = "LD_SP_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_SPL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_TMP_FROM_SPH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_I_A(){
	opcode* op = &OPCODE_LD_I_A;
	op->name = "LD_I_A";
	op->no_T_half_cycles = 4;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*4);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_REG_I_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 0;
	op->T_half_cycles[2].micro_code = NULL;

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LD_R_A(){
	opcode* op = &OPCODE_LD_R_A;
	op->name = "LD_R_A";
	op->no_T_half_cycles = 4;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*4);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_REG_R_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 0;
	op->T_half_cycles[2].micro_code = NULL;

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_I(){
	opcode* op = &OPCODE_LD_A_I;
	op->name = "LD_A_I";
	op->no_T_half_cycles = 4;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*4);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_A_FROM_TMP,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			ALU_TEST_LD_IR_TMP,
			SET_MREQ_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_R(){
	opcode* op = &OPCODE_LD_A_R;
	op->name = "LD_A_R";
	op->no_T_half_cycles = 4;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*4);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			SET_REG_A_FROM_TMP,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 4;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[4]){
			ALU_TEST_LD_IR_TMP,
			SET_MREQ_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[2].no_micro_code = 1;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_SBC_HL_BC(){
	opcode* op = &OPCODE_SBC_HL_BC;
	op->name = "SBC_HL_BC";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_C,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_B,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_SBC_HL_DE(){
	opcode* op = &OPCODE_SBC_HL_DE;
	op->name = "SBC_HL_DE";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_E,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_D,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_SBC_HL_HL(){
	opcode* op = &OPCODE_SBC_HL_HL;
	op->name = "SBC_HL_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_L,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_H,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_SBC_HL_SP(){
	opcode* op = &OPCODE_SBC_HL_SP;
	op->name = "SBC_HL_SP";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_SBC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADC_HL_BC(){
	opcode* op = &OPCODE_ADC_HL_BC;
	op->name = "ADC_HL_BC";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_C,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_B,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADC_HL_DE(){
	opcode* op = &OPCODE_ADC_HL_DE;
	op->name = "ADC_HL_DE";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_E,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_D,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADC_HL_HL(){
	opcode* op = &OPCODE_ADC_HL_HL;
	op->name = "ADC_HL_HL";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_L,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_H,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADC_HL_SP(){
	opcode* op = &OPCODE_ADC_HL_SP;
	op->name = "ADC_HL_SP";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_L,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_H,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_H_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_L_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_IM_0(){
	opcode* op = &OPCODE_IM_0;
	op->name = "IM_0";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_IM_TO_0,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_IM_1(){
	opcode* op = &OPCODE_IM_1;
	op->name = "IM_1";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_IM_TO_1,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_IM_2(){
	opcode* op = &OPCODE_IM_2;
	op->name = "IM_2";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_IM_TO_2,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = NULL;
}

void init_opcode_RETN(){
	opcode* op = &OPCODE_RETN;
	op->name = "RETN";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			MV_IFF2_TO_IFF1,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RETI(){
	opcode* op = &OPCODE_RETI;
	op->name = "RETI";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RRD(){
	opcode* op = &OPCODE_RRD;
	op->name = "RRD";
	op->no_T_half_cycles = 22;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*22);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_RRD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RLD(){
	opcode* op = &OPCODE_RLD;
	op->name = "RLD";
	op->no_T_half_cycles = 22;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*22);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 0;
	op->T_half_cycles[8].micro_code = NULL;

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 0;
	op->T_half_cycles[11].micro_code = NULL;

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			ALU_RLD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[16].no_micro_code = 3;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 4;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IY_BC(){
	opcode* op = &OPCODE_ADD_IY_BC;
	op->name = "ADD_IY_BC";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_C,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_B,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IYH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IY_DE(){
	opcode* op = &OPCODE_ADD_IY_DE;
	op->name = "ADD_IY_DE";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_E,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_D,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IYH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IY_IY(){
	opcode* op = &OPCODE_ADD_IY_IY;
	op->name = "ADD_IY_IY";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_IYL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_IYH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IYH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_ADD_IY_SP(){
	opcode* op = &OPCODE_ADD_IY_SP;
	op->name = "ADD_IY_SP";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPL,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 5;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[5]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			ALU_ADD,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_SPH,
			SET_REG_A_FROM_TMP,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 4;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[4]){
			SAVE_FLAG_S7,
			SAVE_FLAG_Z6,
			SAVE_FLAG_P2,
			SET_REG_ACU,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[7].no_micro_code = 2;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			SET_REG_IYH_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 0;
	op->T_half_cycles[12].micro_code = NULL;

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 1;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_nn(){
	opcode* op = &OPCODE_LD_IY_nn;
	op->name = "LD_IY_nn";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_PC,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IYH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_MEM_IY(){
	opcode* op = &OPCODE_LD_MEM_IY;
	op->name = "LD_MEM_IY";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 3;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 2;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[17].no_micro_code = 5;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[18].no_micro_code = 1;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 3;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_IYH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[24].no_micro_code = 1;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_MEM(){
	opcode* op = &OPCODE_LD_IY_MEM;
	op->name = "LD_IY_MEM";
	op->no_T_half_cycles = 26;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*26);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 3;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 3;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[20].no_micro_code = 2;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 3;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_WZ_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IYH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_INC_IY(){
	opcode* op = &OPCODE_INC_IY;
	op->name = "INC_IY";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_IY,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_IY_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_DEC_IY(){
	opcode* op = &OPCODE_DEC_IY;
	op->name = "DEC_IY";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 3;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_IY,
			SET_REG_ACU,
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_REG_IY_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_POP_IY(){
	opcode* op = &OPCODE_POP_IY;
	op->name = "POP_IY";
	op->no_T_half_cycles = 14;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IYL_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 3;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_IYH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_EX_SP_IY(){
	opcode* op = &OPCODE_EX_SP_IY;
	op->name = "EX_SP_IY";
	op->no_T_half_cycles = 32;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*32);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 2;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[10].no_micro_code = 0;
	op->T_half_cycles[10].micro_code = NULL;

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 2;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_W_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 0;
	op->T_half_cycles[14].micro_code = NULL;

	op->T_half_cycles[15].no_micro_code = 0;
	op->T_half_cycles[15].micro_code = NULL;

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_DATA_BUS_FROM_IYH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 2;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 5;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[5]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			SET_REG_SP_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 3;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[22].no_micro_code = 3;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[23].no_micro_code = 2;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[24].no_micro_code = 2;
	op->T_half_cycles[24].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[24].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			DEC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[25].no_micro_code = 4;
	op->T_half_cycles[25].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[25].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[26].no_micro_code = 1;
	op->T_half_cycles[26].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[26].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[27].no_micro_code = 3;
	op->T_half_cycles[27].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[27].micro_code,
		(micro_code_t[3]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[28].no_micro_code = 1;
	op->T_half_cycles[28].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[28].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_Z,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[29].no_micro_code = 2;
	op->T_half_cycles[29].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[29].micro_code,
		(micro_code_t[2]){
			SET_REG_IYL_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[30].no_micro_code = 1;
	op->T_half_cycles[30].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[30].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[31].no_micro_code = 2;
	op->T_half_cycles[31].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[31].micro_code,
		(micro_code_t[2]){
			SET_REG_IYH_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_PUSH_IY(){
	opcode* op = &OPCODE_PUSH_IY;
	op->name = "PUSH_IY";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 2;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[2]){
			CANCEL_BUSREQ_CHECK,
			SET_ADDRESS_BUS_FROM_SP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[1].no_micro_code = 3;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_RFSH_TO_HIGH,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 1;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[4].no_micro_code = 3;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			DEC_ADDRESS_BUS,
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			OUT_DATA,
			SET_REG_SP_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 4;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_SP,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_JP_IY(){
	opcode* op = &OPCODE_JP_IY;
	op->name = "JP_IY";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 4;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[4]){
			SET_ADDRESS_BUS_FROM_IY,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_LD_SP_IY(){
	opcode* op = &OPCODE_LD_SP_IY;
	op->name = "LD_SP_IY";
	op->no_T_half_cycles = 6;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			CANCEL_BUSREQ_CHECK,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_IYH,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_REG_SPH_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 2;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[2]){
			SET_REG_SPL_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = NULL;
}

void init_opcode_FDCB(){
	opcode* op = &OPCODE_FDCB;
	op->name = "FDCB";
	op->no_T_half_cycles = 2;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*2);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 2;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_FETCH_NO_NMI,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*14);

	op->next_fetch[0].no_micro_code = 3;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 3;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[4].no_micro_code = 2;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[5].no_micro_code = 3;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[6].no_micro_code = 5;
	op->next_fetch[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[6].micro_code,
		(micro_code_t[5]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[7].no_micro_code = 3;
	op->next_fetch[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[7].micro_code,
		(micro_code_t[3]){
			ALU_ADD,
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[8].no_micro_code = 3;
	op->next_fetch[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[8].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_A,
			SET_RFSH_TO_HIGH,
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[9].no_micro_code = 3;
	op->next_fetch[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[9].micro_code,
		(micro_code_t[3]){
			SET_REG_Z_FROM_TMP,
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[10].no_micro_code = 3;
	op->next_fetch[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[10].micro_code,
		(micro_code_t[3]){
			SET_REG_TMP_FROM_W,
			IN_DATA,
			SET_REG_INST,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[11].no_micro_code = 3;
	op->next_fetch[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[11].micro_code,
		(micro_code_t[3]){
			SET_REG_A_FROM_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->next_fetch[12].no_micro_code = 2;
	op->next_fetch[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[12].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[13].no_micro_code = 3;
	op->next_fetch[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->next_fetch[13].micro_code,
		(micro_code_t[3]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE_DDCB,
		},
		sizeof(micro_code_t)*3);
}

void init_opcode_LD_B_IY_d(){
	opcode* op = &OPCODE_LD_B_IY_d;
	op->name = "LD_B_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_B_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_C_IY_d(){
	opcode* op = &OPCODE_LD_C_IY_d;
	op->name = "LD_C_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_C_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_D_IY_d(){
	opcode* op = &OPCODE_LD_D_IY_d;
	op->name = "LD_D_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_D_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_E_IY_d(){
	opcode* op = &OPCODE_LD_E_IY_d;
	op->name = "LD_E_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_E_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_H_IY_d(){
	opcode* op = &OPCODE_LD_H_IY_d;
	op->name = "LD_H_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_H_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_L_IY_d(){
	opcode* op = &OPCODE_LD_L_IY_d;
	op->name = "LD_L_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_L_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_A_IY_d(){
	opcode* op = &OPCODE_LD_A_IY_d;
	op->name = "LD_A_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_B(){
	opcode* op = &OPCODE_LD_IY_d_B;
	op->name = "LD_IY_d_B";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_B,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_C(){
	opcode* op = &OPCODE_LD_IY_d_C;
	op->name = "LD_IY_d_C";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_C,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_D(){
	opcode* op = &OPCODE_LD_IY_d_D;
	op->name = "LD_IY_d_D";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_D,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_E(){
	opcode* op = &OPCODE_LD_IY_d_E;
	op->name = "LD_IY_d_E";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_E,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_H(){
	opcode* op = &OPCODE_LD_IY_d_H;
	op->name = "LD_IY_d_H";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_H,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_L(){
	opcode* op = &OPCODE_LD_IY_d_L;
	op->name = "LD_IY_d_L";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_L,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_A(){
	opcode* op = &OPCODE_LD_IY_d_A;
	op->name = "LD_IY_d_A";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 4;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[4]){
			SET_RFSH_TO_HIGH,
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_A,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_LD_IY_d_n(){
	opcode* op = &OPCODE_LD_IY_d_n;
	op->name = "LD_IY_d_n";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 5;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[5]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*5);

	op->T_half_cycles[9].no_micro_code = 3;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
			ALU_ADD,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			INC_ADDRESS_BUS,
			SET_REG_TMP_FROM_A,
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 4;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[4]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			SET_REG_TMP_FROM_W,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[12].no_micro_code = 3;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[3]){
			IN_DATA,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[13].no_micro_code = 3;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_ADC,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			SET_REG_W_FROM_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 0;
	op->T_half_cycles[17].micro_code = NULL;

	op->T_half_cycles[18].no_micro_code = 3;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 1;
	op->T_half_cycles[20].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[20].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[21].no_micro_code = 4;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[22].no_micro_code = 1;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_INC_IY_d(){
	opcode* op = &OPCODE_INC_IY_d;
	op->name = "INC_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_INC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_DEC_IY_d(){
	opcode* op = &OPCODE_DEC_IY_d;
	op->name = "DEC_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_DEC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_ADD_A_IY_d(){
	opcode* op = &OPCODE_ADD_A_IY_d;
	op->name = "ADD_A_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_ADD,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_ADC_A_IY_d(){
	opcode* op = &OPCODE_ADC_A_IY_d;
	op->name = "ADC_A_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_ADC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SUB_IY_d(){
	opcode* op = &OPCODE_SUB_IY_d;
	op->name = "SUB_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_SUB,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_SBC_A_IY_d(){
	opcode* op = &OPCODE_SBC_A_IY_d;
	op->name = "SBC_A_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_SBC,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_AND_IY_d(){
	opcode* op = &OPCODE_AND_IY_d;
	op->name = "AND_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_AND,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_XOR_IY_d(){
	opcode* op = &OPCODE_XOR_IY_d;
	op->name = "XOR_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_XOR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_OR_IY_d(){
	opcode* op = &OPCODE_OR_IY_d;
	op->name = "OR_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_OR,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_CP_IY_d(){
	opcode* op = &OPCODE_CP_IY_d;
	op->name = "CP_IY_d";
	op->no_T_half_cycles = 24;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*24);

	op->T_half_cycles[0].no_micro_code = 0;
	op->T_half_cycles[0].micro_code = NULL;

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_MREQ_TO_HIGH,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 3;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 1;
	op->T_half_cycles[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[4].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[5].no_micro_code = 3;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[3]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 3;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[3]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[8].no_micro_code = 3;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[3]){
			SET_REG_W_0,
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYL,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			ALU_ADD,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[10].no_micro_code = 1;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[11].no_micro_code = 1;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[1]){
			SET_REG_Z_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_W,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 1;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[1]){
			SET_REG_A_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[14].no_micro_code = 2;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[2]){
			SET_REG_ACU,
			SET_REG_TMP_FROM_IYH,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[15].no_micro_code = 2;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[2]){
			ALU_ADC,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[16].no_micro_code = 1;
	op->T_half_cycles[16].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[16].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[17].no_micro_code = 1;
	op->T_half_cycles[17].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[17].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[18].no_micro_code = 2;
	op->T_half_cycles[18].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[18].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[19].no_micro_code = 2;
	op->T_half_cycles[19].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[19].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[20].no_micro_code = 0;
	op->T_half_cycles[20].micro_code = NULL;

	op->T_half_cycles[21].no_micro_code = 2;
	op->T_half_cycles[21].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[21].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[22].no_micro_code = 2;
	op->T_half_cycles[22].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[22].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[23].no_micro_code = 4;
	op->T_half_cycles[23].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[23].micro_code,
		(micro_code_t[4]){
			ALU_CP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHANGE_STATE_TO_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = (T_half_cycle*)malloc(sizeof(T_half_cycle)*6);

	op->next_fetch[0].no_micro_code = 5;
	op->next_fetch[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*5);
	memcpy(op->next_fetch[0].micro_code,
		(micro_code_t[5]){
			UPDATE_FLAGS_FROM_ALU,
			SET_ADDRESS_BUS_FROM_PC,
			OUT_ADDRESS_BUS,
			SET_RFSH_TO_HIGH,
			SET_M1_TO_LOW,
		},
		sizeof(micro_code_t)*5);

	op->next_fetch[1].no_micro_code = 2;
	op->next_fetch[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[1].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[2].no_micro_code = 1;
	op->next_fetch[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->next_fetch[2].micro_code,
		(micro_code_t[1]){
			INC_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch[3].no_micro_code = 2;
	op->next_fetch[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->next_fetch[3].micro_code,
		(micro_code_t[2]){
			CHECK_FOR_WAIT,
			SET_REG_PC_FROM_ADDRESS_BUS_,
		},
		sizeof(micro_code_t)*2);

	op->next_fetch[4].no_micro_code = 9;
	op->next_fetch[4].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*9);
	memcpy(op->next_fetch[4].micro_code,
		(micro_code_t[9]){
			IN_DATA,
			SET_M1_TO_HIGH,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			SET_RFSH_TO_LOW,
			SET_REG_TMP,
			SET_REG_INST,
			SET_ADDRESS_BUS_FROM_IR,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*9);

	op->next_fetch[5].no_micro_code = 4;
	op->next_fetch[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->next_fetch[5].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_LOW,
			INC_REG_R,
			CHECK_FOR_BUSREQ,
			CHANGE_STATE_TO_OPCODE,
		},
		sizeof(micro_code_t)*4);
}

void init_opcode_RLC_IY_d(){
	opcode* op = &OPCODE_RLC_IY_d;
	op->name = "RLC_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RLC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RRC_IY_d(){
	opcode* op = &OPCODE_RRC_IY_d;
	op->name = "RRC_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RRC_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RL_IY_d(){
	opcode* op = &OPCODE_RL_IY_d;
	op->name = "RL_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RL_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RR_IY_d(){
	opcode* op = &OPCODE_RR_IY_d;
	op->name = "RR_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RR_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SLA_IY_d(){
	opcode* op = &OPCODE_SLA_IY_d;
	op->name = "SLA_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SLA_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SRA_IY_d(){
	opcode* op = &OPCODE_SRA_IY_d;
	op->name = "SRA_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SRA_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SRL_IY_d(){
	opcode* op = &OPCODE_SRL_IY_d;
	op->name = "SRL_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SRL_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_BIT_0_IY_d(){
	opcode* op = &OPCODE_BIT_0_IY_d;
	op->name = "BIT_0_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_0_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_1_IY_d(){
	opcode* op = &OPCODE_BIT_1_IY_d;
	op->name = "BIT_1_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_1_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_2_IY_d(){
	opcode* op = &OPCODE_BIT_2_IY_d;
	op->name = "BIT_2_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_2_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_3_IY_d(){
	opcode* op = &OPCODE_BIT_3_IY_d;
	op->name = "BIT_3_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_3_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_4_IY_d(){
	opcode* op = &OPCODE_BIT_4_IY_d;
	op->name = "BIT_4_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_4_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_5_IY_d(){
	opcode* op = &OPCODE_BIT_5_IY_d;
	op->name = "BIT_5_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_5_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_6_IY_d(){
	opcode* op = &OPCODE_BIT_6_IY_d;
	op->name = "BIT_6_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_6_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_BIT_7_IY_d(){
	opcode* op = &OPCODE_BIT_7_IY_d;
	op->name = "BIT_7_IY_d";
	op->no_T_half_cycles = 10;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*10);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			ALU_BIT_7_TMP,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 1;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[1]){
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[9].no_micro_code = 1;
	op->T_half_cycles[9].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[9].micro_code,
		(micro_code_t[1]){
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*1);

	op->next_fetch = NULL;
}

void init_opcode_RES_0_IY_d(){
	opcode* op = &OPCODE_RES_0_IY_d;
	op->name = "RES_0_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_0_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_1_IY_d(){
	opcode* op = &OPCODE_RES_1_IY_d;
	op->name = "RES_1_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_1_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_2_IY_d(){
	opcode* op = &OPCODE_RES_2_IY_d;
	op->name = "RES_2_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_2_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_3_IY_d(){
	opcode* op = &OPCODE_RES_3_IY_d;
	op->name = "RES_3_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_3_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_4_IY_d(){
	opcode* op = &OPCODE_RES_4_IY_d;
	op->name = "RES_4_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_4_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_5_IY_d(){
	opcode* op = &OPCODE_RES_5_IY_d;
	op->name = "RES_5_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_5_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_6_IY_d(){
	opcode* op = &OPCODE_RES_6_IY_d;
	op->name = "RES_6_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_6_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_RES_7_IY_d(){
	opcode* op = &OPCODE_RES_7_IY_d;
	op->name = "RES_7_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_RES_7_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_0_IY_d(){
	opcode* op = &OPCODE_SET_0_IY_d;
	op->name = "SET_0_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_0_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_1_IY_d(){
	opcode* op = &OPCODE_SET_1_IY_d;
	op->name = "SET_1_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_1_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_2_IY_d(){
	opcode* op = &OPCODE_SET_2_IY_d;
	op->name = "SET_2_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_2_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_3_IY_d(){
	opcode* op = &OPCODE_SET_3_IY_d;
	op->name = "SET_3_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_3_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_4_IY_d(){
	opcode* op = &OPCODE_SET_4_IY_d;
	op->name = "SET_4_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_4_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_5_IY_d(){
	opcode* op = &OPCODE_SET_5_IY_d;
	op->name = "SET_5_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_5_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_6_IY_d(){
	opcode* op = &OPCODE_SET_6_IY_d;
	op->name = "SET_6_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_6_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}

void init_opcode_SET_7_IY_d(){
	opcode* op = &OPCODE_SET_7_IY_d;
	op->name = "SET_7_IY_d";
	op->no_T_half_cycles = 16;
	op->T_half_cycles = (T_half_cycle*)malloc(sizeof(T_half_cycle)*16);

	op->T_half_cycles[0].no_micro_code = 1;
	op->T_half_cycles[0].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[0].micro_code,
		(micro_code_t[1]){
			SET_REG_TMP_FROM_A,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[1].no_micro_code = 1;
	op->T_half_cycles[1].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[1].micro_code,
		(micro_code_t[1]){
			SET_REG_W_FROM_TMP,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[2].no_micro_code = 2;
	op->T_half_cycles[2].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[2].micro_code,
		(micro_code_t[2]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[3].no_micro_code = 2;
	op->T_half_cycles[3].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[3].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			SET_RD_TO_LOW,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[4].no_micro_code = 0;
	op->T_half_cycles[4].micro_code = NULL;

	op->T_half_cycles[5].no_micro_code = 1;
	op->T_half_cycles[5].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[5].micro_code,
		(micro_code_t[1]){
			CHECK_FOR_WAIT,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[6].no_micro_code = 2;
	op->T_half_cycles[6].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[6].micro_code,
		(micro_code_t[2]){
			IN_DATA,
			SET_REG_TMP,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[7].no_micro_code = 4;
	op->T_half_cycles[7].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[7].micro_code,
		(micro_code_t[4]){
			ALU_SET_7_TMP,
			SET_MREQ_TO_HIGH,
			SET_RD_TO_HIGH,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[8].no_micro_code = 2;
	op->T_half_cycles[8].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[8].micro_code,
		(micro_code_t[2]){
			SET_REG_TMP_FROM_A,
			UPDATE_FLAGS_FROM_ALU,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[9].no_micro_code = 0;
	op->T_half_cycles[9].micro_code = NULL;

	op->T_half_cycles[10].no_micro_code = 3;
	op->T_half_cycles[10].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*3);
	memcpy(op->T_half_cycles[10].micro_code,
		(micro_code_t[3]){
			SET_ADDRESS_BUS_FROM_WZ,
			OUT_ADDRESS_BUS,
			SET_DATA_BUS_FROM_TMP,
		},
		sizeof(micro_code_t)*3);

	op->T_half_cycles[11].no_micro_code = 2;
	op->T_half_cycles[11].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*2);
	memcpy(op->T_half_cycles[11].micro_code,
		(micro_code_t[2]){
			SET_MREQ_TO_LOW,
			OUT_DATA,
		},
		sizeof(micro_code_t)*2);

	op->T_half_cycles[12].no_micro_code = 1;
	op->T_half_cycles[12].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[12].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[13].no_micro_code = 4;
	op->T_half_cycles[13].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[13].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			CHECK_FOR_WAIT,
			SET_WR_TO_LOW,
			CHECK_FOR_BUSREQ,
		},
		sizeof(micro_code_t)*4);

	op->T_half_cycles[14].no_micro_code = 1;
	op->T_half_cycles[14].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*1);
	memcpy(op->T_half_cycles[14].micro_code,
		(micro_code_t[1]){
			OUT_DATA,
		},
		sizeof(micro_code_t)*1);

	op->T_half_cycles[15].no_micro_code = 4;
	op->T_half_cycles[15].micro_code = (micro_code_t*)malloc(sizeof(micro_code_t)*4);
	memcpy(op->T_half_cycles[15].micro_code,
		(micro_code_t[4]){
			OUT_DATA,
			SET_WR_TO_HIGH,
			SET_MREQ_TO_HIGH,
			CHANGE_STATE_TO_STANDARD_FETCH,
		},
		sizeof(micro_code_t)*4);

	op->next_fetch = NULL;
}
void init_opcodes(){
	init_opcode_NOP();
	init_opcode_HLT();
	init_opcode_INC_B();
	init_opcode_INC_C();
	init_opcode_INC_D();
	init_opcode_INC_E();
	init_opcode_INC_H();
	init_opcode_INC_L();
	init_opcode_INC_A();
	init_opcode_INC_BC();
	init_opcode_INC_DE();
	init_opcode_INC_HL();
	init_opcode_INC_SP();
	init_opcode_INC_HL_MEM();
	init_opcode_DEC_B();
	init_opcode_DEC_C();
	init_opcode_DEC_D();
	init_opcode_DEC_E();
	init_opcode_DEC_H();
	init_opcode_DEC_L();
	init_opcode_DEC_A();
	init_opcode_DEC_BC();
	init_opcode_DEC_DE();
	init_opcode_DEC_HL();
	init_opcode_DEC_SP();
	init_opcode_DEC_HL_MEM();
	init_opcode_LD_B_B();
	init_opcode_LD_B_C();
	init_opcode_LD_B_D();
	init_opcode_LD_B_E();
	init_opcode_LD_B_H();
	init_opcode_LD_B_L();
	init_opcode_LD_B_A();
	init_opcode_LD_C_B();
	init_opcode_LD_C_C();
	init_opcode_LD_C_D();
	init_opcode_LD_C_E();
	init_opcode_LD_C_H();
	init_opcode_LD_C_L();
	init_opcode_LD_C_A();
	init_opcode_LD_D_B();
	init_opcode_LD_D_C();
	init_opcode_LD_D_D();
	init_opcode_LD_D_E();
	init_opcode_LD_D_H();
	init_opcode_LD_D_L();
	init_opcode_LD_D_A();
	init_opcode_LD_E_B();
	init_opcode_LD_E_C();
	init_opcode_LD_E_D();
	init_opcode_LD_E_E();
	init_opcode_LD_E_H();
	init_opcode_LD_E_L();
	init_opcode_LD_E_A();
	init_opcode_LD_H_B();
	init_opcode_LD_H_C();
	init_opcode_LD_H_D();
	init_opcode_LD_H_E();
	init_opcode_LD_H_H();
	init_opcode_LD_H_L();
	init_opcode_LD_H_A();
	init_opcode_LD_L_B();
	init_opcode_LD_L_C();
	init_opcode_LD_L_D();
	init_opcode_LD_L_E();
	init_opcode_LD_L_H();
	init_opcode_LD_L_L();
	init_opcode_LD_L_A();
	init_opcode_LD_A_B();
	init_opcode_LD_A_C();
	init_opcode_LD_A_D();
	init_opcode_LD_A_E();
	init_opcode_LD_A_H();
	init_opcode_LD_A_L();
	init_opcode_LD_A_A();
	init_opcode_LD_B_n();
	init_opcode_LD_C_n();
	init_opcode_LD_D_n();
	init_opcode_LD_E_n();
	init_opcode_LD_H_n();
	init_opcode_LD_L_n();
	init_opcode_LD_A_n();
	init_opcode_LD_B_HL();
	init_opcode_LD_C_HL();
	init_opcode_LD_D_HL();
	init_opcode_LD_E_HL();
	init_opcode_LD_H_HL();
	init_opcode_LD_L_HL();
	init_opcode_LD_A_HL();
	init_opcode_LD_A_BC();
	init_opcode_LD_A_DE();
	init_opcode_LD_HL_B();
	init_opcode_LD_HL_C();
	init_opcode_LD_HL_D();
	init_opcode_LD_HL_E();
	init_opcode_LD_HL_H();
	init_opcode_LD_HL_L();
	init_opcode_LD_HL_A();
	init_opcode_LD_BC_A();
	init_opcode_LD_DE_A();
	init_opcode_LD_HL_n();
	init_opcode_LD_BC_nn();
	init_opcode_LD_DE_nn();
	init_opcode_LD_HL_nn();
	init_opcode_LD_SP_nn();
	init_opcode_LD_SP_HL();
	init_opcode_LD_A_nn();
	init_opcode_LD_MEM_HL();
	init_opcode_LD_HL_MEM();
	init_opcode_LD_MEM_A();
	init_opcode_RLCA();
	init_opcode_RRCA();
	init_opcode_RLA();
	init_opcode_RRA();
	init_opcode_ADD_A_B();
	init_opcode_ADD_A_C();
	init_opcode_ADD_A_D();
	init_opcode_ADD_A_E();
	init_opcode_ADD_A_H();
	init_opcode_ADD_A_L();
	init_opcode_ADD_A_A();
	init_opcode_ADD_A_HL();
	init_opcode_ADD_A_n();
	init_opcode_ADD_HL_BC();
	init_opcode_ADD_HL_DE();
	init_opcode_ADD_HL_HL();
	init_opcode_ADD_HL_SP();
	init_opcode_ADC_A_B();
	init_opcode_ADC_A_C();
	init_opcode_ADC_A_D();
	init_opcode_ADC_A_E();
	init_opcode_ADC_A_H();
	init_opcode_ADC_A_L();
	init_opcode_ADC_A_A();
	init_opcode_ADC_A_HL();
	init_opcode_ADC_n();
	init_opcode_SUB_A_B();
	init_opcode_SUB_A_C();
	init_opcode_SUB_A_D();
	init_opcode_SUB_A_E();
	init_opcode_SUB_A_H();
	init_opcode_SUB_A_L();
	init_opcode_SUB_A_A();
	init_opcode_SUB_A_HL();
	init_opcode_SUB_n();
	init_opcode_SBC_A_B();
	init_opcode_SBC_A_C();
	init_opcode_SBC_A_D();
	init_opcode_SBC_A_E();
	init_opcode_SBC_A_H();
	init_opcode_SBC_A_L();
	init_opcode_SBC_A_A();
	init_opcode_SBC_A_HL();
	init_opcode_SBC_n();
	init_opcode_AND_A_B();
	init_opcode_AND_A_C();
	init_opcode_AND_A_D();
	init_opcode_AND_A_E();
	init_opcode_AND_A_H();
	init_opcode_AND_A_L();
	init_opcode_AND_A_A();
	init_opcode_AND_A_HL();
	init_opcode_AND_n();
	init_opcode_OR_A_B();
	init_opcode_OR_A_C();
	init_opcode_OR_A_D();
	init_opcode_OR_A_E();
	init_opcode_OR_A_H();
	init_opcode_OR_A_L();
	init_opcode_OR_A_A();
	init_opcode_OR_A_HL();
	init_opcode_OR_n();
	init_opcode_XOR_A_B();
	init_opcode_XOR_A_C();
	init_opcode_XOR_A_D();
	init_opcode_XOR_A_E();
	init_opcode_XOR_A_H();
	init_opcode_XOR_A_L();
	init_opcode_XOR_A_A();
	init_opcode_XOR_A_HL();
	init_opcode_XOR_n();
	init_opcode_CPL();
	init_opcode_CCF();
	init_opcode_SCF();
	init_opcode_CP_A_B();
	init_opcode_CP_A_C();
	init_opcode_CP_A_D();
	init_opcode_CP_A_E();
	init_opcode_CP_A_H();
	init_opcode_CP_A_L();
	init_opcode_CP_A_A();
	init_opcode_CP_A_HL();
	init_opcode_CP_n();
	init_opcode_RET_nz();
	init_opcode_RET_z();
	init_opcode_RET_nc();
	init_opcode_RET_c();
	init_opcode_RET_po();
	init_opcode_RET_pe();
	init_opcode_RET_p();
	init_opcode_RET_m();
	init_opcode_RET();
	init_opcode_POP_BC();
	init_opcode_POP_DE();
	init_opcode_POP_HL();
	init_opcode_POP_AF();
	init_opcode_JP_NZ_nn();
	init_opcode_JP_Z_nn();
	init_opcode_JP_NC_nn();
	init_opcode_JP_C_nn();
	init_opcode_JP_nn();
	init_opcode_JP_PO_nn();
	init_opcode_JP_PE_nn();
	init_opcode_JP_P_nn();
	init_opcode_JP_M_nn();
	init_opcode_JP_HL();
	init_opcode_JR_e();
	init_opcode_JR_NZ_e();
	init_opcode_JR_Z_e();
	init_opcode_JR_NC_e();
	init_opcode_JR_C_e();
	init_opcode_DJNZ_e();
	init_opcode_PUSH_BC();
	init_opcode_PUSH_DE();
	init_opcode_PUSH_HL();
	init_opcode_PUSH_AF();
	init_opcode_EX_DE_HL();
	init_opcode_EX_AF_AF();
	init_opcode_EXX();
	init_opcode_EX_SP_HL();
	init_opcode_ED();
	init_opcode_FD();
	init_opcode_DD();
	init_opcode_CB();
	init_opcode_IN_A_n();
	init_opcode_OUT_n_A();
	init_opcode_RST_00h();
	init_opcode_RST_08h();
	init_opcode_RST_10h();
	init_opcode_RST_18h();
	init_opcode_RST_20h();
	init_opcode_RST_28h();
	init_opcode_RST_30h();
	init_opcode_RST_38h();
	init_opcode_CALL_nz_nn();
	init_opcode_CALL_z_nn();
	init_opcode_CALL_nc_nn();
	init_opcode_CALL_c_nn();
	init_opcode_CALL_po_nn();
	init_opcode_CALL_pe_nn();
	init_opcode_CALL_p_nn();
	init_opcode_CALL_m_nn();
	init_opcode_CALL_nn();
	init_opcode_EI();
	init_opcode_DI();
	init_opcode_RLC_B();
	init_opcode_RLC_C();
	init_opcode_RLC_D();
	init_opcode_RLC_E();
	init_opcode_RLC_H();
	init_opcode_RLC_L();
	init_opcode_RLC_A();
	init_opcode_RLC_HL();
	init_opcode_RRC_B();
	init_opcode_RRC_C();
	init_opcode_RRC_D();
	init_opcode_RRC_E();
	init_opcode_RRC_H();
	init_opcode_RRC_L();
	init_opcode_RRC_A();
	init_opcode_RRC_HL();
	init_opcode_RL_B();
	init_opcode_RL_C();
	init_opcode_RL_D();
	init_opcode_RL_E();
	init_opcode_RL_H();
	init_opcode_RL_L();
	init_opcode_RL_A();
	init_opcode_RL_HL();
	init_opcode_RR_B();
	init_opcode_RR_C();
	init_opcode_RR_D();
	init_opcode_RR_E();
	init_opcode_RR_H();
	init_opcode_RR_L();
	init_opcode_RR_A();
	init_opcode_RR_HL();
	init_opcode_SLA_B();
	init_opcode_SLA_C();
	init_opcode_SLA_D();
	init_opcode_SLA_E();
	init_opcode_SLA_H();
	init_opcode_SLA_L();
	init_opcode_SLA_A();
	init_opcode_SLA_HL();
	init_opcode_SRA_B();
	init_opcode_SRA_C();
	init_opcode_SRA_D();
	init_opcode_SRA_E();
	init_opcode_SRA_H();
	init_opcode_SRA_L();
	init_opcode_SRA_A();
	init_opcode_SRA_HL();
	init_opcode_SRL_B();
	init_opcode_SRL_C();
	init_opcode_SRL_D();
	init_opcode_SRL_E();
	init_opcode_SRL_H();
	init_opcode_SRL_L();
	init_opcode_SRL_A();
	init_opcode_SRL_HL();
	init_opcode_BIT_0_B();
	init_opcode_BIT_0_C();
	init_opcode_BIT_0_D();
	init_opcode_BIT_0_E();
	init_opcode_BIT_0_H();
	init_opcode_BIT_0_L();
	init_opcode_BIT_0_A();
	init_opcode_BIT_1_B();
	init_opcode_BIT_1_C();
	init_opcode_BIT_1_D();
	init_opcode_BIT_1_E();
	init_opcode_BIT_1_H();
	init_opcode_BIT_1_L();
	init_opcode_BIT_1_A();
	init_opcode_BIT_2_B();
	init_opcode_BIT_2_C();
	init_opcode_BIT_2_D();
	init_opcode_BIT_2_E();
	init_opcode_BIT_2_H();
	init_opcode_BIT_2_L();
	init_opcode_BIT_2_A();
	init_opcode_BIT_3_B();
	init_opcode_BIT_3_C();
	init_opcode_BIT_3_D();
	init_opcode_BIT_3_E();
	init_opcode_BIT_3_H();
	init_opcode_BIT_3_L();
	init_opcode_BIT_3_A();
	init_opcode_BIT_4_B();
	init_opcode_BIT_4_C();
	init_opcode_BIT_4_D();
	init_opcode_BIT_4_E();
	init_opcode_BIT_4_H();
	init_opcode_BIT_4_L();
	init_opcode_BIT_4_A();
	init_opcode_BIT_5_B();
	init_opcode_BIT_5_C();
	init_opcode_BIT_5_D();
	init_opcode_BIT_5_E();
	init_opcode_BIT_5_H();
	init_opcode_BIT_5_L();
	init_opcode_BIT_5_A();
	init_opcode_BIT_6_B();
	init_opcode_BIT_6_C();
	init_opcode_BIT_6_D();
	init_opcode_BIT_6_E();
	init_opcode_BIT_6_H();
	init_opcode_BIT_6_L();
	init_opcode_BIT_6_A();
	init_opcode_BIT_7_B();
	init_opcode_BIT_7_C();
	init_opcode_BIT_7_D();
	init_opcode_BIT_7_E();
	init_opcode_BIT_7_H();
	init_opcode_BIT_7_L();
	init_opcode_BIT_7_A();
	init_opcode_BIT_0_HL();
	init_opcode_BIT_1_HL();
	init_opcode_BIT_2_HL();
	init_opcode_BIT_3_HL();
	init_opcode_BIT_4_HL();
	init_opcode_BIT_5_HL();
	init_opcode_BIT_6_HL();
	init_opcode_BIT_7_HL();
	init_opcode_RES_0_B();
	init_opcode_RES_0_C();
	init_opcode_RES_0_D();
	init_opcode_RES_0_E();
	init_opcode_RES_0_H();
	init_opcode_RES_0_L();
	init_opcode_RES_0_A();
	init_opcode_RES_1_B();
	init_opcode_RES_1_C();
	init_opcode_RES_1_D();
	init_opcode_RES_1_E();
	init_opcode_RES_1_H();
	init_opcode_RES_1_L();
	init_opcode_RES_1_A();
	init_opcode_RES_2_B();
	init_opcode_RES_2_C();
	init_opcode_RES_2_D();
	init_opcode_RES_2_E();
	init_opcode_RES_2_H();
	init_opcode_RES_2_L();
	init_opcode_RES_2_A();
	init_opcode_RES_3_B();
	init_opcode_RES_3_C();
	init_opcode_RES_3_D();
	init_opcode_RES_3_E();
	init_opcode_RES_3_H();
	init_opcode_RES_3_L();
	init_opcode_RES_3_A();
	init_opcode_RES_4_B();
	init_opcode_RES_4_C();
	init_opcode_RES_4_D();
	init_opcode_RES_4_E();
	init_opcode_RES_4_H();
	init_opcode_RES_4_L();
	init_opcode_RES_4_A();
	init_opcode_RES_5_B();
	init_opcode_RES_5_C();
	init_opcode_RES_5_D();
	init_opcode_RES_5_E();
	init_opcode_RES_5_H();
	init_opcode_RES_5_L();
	init_opcode_RES_5_A();
	init_opcode_RES_6_B();
	init_opcode_RES_6_C();
	init_opcode_RES_6_D();
	init_opcode_RES_6_E();
	init_opcode_RES_6_H();
	init_opcode_RES_6_L();
	init_opcode_RES_6_A();
	init_opcode_RES_7_B();
	init_opcode_RES_7_C();
	init_opcode_RES_7_D();
	init_opcode_RES_7_E();
	init_opcode_RES_7_H();
	init_opcode_RES_7_L();
	init_opcode_RES_7_A();
	init_opcode_RES_0_HL();
	init_opcode_RES_1_HL();
	init_opcode_RES_2_HL();
	init_opcode_RES_3_HL();
	init_opcode_RES_4_HL();
	init_opcode_RES_5_HL();
	init_opcode_RES_6_HL();
	init_opcode_RES_7_HL();
	init_opcode_SET_0_B();
	init_opcode_SET_0_C();
	init_opcode_SET_0_D();
	init_opcode_SET_0_E();
	init_opcode_SET_0_H();
	init_opcode_SET_0_L();
	init_opcode_SET_0_A();
	init_opcode_SET_1_B();
	init_opcode_SET_1_C();
	init_opcode_SET_1_D();
	init_opcode_SET_1_E();
	init_opcode_SET_1_H();
	init_opcode_SET_1_L();
	init_opcode_SET_1_A();
	init_opcode_SET_2_B();
	init_opcode_SET_2_C();
	init_opcode_SET_2_D();
	init_opcode_SET_2_E();
	init_opcode_SET_2_H();
	init_opcode_SET_2_L();
	init_opcode_SET_2_A();
	init_opcode_SET_3_B();
	init_opcode_SET_3_C();
	init_opcode_SET_3_D();
	init_opcode_SET_3_E();
	init_opcode_SET_3_H();
	init_opcode_SET_3_L();
	init_opcode_SET_3_A();
	init_opcode_SET_4_B();
	init_opcode_SET_4_C();
	init_opcode_SET_4_D();
	init_opcode_SET_4_E();
	init_opcode_SET_4_H();
	init_opcode_SET_4_L();
	init_opcode_SET_4_A();
	init_opcode_SET_5_B();
	init_opcode_SET_5_C();
	init_opcode_SET_5_D();
	init_opcode_SET_5_E();
	init_opcode_SET_5_H();
	init_opcode_SET_5_L();
	init_opcode_SET_5_A();
	init_opcode_SET_6_B();
	init_opcode_SET_6_C();
	init_opcode_SET_6_D();
	init_opcode_SET_6_E();
	init_opcode_SET_6_H();
	init_opcode_SET_6_L();
	init_opcode_SET_6_A();
	init_opcode_SET_7_B();
	init_opcode_SET_7_C();
	init_opcode_SET_7_D();
	init_opcode_SET_7_E();
	init_opcode_SET_7_H();
	init_opcode_SET_7_L();
	init_opcode_SET_7_A();
	init_opcode_SET_0_HL();
	init_opcode_SET_1_HL();
	init_opcode_SET_2_HL();
	init_opcode_SET_3_HL();
	init_opcode_SET_4_HL();
	init_opcode_SET_5_HL();
	init_opcode_SET_6_HL();
	init_opcode_SET_7_HL();
	init_opcode_ADD_IX_BC();
	init_opcode_ADD_IX_DE();
	init_opcode_ADD_IX_IX();
	init_opcode_ADD_IX_SP();
	init_opcode_LD_IX_nn();
	init_opcode_LD_MEM_IX();
	init_opcode_LD_IX_MEM();
	init_opcode_INC_IX();
	init_opcode_DEC_IX();
	init_opcode_POP_IX();
	init_opcode_EX_SP_IX();
	init_opcode_PUSH_IX();
	init_opcode_JP_IX();
	init_opcode_LD_SP_IX();
	init_opcode_DDCB();
	init_opcode_LD_B_IX_d();
	init_opcode_LD_C_IX_d();
	init_opcode_LD_D_IX_d();
	init_opcode_LD_E_IX_d();
	init_opcode_LD_H_IX_d();
	init_opcode_LD_L_IX_d();
	init_opcode_LD_A_IX_d();
	init_opcode_LD_IX_d_B();
	init_opcode_LD_IX_d_C();
	init_opcode_LD_IX_d_D();
	init_opcode_LD_IX_d_E();
	init_opcode_LD_IX_d_H();
	init_opcode_LD_IX_d_L();
	init_opcode_LD_IX_d_A();
	init_opcode_LD_IX_d_n();
	init_opcode_INC_IX_d();
	init_opcode_DEC_IX_d();
	init_opcode_ADD_A_IX_d();
	init_opcode_ADC_A_IX_d();
	init_opcode_SUB_IX_d();
	init_opcode_SBC_A_IX_d();
	init_opcode_AND_IX_d();
	init_opcode_XOR_IX_d();
	init_opcode_OR_IX_d();
	init_opcode_CP_IX_d();
	init_opcode_RLC_IX_d();
	init_opcode_RRC_IX_d();
	init_opcode_RL_IX_d();
	init_opcode_RR_IX_d();
	init_opcode_SLA_IX_d();
	init_opcode_SRA_IX_d();
	init_opcode_SRL_IX_d();
	init_opcode_BIT_0_IX_d();
	init_opcode_BIT_1_IX_d();
	init_opcode_BIT_2_IX_d();
	init_opcode_BIT_3_IX_d();
	init_opcode_BIT_4_IX_d();
	init_opcode_BIT_5_IX_d();
	init_opcode_BIT_6_IX_d();
	init_opcode_BIT_7_IX_d();
	init_opcode_RES_0_IX_d();
	init_opcode_RES_1_IX_d();
	init_opcode_RES_2_IX_d();
	init_opcode_RES_3_IX_d();
	init_opcode_RES_4_IX_d();
	init_opcode_RES_5_IX_d();
	init_opcode_RES_6_IX_d();
	init_opcode_RES_7_IX_d();
	init_opcode_SET_0_IX_d();
	init_opcode_SET_1_IX_d();
	init_opcode_SET_2_IX_d();
	init_opcode_SET_3_IX_d();
	init_opcode_SET_4_IX_d();
	init_opcode_SET_5_IX_d();
	init_opcode_SET_6_IX_d();
	init_opcode_SET_7_IX_d();
	init_opcode_LDI();
	init_opcode_LDIR();
	init_opcode_LDD();
	init_opcode_LDDR();
	init_opcode_CPI();
	init_opcode_CPIR();
	init_opcode_CPD();
	init_opcode_CPDR();
	init_opcode_INI();
	init_opcode_INIR();
	init_opcode_IND();
	init_opcode_INDR();
	init_opcode_OUTI();
	init_opcode_OTIR();
	init_opcode_OUTD();
	init_opcode_OTDR();
	init_opcode_NEG();
	init_opcode_IN_A_C();
	init_opcode_IN_B_C();
	init_opcode_IN_C_C();
	init_opcode_IN_D_C();
	init_opcode_IN_E_C();
	init_opcode_IN_H_C();
	init_opcode_IN_L_C();
	init_opcode_IN_F_C();
	init_opcode_OUT_C_A();
	init_opcode_OUT_C_B();
	init_opcode_OUT_C_C();
	init_opcode_OUT_C_D();
	init_opcode_OUT_C_E();
	init_opcode_OUT_C_H();
	init_opcode_OUT_C_L();
	init_opcode_OUT_C_0();
	init_opcode_LD_MEM_BC();
	init_opcode_LD_MEM_DE();
	init_opcode_ED_LD_MEM_HL();
	init_opcode_LD_MEM_SP();
	init_opcode_LD_BC_MEM();
	init_opcode_LD_DE_MEM();
	init_opcode_ED_LD_HL_MEM();
	init_opcode_LD_SP_MEM();
	init_opcode_LD_I_A();
	init_opcode_LD_R_A();
	init_opcode_LD_A_I();
	init_opcode_LD_A_R();
	init_opcode_SBC_HL_BC();
	init_opcode_SBC_HL_DE();
	init_opcode_SBC_HL_HL();
	init_opcode_SBC_HL_SP();
	init_opcode_ADC_HL_BC();
	init_opcode_ADC_HL_DE();
	init_opcode_ADC_HL_HL();
	init_opcode_ADC_HL_SP();
	init_opcode_IM_0();
	init_opcode_IM_1();
	init_opcode_IM_2();
	init_opcode_RETN();
	init_opcode_RETI();
	init_opcode_RRD();
	init_opcode_RLD();
	init_opcode_ADD_IY_BC();
	init_opcode_ADD_IY_DE();
	init_opcode_ADD_IY_IY();
	init_opcode_ADD_IY_SP();
	init_opcode_LD_IY_nn();
	init_opcode_LD_MEM_IY();
	init_opcode_LD_IY_MEM();
	init_opcode_INC_IY();
	init_opcode_DEC_IY();
	init_opcode_POP_IY();
	init_opcode_EX_SP_IY();
	init_opcode_PUSH_IY();
	init_opcode_JP_IY();
	init_opcode_LD_SP_IY();
	init_opcode_FDCB();
	init_opcode_LD_B_IY_d();
	init_opcode_LD_C_IY_d();
	init_opcode_LD_D_IY_d();
	init_opcode_LD_E_IY_d();
	init_opcode_LD_H_IY_d();
	init_opcode_LD_L_IY_d();
	init_opcode_LD_A_IY_d();
	init_opcode_LD_IY_d_B();
	init_opcode_LD_IY_d_C();
	init_opcode_LD_IY_d_D();
	init_opcode_LD_IY_d_E();
	init_opcode_LD_IY_d_H();
	init_opcode_LD_IY_d_L();
	init_opcode_LD_IY_d_A();
	init_opcode_LD_IY_d_n();
	init_opcode_INC_IY_d();
	init_opcode_DEC_IY_d();
	init_opcode_ADD_A_IY_d();
	init_opcode_ADC_A_IY_d();
	init_opcode_SUB_IY_d();
	init_opcode_SBC_A_IY_d();
	init_opcode_AND_IY_d();
	init_opcode_XOR_IY_d();
	init_opcode_OR_IY_d();
	init_opcode_CP_IY_d();
	init_opcode_RLC_IY_d();
	init_opcode_RRC_IY_d();
	init_opcode_RL_IY_d();
	init_opcode_RR_IY_d();
	init_opcode_SLA_IY_d();
	init_opcode_SRA_IY_d();
	init_opcode_SRL_IY_d();
	init_opcode_BIT_0_IY_d();
	init_opcode_BIT_1_IY_d();
	init_opcode_BIT_2_IY_d();
	init_opcode_BIT_3_IY_d();
	init_opcode_BIT_4_IY_d();
	init_opcode_BIT_5_IY_d();
	init_opcode_BIT_6_IY_d();
	init_opcode_BIT_7_IY_d();
	init_opcode_RES_0_IY_d();
	init_opcode_RES_1_IY_d();
	init_opcode_RES_2_IY_d();
	init_opcode_RES_3_IY_d();
	init_opcode_RES_4_IY_d();
	init_opcode_RES_5_IY_d();
	init_opcode_RES_6_IY_d();
	init_opcode_RES_7_IY_d();
	init_opcode_SET_0_IY_d();
	init_opcode_SET_1_IY_d();
	init_opcode_SET_2_IY_d();
	init_opcode_SET_3_IY_d();
	init_opcode_SET_4_IY_d();
	init_opcode_SET_5_IY_d();
	init_opcode_SET_6_IY_d();
	init_opcode_SET_7_IY_d();

	memcpy(opcodes_first,
		(opcode*[256]){
			[0x00] = &OPCODE_NOP, [0x76] = &OPCODE_HLT, [0x04] = &OPCODE_INC_B, [0x0C] = &OPCODE_INC_C, 
			[0x14] = &OPCODE_INC_D, [0x1C] = &OPCODE_INC_E, [0x24] = &OPCODE_INC_H, [0x2C] = &OPCODE_INC_L, 
			[0x3C] = &OPCODE_INC_A, [0x03] = &OPCODE_INC_BC, [0x13] = &OPCODE_INC_DE, [0x23] = &OPCODE_INC_HL, 
			[0x33] = &OPCODE_INC_SP, [0x34] = &OPCODE_INC_HL_MEM, [0x05] = &OPCODE_DEC_B, [0x0D] = &OPCODE_DEC_C, 
			[0x15] = &OPCODE_DEC_D, [0x1D] = &OPCODE_DEC_E, [0x25] = &OPCODE_DEC_H, [0x2D] = &OPCODE_DEC_L, 
			[0x3D] = &OPCODE_DEC_A, [0x0B] = &OPCODE_DEC_BC, [0x1B] = &OPCODE_DEC_DE, [0x2B] = &OPCODE_DEC_HL, 
			[0x3B] = &OPCODE_DEC_SP, [0x35] = &OPCODE_DEC_HL_MEM, [0x40] = &OPCODE_LD_B_B, [0x41] = &OPCODE_LD_B_C, 
			[0x42] = &OPCODE_LD_B_D, [0x43] = &OPCODE_LD_B_E, [0x44] = &OPCODE_LD_B_H, [0x45] = &OPCODE_LD_B_L, 
			[0x47] = &OPCODE_LD_B_A, [0x48] = &OPCODE_LD_C_B, [0x49] = &OPCODE_LD_C_C, [0x4A] = &OPCODE_LD_C_D, 
			[0x4B] = &OPCODE_LD_C_E, [0x4C] = &OPCODE_LD_C_H, [0x4D] = &OPCODE_LD_C_L, [0x4F] = &OPCODE_LD_C_A, 
			[0x50] = &OPCODE_LD_D_B, [0x51] = &OPCODE_LD_D_C, [0x52] = &OPCODE_LD_D_D, [0x53] = &OPCODE_LD_D_E, 
			[0x54] = &OPCODE_LD_D_H, [0x55] = &OPCODE_LD_D_L, [0x57] = &OPCODE_LD_D_A, [0x58] = &OPCODE_LD_E_B, 
			[0x59] = &OPCODE_LD_E_C, [0x5A] = &OPCODE_LD_E_D, [0x5B] = &OPCODE_LD_E_E, [0x5C] = &OPCODE_LD_E_H, 
			[0x5D] = &OPCODE_LD_E_L, [0x5F] = &OPCODE_LD_E_A, [0x60] = &OPCODE_LD_H_B, [0x61] = &OPCODE_LD_H_C, 
			[0x62] = &OPCODE_LD_H_D, [0x63] = &OPCODE_LD_H_E, [0x64] = &OPCODE_LD_H_H, [0x65] = &OPCODE_LD_H_L, 
			[0x67] = &OPCODE_LD_H_A, [0x68] = &OPCODE_LD_L_B, [0x69] = &OPCODE_LD_L_C, [0x6A] = &OPCODE_LD_L_D, 
			[0x6B] = &OPCODE_LD_L_E, [0x6C] = &OPCODE_LD_L_H, [0x6D] = &OPCODE_LD_L_L, [0x6F] = &OPCODE_LD_L_A, 
			[0x78] = &OPCODE_LD_A_B, [0x79] = &OPCODE_LD_A_C, [0x7A] = &OPCODE_LD_A_D, [0x7B] = &OPCODE_LD_A_E, 
			[0x7C] = &OPCODE_LD_A_H, [0x7D] = &OPCODE_LD_A_L, [0x7F] = &OPCODE_LD_A_A, [0x06] = &OPCODE_LD_B_n, 
			[0x0E] = &OPCODE_LD_C_n, [0x16] = &OPCODE_LD_D_n, [0x1E] = &OPCODE_LD_E_n, [0x26] = &OPCODE_LD_H_n, 
			[0x2E] = &OPCODE_LD_L_n, [0x3E] = &OPCODE_LD_A_n, [0x46] = &OPCODE_LD_B_HL, [0x4E] = &OPCODE_LD_C_HL, 
			[0x56] = &OPCODE_LD_D_HL, [0x5E] = &OPCODE_LD_E_HL, [0x66] = &OPCODE_LD_H_HL, [0x6E] = &OPCODE_LD_L_HL, 
			[0x7E] = &OPCODE_LD_A_HL, [0x0A] = &OPCODE_LD_A_BC, [0x1A] = &OPCODE_LD_A_DE, [0x70] = &OPCODE_LD_HL_B, 
			[0x71] = &OPCODE_LD_HL_C, [0x72] = &OPCODE_LD_HL_D, [0x73] = &OPCODE_LD_HL_E, [0x74] = &OPCODE_LD_HL_H, 
			[0x75] = &OPCODE_LD_HL_L, [0x77] = &OPCODE_LD_HL_A, [0x02] = &OPCODE_LD_BC_A, [0x12] = &OPCODE_LD_DE_A, 
			[0x36] = &OPCODE_LD_HL_n, [0x01] = &OPCODE_LD_BC_nn, [0x11] = &OPCODE_LD_DE_nn, [0x21] = &OPCODE_LD_HL_nn, 
			[0x31] = &OPCODE_LD_SP_nn, [0xF9] = &OPCODE_LD_SP_HL, [0x3A] = &OPCODE_LD_A_nn, [0x22] = &OPCODE_LD_MEM_HL, 
			[0x2A] = &OPCODE_LD_HL_MEM, [0x32] = &OPCODE_LD_MEM_A, [0x07] = &OPCODE_RLCA, [0x0F] = &OPCODE_RRCA, 
			[0x17] = &OPCODE_RLA, [0x1F] = &OPCODE_RRA, [0x80] = &OPCODE_ADD_A_B, [0x81] = &OPCODE_ADD_A_C, 
			[0x82] = &OPCODE_ADD_A_D, [0x83] = &OPCODE_ADD_A_E, [0x84] = &OPCODE_ADD_A_H, [0x85] = &OPCODE_ADD_A_L, 
			[0x87] = &OPCODE_ADD_A_A, [0x86] = &OPCODE_ADD_A_HL, [0xC6] = &OPCODE_ADD_A_n, [0x09] = &OPCODE_ADD_HL_BC, 
			[0x19] = &OPCODE_ADD_HL_DE, [0x29] = &OPCODE_ADD_HL_HL, [0x39] = &OPCODE_ADD_HL_SP, [0x88] = &OPCODE_ADC_A_B, 
			[0x89] = &OPCODE_ADC_A_C, [0x8A] = &OPCODE_ADC_A_D, [0x8B] = &OPCODE_ADC_A_E, [0x8C] = &OPCODE_ADC_A_H, 
			[0x8D] = &OPCODE_ADC_A_L, [0x8F] = &OPCODE_ADC_A_A, [0x8E] = &OPCODE_ADC_A_HL, [0xCE] = &OPCODE_ADC_n, 
			[0x90] = &OPCODE_SUB_A_B, [0x91] = &OPCODE_SUB_A_C, [0x92] = &OPCODE_SUB_A_D, [0x93] = &OPCODE_SUB_A_E, 
			[0x94] = &OPCODE_SUB_A_H, [0x95] = &OPCODE_SUB_A_L, [0x97] = &OPCODE_SUB_A_A, [0x96] = &OPCODE_SUB_A_HL, 
			[0xD6] = &OPCODE_SUB_n, [0x98] = &OPCODE_SBC_A_B, [0x99] = &OPCODE_SBC_A_C, [0x9A] = &OPCODE_SBC_A_D, 
			[0x9B] = &OPCODE_SBC_A_E, [0x9C] = &OPCODE_SBC_A_H, [0x9D] = &OPCODE_SBC_A_L, [0x9F] = &OPCODE_SBC_A_A, 
			[0x9E] = &OPCODE_SBC_A_HL, [0xDE] = &OPCODE_SBC_n, [0xA0] = &OPCODE_AND_A_B, [0xA1] = &OPCODE_AND_A_C, 
			[0xA2] = &OPCODE_AND_A_D, [0xA3] = &OPCODE_AND_A_E, [0xA4] = &OPCODE_AND_A_H, [0xA5] = &OPCODE_AND_A_L, 
			[0xA7] = &OPCODE_AND_A_A, [0xA6] = &OPCODE_AND_A_HL, [0xE6] = &OPCODE_AND_n, [0xB0] = &OPCODE_OR_A_B, 
			[0xB1] = &OPCODE_OR_A_C, [0xB2] = &OPCODE_OR_A_D, [0xB3] = &OPCODE_OR_A_E, [0xB4] = &OPCODE_OR_A_H, 
			[0xB5] = &OPCODE_OR_A_L, [0xB7] = &OPCODE_OR_A_A, [0xB6] = &OPCODE_OR_A_HL, [0xF6] = &OPCODE_OR_n, 
			[0xA8] = &OPCODE_XOR_A_B, [0xA9] = &OPCODE_XOR_A_C, [0xAA] = &OPCODE_XOR_A_D, [0xAB] = &OPCODE_XOR_A_E, 
			[0xAC] = &OPCODE_XOR_A_H, [0xAD] = &OPCODE_XOR_A_L, [0xAF] = &OPCODE_XOR_A_A, [0xAE] = &OPCODE_XOR_A_HL, 
			[0xEE] = &OPCODE_XOR_n, [0x2F] = &OPCODE_CPL, [0x3F] = &OPCODE_CCF, [0x37] = &OPCODE_SCF, 
			[0xB8] = &OPCODE_CP_A_B, [0xB9] = &OPCODE_CP_A_C, [0xBA] = &OPCODE_CP_A_D, [0xBB] = &OPCODE_CP_A_E, 
			[0xBC] = &OPCODE_CP_A_H, [0xBD] = &OPCODE_CP_A_L, [0xBF] = &OPCODE_CP_A_A, [0xBE] = &OPCODE_CP_A_HL, 
			[0xFE] = &OPCODE_CP_n, [0xC0] = &OPCODE_RET_nz, [0xC8] = &OPCODE_RET_z, [0xD0] = &OPCODE_RET_nc, 
			[0xD8] = &OPCODE_RET_c, [0xE0] = &OPCODE_RET_po, [0xE8] = &OPCODE_RET_pe, [0xF0] = &OPCODE_RET_p, 
			[0xF8] = &OPCODE_RET_m, [0xC9] = &OPCODE_RET, [0xC1] = &OPCODE_POP_BC, [0xD1] = &OPCODE_POP_DE, 
			[0xE1] = &OPCODE_POP_HL, [0xF1] = &OPCODE_POP_AF, [0xC2] = &OPCODE_JP_NZ_nn, [0xCA] = &OPCODE_JP_Z_nn, 
			[0xD2] = &OPCODE_JP_NC_nn, [0xDA] = &OPCODE_JP_C_nn, [0xC3] = &OPCODE_JP_nn, [0xE2] = &OPCODE_JP_PO_nn, 
			[0xEA] = &OPCODE_JP_PE_nn, [0xF2] = &OPCODE_JP_P_nn, [0xFA] = &OPCODE_JP_M_nn, [0xE9] = &OPCODE_JP_HL, 
			[0x18] = &OPCODE_JR_e, [0x20] = &OPCODE_JR_NZ_e, [0x28] = &OPCODE_JR_Z_e, [0x30] = &OPCODE_JR_NC_e, 
			[0x38] = &OPCODE_JR_C_e, [0x10] = &OPCODE_DJNZ_e, [0xC5] = &OPCODE_PUSH_BC, [0xD5] = &OPCODE_PUSH_DE, 
			[0xE5] = &OPCODE_PUSH_HL, [0xF5] = &OPCODE_PUSH_AF, [0xEB] = &OPCODE_EX_DE_HL, [0x08] = &OPCODE_EX_AF_AF, 
			[0xD9] = &OPCODE_EXX, [0xE3] = &OPCODE_EX_SP_HL, [0xED] = &OPCODE_ED, [0xFD] = &OPCODE_FD, 
			[0xDD] = &OPCODE_DD, [0xCB] = &OPCODE_CB, [0xDB] = &OPCODE_IN_A_n, [0xD3] = &OPCODE_OUT_n_A, 
			[0xC7] = &OPCODE_RST_00h, [0xCF] = &OPCODE_RST_08h, [0xD7] = &OPCODE_RST_10h, [0xDF] = &OPCODE_RST_18h, 
			[0xE7] = &OPCODE_RST_20h, [0xEF] = &OPCODE_RST_28h, [0xF7] = &OPCODE_RST_30h, [0xFF] = &OPCODE_RST_38h, 
			[0xC4] = &OPCODE_CALL_nz_nn, [0xCC] = &OPCODE_CALL_z_nn, [0xD4] = &OPCODE_CALL_nc_nn, [0xDC] = &OPCODE_CALL_c_nn, 
			[0xE4] = &OPCODE_CALL_po_nn, [0xEC] = &OPCODE_CALL_pe_nn, [0xF4] = &OPCODE_CALL_p_nn, [0xFC] = &OPCODE_CALL_m_nn, 
			[0xCD] = &OPCODE_CALL_nn, [0xFB] = &OPCODE_EI, [0xF3] = &OPCODE_DI, 		},
		sizeof(opcode*)*256);

	memcpy(opcodes_ed,
		(opcode*[256]){
			[0xA0] = &OPCODE_LDI, [0xB0] = &OPCODE_LDIR, [0xA8] = &OPCODE_LDD, [0xB8] = &OPCODE_LDDR, 
			[0xA1] = &OPCODE_CPI, [0xB1] = &OPCODE_CPIR, [0xA9] = &OPCODE_CPD, [0xB9] = &OPCODE_CPDR, 
			[0xA2] = &OPCODE_INI, [0xB2] = &OPCODE_INIR, [0xAA] = &OPCODE_IND, [0xBA] = &OPCODE_INDR, 
			[0xA3] = &OPCODE_OUTI, [0xB3] = &OPCODE_OTIR, [0xAB] = &OPCODE_OUTD, [0xBB] = &OPCODE_OTDR, 
			[0x44] = &OPCODE_NEG, [0x78] = &OPCODE_IN_A_C, [0x40] = &OPCODE_IN_B_C, [0x48] = &OPCODE_IN_C_C, 
			[0x50] = &OPCODE_IN_D_C, [0x58] = &OPCODE_IN_E_C, [0x60] = &OPCODE_IN_H_C, [0x68] = &OPCODE_IN_L_C, 
			[0x70] = &OPCODE_IN_F_C, [0x79] = &OPCODE_OUT_C_A, [0x41] = &OPCODE_OUT_C_B, [0x49] = &OPCODE_OUT_C_C, 
			[0x51] = &OPCODE_OUT_C_D, [0x59] = &OPCODE_OUT_C_E, [0x61] = &OPCODE_OUT_C_H, [0x69] = &OPCODE_OUT_C_L, 
			[0x71] = &OPCODE_OUT_C_0, [0x43] = &OPCODE_LD_MEM_BC, [0x53] = &OPCODE_LD_MEM_DE, [0x63] = &OPCODE_ED_LD_MEM_HL, 
			[0x73] = &OPCODE_LD_MEM_SP, [0x4B] = &OPCODE_LD_BC_MEM, [0x5B] = &OPCODE_LD_DE_MEM, [0x6B] = &OPCODE_ED_LD_HL_MEM, 
			[0x7B] = &OPCODE_LD_SP_MEM, [0x47] = &OPCODE_LD_I_A, [0x4F] = &OPCODE_LD_R_A, [0x57] = &OPCODE_LD_A_I, 
			[0x5F] = &OPCODE_LD_A_R, [0x42] = &OPCODE_SBC_HL_BC, [0x52] = &OPCODE_SBC_HL_DE, [0x62] = &OPCODE_SBC_HL_HL, 
			[0x72] = &OPCODE_SBC_HL_SP, [0x4A] = &OPCODE_ADC_HL_BC, [0x5A] = &OPCODE_ADC_HL_DE, [0x6A] = &OPCODE_ADC_HL_HL, 
			[0x7A] = &OPCODE_ADC_HL_SP, [0x46] = &OPCODE_IM_0, [0x56] = &OPCODE_IM_1, [0x5E] = &OPCODE_IM_2, 
			[0x45] = &OPCODE_RETN, [0x4D] = &OPCODE_RETI, [0x67] = &OPCODE_RRD, [0x6F] = &OPCODE_RLD, 
					},
		sizeof(opcode*)*256);

	memcpy(opcodes_dd,
		(opcode*[256]){
			[0x09] = &OPCODE_ADD_IX_BC, [0x19] = &OPCODE_ADD_IX_DE, [0x29] = &OPCODE_ADD_IX_IX, [0x39] = &OPCODE_ADD_IX_SP, 
			[0x21] = &OPCODE_LD_IX_nn, [0x22] = &OPCODE_LD_MEM_IX, [0x2A] = &OPCODE_LD_IX_MEM, [0x23] = &OPCODE_INC_IX, 
			[0x2B] = &OPCODE_DEC_IX, [0xE1] = &OPCODE_POP_IX, [0xE3] = &OPCODE_EX_SP_IX, [0xE5] = &OPCODE_PUSH_IX, 
			[0xE9] = &OPCODE_JP_IX, [0xF9] = &OPCODE_LD_SP_IX, [0xCB] = &OPCODE_DDCB, [0x46] = &OPCODE_LD_B_IX_d, 
			[0x4E] = &OPCODE_LD_C_IX_d, [0x56] = &OPCODE_LD_D_IX_d, [0x5E] = &OPCODE_LD_E_IX_d, [0x66] = &OPCODE_LD_H_IX_d, 
			[0x6E] = &OPCODE_LD_L_IX_d, [0x7E] = &OPCODE_LD_A_IX_d, [0x70] = &OPCODE_LD_IX_d_B, [0x71] = &OPCODE_LD_IX_d_C, 
			[0x72] = &OPCODE_LD_IX_d_D, [0x73] = &OPCODE_LD_IX_d_E, [0x74] = &OPCODE_LD_IX_d_H, [0x75] = &OPCODE_LD_IX_d_L, 
			[0x77] = &OPCODE_LD_IX_d_A, [0x36] = &OPCODE_LD_IX_d_n, [0x34] = &OPCODE_INC_IX_d, [0x35] = &OPCODE_DEC_IX_d, 
			[0x86] = &OPCODE_ADD_A_IX_d, [0x8E] = &OPCODE_ADC_A_IX_d, [0x96] = &OPCODE_SUB_IX_d, [0x9E] = &OPCODE_SBC_A_IX_d, 
			[0xA6] = &OPCODE_AND_IX_d, [0xAE] = &OPCODE_XOR_IX_d, [0xB6] = &OPCODE_OR_IX_d, [0xBE] = &OPCODE_CP_IX_d, 
					},
		sizeof(opcode*)*256);

	memcpy(opcodes_ddcb,
		(opcode*[256]){
			[0x06] = &OPCODE_RLC_IX_d, [0x0E] = &OPCODE_RRC_IX_d, [0x16] = &OPCODE_RL_IX_d, [0x1E] = &OPCODE_RR_IX_d, 
			[0x26] = &OPCODE_SLA_IX_d, [0x2E] = &OPCODE_SRA_IX_d, [0x3E] = &OPCODE_SRL_IX_d, [0x46] = &OPCODE_BIT_0_IX_d, 
			[0x4E] = &OPCODE_BIT_1_IX_d, [0x56] = &OPCODE_BIT_2_IX_d, [0x5E] = &OPCODE_BIT_3_IX_d, [0x66] = &OPCODE_BIT_4_IX_d, 
			[0x6E] = &OPCODE_BIT_5_IX_d, [0x76] = &OPCODE_BIT_6_IX_d, [0x7E] = &OPCODE_BIT_7_IX_d, [0x86] = &OPCODE_RES_0_IX_d, 
			[0x8E] = &OPCODE_RES_1_IX_d, [0x96] = &OPCODE_RES_2_IX_d, [0x9E] = &OPCODE_RES_3_IX_d, [0xA6] = &OPCODE_RES_4_IX_d, 
			[0xAE] = &OPCODE_RES_5_IX_d, [0xB6] = &OPCODE_RES_6_IX_d, [0xBE] = &OPCODE_RES_7_IX_d, [0xC6] = &OPCODE_SET_0_IX_d, 
			[0xCE] = &OPCODE_SET_1_IX_d, [0xD6] = &OPCODE_SET_2_IX_d, [0xDE] = &OPCODE_SET_3_IX_d, [0xE6] = &OPCODE_SET_4_IX_d, 
			[0xEE] = &OPCODE_SET_5_IX_d, [0xF6] = &OPCODE_SET_6_IX_d, [0xFE] = &OPCODE_SET_7_IX_d, 		},
		sizeof(opcode*)*256);

	memcpy(opcodes_fd,
		(opcode*[256]){
			[0x09] = &OPCODE_ADD_IY_BC, [0x19] = &OPCODE_ADD_IY_DE, [0x29] = &OPCODE_ADD_IY_IY, [0x39] = &OPCODE_ADD_IY_SP, 
			[0x21] = &OPCODE_LD_IY_nn, [0x22] = &OPCODE_LD_MEM_IY, [0x2A] = &OPCODE_LD_IY_MEM, [0x23] = &OPCODE_INC_IY, 
			[0x2B] = &OPCODE_DEC_IY, [0xE1] = &OPCODE_POP_IY, [0xE3] = &OPCODE_EX_SP_IY, [0xE5] = &OPCODE_PUSH_IY, 
			[0xE9] = &OPCODE_JP_IY, [0xF9] = &OPCODE_LD_SP_IY, [0xCB] = &OPCODE_FDCB, [0x46] = &OPCODE_LD_B_IY_d, 
			[0x4E] = &OPCODE_LD_C_IY_d, [0x56] = &OPCODE_LD_D_IY_d, [0x5E] = &OPCODE_LD_E_IY_d, [0x66] = &OPCODE_LD_H_IY_d, 
			[0x6E] = &OPCODE_LD_L_IY_d, [0x7E] = &OPCODE_LD_A_IY_d, [0x70] = &OPCODE_LD_IY_d_B, [0x71] = &OPCODE_LD_IY_d_C, 
			[0x72] = &OPCODE_LD_IY_d_D, [0x73] = &OPCODE_LD_IY_d_E, [0x74] = &OPCODE_LD_IY_d_H, [0x75] = &OPCODE_LD_IY_d_L, 
			[0x77] = &OPCODE_LD_IY_d_A, [0x36] = &OPCODE_LD_IY_d_n, [0x34] = &OPCODE_INC_IY_d, [0x35] = &OPCODE_DEC_IY_d, 
			[0x86] = &OPCODE_ADD_A_IY_d, [0x8E] = &OPCODE_ADC_A_IY_d, [0x96] = &OPCODE_SUB_IY_d, [0x9E] = &OPCODE_SBC_A_IY_d, 
			[0xA6] = &OPCODE_AND_IY_d, [0xAE] = &OPCODE_XOR_IY_d, [0xB6] = &OPCODE_OR_IY_d, [0xBE] = &OPCODE_CP_IY_d, 
					},
		sizeof(opcode*)*256);

	memcpy(opcodes_fdcb,
		(opcode*[256]){
			[0x06] = &OPCODE_RLC_IY_d, [0x0E] = &OPCODE_RRC_IY_d, [0x16] = &OPCODE_RL_IY_d, [0x1E] = &OPCODE_RR_IY_d, 
			[0x26] = &OPCODE_SLA_IY_d, [0x2E] = &OPCODE_SRA_IY_d, [0x3E] = &OPCODE_SRL_IY_d, [0x46] = &OPCODE_BIT_0_IY_d, 
			[0x4E] = &OPCODE_BIT_1_IY_d, [0x56] = &OPCODE_BIT_2_IY_d, [0x5E] = &OPCODE_BIT_3_IY_d, [0x66] = &OPCODE_BIT_4_IY_d, 
			[0x6E] = &OPCODE_BIT_5_IY_d, [0x76] = &OPCODE_BIT_6_IY_d, [0x7E] = &OPCODE_BIT_7_IY_d, [0x86] = &OPCODE_RES_0_IY_d, 
			[0x8E] = &OPCODE_RES_1_IY_d, [0x96] = &OPCODE_RES_2_IY_d, [0x9E] = &OPCODE_RES_3_IY_d, [0xA6] = &OPCODE_RES_4_IY_d, 
			[0xAE] = &OPCODE_RES_5_IY_d, [0xB6] = &OPCODE_RES_6_IY_d, [0xBE] = &OPCODE_RES_7_IY_d, [0xC6] = &OPCODE_SET_0_IY_d, 
			[0xCE] = &OPCODE_SET_1_IY_d, [0xD6] = &OPCODE_SET_2_IY_d, [0xDE] = &OPCODE_SET_3_IY_d, [0xE6] = &OPCODE_SET_4_IY_d, 
			[0xEE] = &OPCODE_SET_5_IY_d, [0xF6] = &OPCODE_SET_6_IY_d, [0xFE] = &OPCODE_SET_7_IY_d, 		},
		sizeof(opcode*)*256);

	memcpy(opcodes_cb,
		(opcode*[256]){
			[0x00] = &OPCODE_RLC_B, [0x01] = &OPCODE_RLC_C, [0x02] = &OPCODE_RLC_D, [0x03] = &OPCODE_RLC_E, 
			[0x04] = &OPCODE_RLC_H, [0x05] = &OPCODE_RLC_L, [0x07] = &OPCODE_RLC_A, [0x06] = &OPCODE_RLC_HL, 
			[0x08] = &OPCODE_RRC_B, [0x09] = &OPCODE_RRC_C, [0x0A] = &OPCODE_RRC_D, [0x0B] = &OPCODE_RRC_E, 
			[0x0C] = &OPCODE_RRC_H, [0x0D] = &OPCODE_RRC_L, [0x0F] = &OPCODE_RRC_A, [0x0E] = &OPCODE_RRC_HL, 
			[0x10] = &OPCODE_RL_B, [0x11] = &OPCODE_RL_C, [0x12] = &OPCODE_RL_D, [0x13] = &OPCODE_RL_E, 
			[0x14] = &OPCODE_RL_H, [0x15] = &OPCODE_RL_L, [0x17] = &OPCODE_RL_A, [0x16] = &OPCODE_RL_HL, 
			[0x18] = &OPCODE_RR_B, [0x19] = &OPCODE_RR_C, [0x1A] = &OPCODE_RR_D, [0x1B] = &OPCODE_RR_E, 
			[0x1C] = &OPCODE_RR_H, [0x1D] = &OPCODE_RR_L, [0x1F] = &OPCODE_RR_A, [0x1E] = &OPCODE_RR_HL, 
			[0x20] = &OPCODE_SLA_B, [0x21] = &OPCODE_SLA_C, [0x22] = &OPCODE_SLA_D, [0x23] = &OPCODE_SLA_E, 
			[0x24] = &OPCODE_SLA_H, [0x25] = &OPCODE_SLA_L, [0x27] = &OPCODE_SLA_A, [0x26] = &OPCODE_SLA_HL, 
			[0x28] = &OPCODE_SRA_B, [0x29] = &OPCODE_SRA_C, [0x2A] = &OPCODE_SRA_D, [0x2B] = &OPCODE_SRA_E, 
			[0x2C] = &OPCODE_SRA_H, [0x2D] = &OPCODE_SRA_L, [0x2F] = &OPCODE_SRA_A, [0x2E] = &OPCODE_SRA_HL, 
			[0x38] = &OPCODE_SRL_B, [0x39] = &OPCODE_SRL_C, [0x3A] = &OPCODE_SRL_D, [0x3B] = &OPCODE_SRL_E, 
			[0x3C] = &OPCODE_SRL_H, [0x3D] = &OPCODE_SRL_L, [0x3F] = &OPCODE_SRL_A, [0x3E] = &OPCODE_SRL_HL, 
			[0x40] = &OPCODE_BIT_0_B, [0x41] = &OPCODE_BIT_0_C, [0x42] = &OPCODE_BIT_0_D, [0x43] = &OPCODE_BIT_0_E, 
			[0x44] = &OPCODE_BIT_0_H, [0x45] = &OPCODE_BIT_0_L, [0x47] = &OPCODE_BIT_0_A, [0x48] = &OPCODE_BIT_1_B, 
			[0x49] = &OPCODE_BIT_1_C, [0x4A] = &OPCODE_BIT_1_D, [0x4B] = &OPCODE_BIT_1_E, [0x4C] = &OPCODE_BIT_1_H, 
			[0x4D] = &OPCODE_BIT_1_L, [0x4F] = &OPCODE_BIT_1_A, [0x50] = &OPCODE_BIT_2_B, [0x51] = &OPCODE_BIT_2_C, 
			[0x52] = &OPCODE_BIT_2_D, [0x53] = &OPCODE_BIT_2_E, [0x54] = &OPCODE_BIT_2_H, [0x55] = &OPCODE_BIT_2_L, 
			[0x57] = &OPCODE_BIT_2_A, [0x58] = &OPCODE_BIT_3_B, [0x59] = &OPCODE_BIT_3_C, [0x5A] = &OPCODE_BIT_3_D, 
			[0x5B] = &OPCODE_BIT_3_E, [0x5C] = &OPCODE_BIT_3_H, [0x5D] = &OPCODE_BIT_3_L, [0x5F] = &OPCODE_BIT_3_A, 
			[0x60] = &OPCODE_BIT_4_B, [0x61] = &OPCODE_BIT_4_C, [0x62] = &OPCODE_BIT_4_D, [0x63] = &OPCODE_BIT_4_E, 
			[0x64] = &OPCODE_BIT_4_H, [0x65] = &OPCODE_BIT_4_L, [0x67] = &OPCODE_BIT_4_A, [0x68] = &OPCODE_BIT_5_B, 
			[0x69] = &OPCODE_BIT_5_C, [0x6A] = &OPCODE_BIT_5_D, [0x6B] = &OPCODE_BIT_5_E, [0x6C] = &OPCODE_BIT_5_H, 
			[0x6D] = &OPCODE_BIT_5_L, [0x6F] = &OPCODE_BIT_5_A, [0x70] = &OPCODE_BIT_6_B, [0x71] = &OPCODE_BIT_6_C, 
			[0x72] = &OPCODE_BIT_6_D, [0x73] = &OPCODE_BIT_6_E, [0x74] = &OPCODE_BIT_6_H, [0x75] = &OPCODE_BIT_6_L, 
			[0x77] = &OPCODE_BIT_6_A, [0x78] = &OPCODE_BIT_7_B, [0x79] = &OPCODE_BIT_7_C, [0x7A] = &OPCODE_BIT_7_D, 
			[0x7B] = &OPCODE_BIT_7_E, [0x7C] = &OPCODE_BIT_7_H, [0x7D] = &OPCODE_BIT_7_L, [0x7F] = &OPCODE_BIT_7_A, 
			[0x46] = &OPCODE_BIT_0_HL, [0x4E] = &OPCODE_BIT_1_HL, [0x56] = &OPCODE_BIT_2_HL, [0x5E] = &OPCODE_BIT_3_HL, 
			[0x66] = &OPCODE_BIT_4_HL, [0x6E] = &OPCODE_BIT_5_HL, [0x76] = &OPCODE_BIT_6_HL, [0x7E] = &OPCODE_BIT_7_HL, 
			[0x80] = &OPCODE_RES_0_B, [0x81] = &OPCODE_RES_0_C, [0x82] = &OPCODE_RES_0_D, [0x83] = &OPCODE_RES_0_E, 
			[0x84] = &OPCODE_RES_0_H, [0x85] = &OPCODE_RES_0_L, [0x87] = &OPCODE_RES_0_A, [0x88] = &OPCODE_RES_1_B, 
			[0x89] = &OPCODE_RES_1_C, [0x8A] = &OPCODE_RES_1_D, [0x8B] = &OPCODE_RES_1_E, [0x8C] = &OPCODE_RES_1_H, 
			[0x8D] = &OPCODE_RES_1_L, [0x8F] = &OPCODE_RES_1_A, [0x90] = &OPCODE_RES_2_B, [0x91] = &OPCODE_RES_2_C, 
			[0x92] = &OPCODE_RES_2_D, [0x93] = &OPCODE_RES_2_E, [0x94] = &OPCODE_RES_2_H, [0x95] = &OPCODE_RES_2_L, 
			[0x97] = &OPCODE_RES_2_A, [0x98] = &OPCODE_RES_3_B, [0x99] = &OPCODE_RES_3_C, [0x9A] = &OPCODE_RES_3_D, 
			[0x9B] = &OPCODE_RES_3_E, [0x9C] = &OPCODE_RES_3_H, [0x9D] = &OPCODE_RES_3_L, [0x9F] = &OPCODE_RES_3_A, 
			[0xA0] = &OPCODE_RES_4_B, [0xA1] = &OPCODE_RES_4_C, [0xA2] = &OPCODE_RES_4_D, [0xA3] = &OPCODE_RES_4_E, 
			[0xA4] = &OPCODE_RES_4_H, [0xA5] = &OPCODE_RES_4_L, [0xA7] = &OPCODE_RES_4_A, [0xA8] = &OPCODE_RES_5_B, 
			[0xA9] = &OPCODE_RES_5_C, [0xAA] = &OPCODE_RES_5_D, [0xAB] = &OPCODE_RES_5_E, [0xAC] = &OPCODE_RES_5_H, 
			[0xAD] = &OPCODE_RES_5_L, [0xAF] = &OPCODE_RES_5_A, [0xB0] = &OPCODE_RES_6_B, [0xB1] = &OPCODE_RES_6_C, 
			[0xB2] = &OPCODE_RES_6_D, [0xB3] = &OPCODE_RES_6_E, [0xB4] = &OPCODE_RES_6_H, [0xB5] = &OPCODE_RES_6_L, 
			[0xB7] = &OPCODE_RES_6_A, [0xB8] = &OPCODE_RES_7_B, [0xB9] = &OPCODE_RES_7_C, [0xBA] = &OPCODE_RES_7_D, 
			[0xBB] = &OPCODE_RES_7_E, [0xBC] = &OPCODE_RES_7_H, [0xBD] = &OPCODE_RES_7_L, [0xBF] = &OPCODE_RES_7_A, 
			[0x86] = &OPCODE_RES_0_HL, [0x8E] = &OPCODE_RES_1_HL, [0x96] = &OPCODE_RES_2_HL, [0x9E] = &OPCODE_RES_3_HL, 
			[0xA6] = &OPCODE_RES_4_HL, [0xAE] = &OPCODE_RES_5_HL, [0xB6] = &OPCODE_RES_6_HL, [0xBE] = &OPCODE_RES_7_HL, 
			[0xC0] = &OPCODE_SET_0_B, [0xC1] = &OPCODE_SET_0_C, [0xC2] = &OPCODE_SET_0_D, [0xC3] = &OPCODE_SET_0_E, 
			[0xC4] = &OPCODE_SET_0_H, [0xC5] = &OPCODE_SET_0_L, [0xC7] = &OPCODE_SET_0_A, [0xC8] = &OPCODE_SET_1_B, 
			[0xC9] = &OPCODE_SET_1_C, [0xCA] = &OPCODE_SET_1_D, [0xCB] = &OPCODE_SET_1_E, [0xCC] = &OPCODE_SET_1_H, 
			[0xCD] = &OPCODE_SET_1_L, [0xCF] = &OPCODE_SET_1_A, [0xD0] = &OPCODE_SET_2_B, [0xD1] = &OPCODE_SET_2_C, 
			[0xD2] = &OPCODE_SET_2_D, [0xD3] = &OPCODE_SET_2_E, [0xD4] = &OPCODE_SET_2_H, [0xD5] = &OPCODE_SET_2_L, 
			[0xD7] = &OPCODE_SET_2_A, [0xD8] = &OPCODE_SET_3_B, [0xD9] = &OPCODE_SET_3_C, [0xDA] = &OPCODE_SET_3_D, 
			[0xDB] = &OPCODE_SET_3_E, [0xDC] = &OPCODE_SET_3_H, [0xDD] = &OPCODE_SET_3_L, [0xDF] = &OPCODE_SET_3_A, 
			[0xE0] = &OPCODE_SET_4_B, [0xE1] = &OPCODE_SET_4_C, [0xE2] = &OPCODE_SET_4_D, [0xE3] = &OPCODE_SET_4_E, 
			[0xE4] = &OPCODE_SET_4_H, [0xE5] = &OPCODE_SET_4_L, [0xE7] = &OPCODE_SET_4_A, [0xE8] = &OPCODE_SET_5_B, 
			[0xE9] = &OPCODE_SET_5_C, [0xEA] = &OPCODE_SET_5_D, [0xEB] = &OPCODE_SET_5_E, [0xEC] = &OPCODE_SET_5_H, 
			[0xED] = &OPCODE_SET_5_L, [0xEF] = &OPCODE_SET_5_A, [0xF0] = &OPCODE_SET_6_B, [0xF1] = &OPCODE_SET_6_C, 
			[0xF2] = &OPCODE_SET_6_D, [0xF3] = &OPCODE_SET_6_E, [0xF4] = &OPCODE_SET_6_H, [0xF5] = &OPCODE_SET_6_L, 
			[0xF7] = &OPCODE_SET_6_A, [0xF8] = &OPCODE_SET_7_B, [0xF9] = &OPCODE_SET_7_C, [0xFA] = &OPCODE_SET_7_D, 
			[0xFB] = &OPCODE_SET_7_E, [0xFC] = &OPCODE_SET_7_H, [0xFD] = &OPCODE_SET_7_L, [0xFF] = &OPCODE_SET_7_A, 
			[0xC6] = &OPCODE_SET_0_HL, [0xCE] = &OPCODE_SET_1_HL, [0xD6] = &OPCODE_SET_2_HL, [0xDE] = &OPCODE_SET_3_HL, 
			[0xE6] = &OPCODE_SET_4_HL, [0xEE] = &OPCODE_SET_5_HL, [0xF6] = &OPCODE_SET_6_HL, [0xFE] = &OPCODE_SET_7_HL, 
					},
		sizeof(opcode*)*256);
}
