                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.4.1 #9092 (Oct 23 2022) (Mac OS X x86_64)
                              4 ; This file was generated Sun Oct 23 01:39:48 2022
                              5 ;--------------------------------------------------------
                              6 	.module _divulong
                              7 	.optsdcc -mtlcs90
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divulong
                             13 ;--------------------------------------------------------
                             14 ; ram data
                             15 ;--------------------------------------------------------
                             16 	.area _DATA
                             17 ;--------------------------------------------------------
                             18 ; ram data
                             19 ;--------------------------------------------------------
                             20 	.area _INITIALIZED
                             21 ;--------------------------------------------------------
                             22 ; absolute external ram data
                             23 ;--------------------------------------------------------
                             24 	.area _DABS (ABS)
                             25 ;--------------------------------------------------------
                             26 ; global & static initialisations
                             27 ;--------------------------------------------------------
                             28 	.area _HOME
                             29 	.area _GSINIT
                             30 	.area _GSFINAL
                             31 	.area _GSINIT
                             32 ;--------------------------------------------------------
                             33 ; Home
                             34 ;--------------------------------------------------------
                             35 	.area _HOME
                             36 ;../_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                             37 ;	---------------------------------
                             38 ; Function _divulong
                             39 ; ---------------------------------
   0000                      40 __divulong_start::
   0000                      41 __divulong:
   0000 54            [ 4]   42 	push	ix
   0001 3C 00 00      [ 4]   43 	ld	ix,#0
   0004 FE 14         [ 7]   44 	add	ix,sp
   0006 9E            [ 7]   45 	dec	sp
                             46 ;../_divulong.c:333: unsigned long reste = 0L;
   0007 38 00 00      [12]   47 	ld	bc,#0x0000
   000A 39 00 00      [11]   48 	ld	de,#0x0000
                             49 ;../_divulong.c:334: unsigned char count = 32;
   000D F4 FF 37 20   [17]   50 	ld	-1 (ix),#0x20
                             51 ;../_divulong.c:337: do
   0011                      52 00105$:
                             53 ;../_divulong.c:340: c = MSB_SET(x);
   0011 F0 07 2E      [11]   54 	ld	a,7 (ix)
   0014 FE A0         [ 7]   55 	rlc	a
   0016 6C 01         [ 4]   56 	and	a,#0x01
   0018 2C            [ 4]   57 	ld	h,a
                             58 ;../_divulong.c:341: x <<= 1;
   0019 56            [ 7]   59 	push	af
   001A 5E            [ 7]   60 	pop	af
   001B F0 04 A4      [11]   61 	sla	4 (ix)
   001E F0 05 A2      [11]   62 	rl	5 (ix)
   0021 F0 06 A2      [11]   63 	rl	6 (ix)
   0024 F0 07 A2      [11]   64 	rl	7 (ix)
                             65 ;../_divulong.c:342: reste <<= 1;
   0027 F8 A4         [11]   66 	sla	b
   0029 F9 A2         [ 6]   67 	rl	c
   002B FB A2         [ 4]   68 	rl	e
   002D FA A2         [10]   69 	rl	d
                             70 ;../_divulong.c:343: if (c)
   002F FC A8         [17]   71 	bit	0,h
   0031 C6 02         [ 7]   72 	jr	Z,00102$
                             73 ;../_divulong.c:344: reste |= 1L;
   0033 F8 B8         [11]   74 	set	0, b
   0035                      75 00102$:
                             76 ;../_divulong.c:346: if (reste >= y)
   0035 20            [12]   77 	ld	a,b
   0036 F0 08 62      [11]   78 	sub	a, 8 (ix)
   0039 21            [10]   79 	ld	a,c
   003A F0 09 63      [11]   80 	sbc	a, 9 (ix)
   003D 23            [ 6]   81 	ld	a,e
   003E F0 0A 63      [11]   82 	sbc	a, 10 (ix)
   0041 22            [16]   83 	ld	a,d
   0042 F0 0B 63      [11]   84 	sbc	a, 11 (ix)
   0045 C7 17         [11]   85 	jr	C,00106$
                             86 ;../_divulong.c:348: reste -= y;
   0047 20            [12]   87 	ld	a,b
   0048 F0 08 62      [11]   88 	sub	a, 8 (ix)
   004B 28            [12]   89 	ld	b,a
   004C 21            [10]   90 	ld	a,c
   004D F0 09 63      [11]   91 	sbc	a, 9 (ix)
   0050 29            [11]   92 	ld	c,a
   0051 23            [ 6]   93 	ld	a,e
   0052 F0 0A 63      [11]   94 	sbc	a, 10 (ix)
   0055 2B            [ 6]   95 	ld	e,a
   0056 22            [16]   96 	ld	a,d
   0057 F0 0B 63      [11]   97 	sbc	a, 11 (ix)
   005A 2A            [16]   98 	ld	d,a
                             99 ;../_divulong.c:350: x |= 1L;
   005B F0 04 B8      [11]  100 	set	0, 4 (ix)
   005E                     101 00106$:
                            102 ;../_divulong.c:353: while (--count);
   005E F0 FF 2E      [11]  103 	ld	a,-1 (ix)
   0061 68 FF         [ 4]  104 	add	a,#0xFF
   0063 F4 FF 26      [17]  105 	ld	-1 (ix),a
   0066 FE 66         [ 7]  106 	or	a, a
   0068 EBr11r00 CE   [ 4]  107 	jp	NZ,00105$
                            108 ;../_divulong.c:354: return x;
   006C F0 04 2D      [11]  109 	ld	l,4 (ix)
   006F F0 05 2C      [11]  110 	ld	h,5 (ix)
   0072 F0 06 2B      [11]  111 	ld	e,6 (ix)
   0075 F0 07 2A      [11]  112 	ld	d,7 (ix)
   0078 96            [ 7]  113 	inc	sp
   0079 5C            [ 4]  114 	pop	ix
   007A 1E            [ 7]  115 	ret
   007B                     116 __divulong_end::
                            117 	.area _HOME
                            118 ;--------------------------------------------------------
                            119 ; code
                            120 ;--------------------------------------------------------
                            121 	.area _CODE
                            122 	.area _CODE
                            123 	.area _INITIALIZER
                            124 	.area _CABS (ABS)
