---
calibre_verifs: true
releaseMacro: 
    dwc_ddrphy_utility_blocks:
    - dwc_ddrphy_clamp_dbyte13_ns
    - dwc_ddrphy_clamp_dbyte12_ns
    - dwc_ddrphy_decap_ac2r_ew
    - dwc_ddrphy_shimcell_ns
    - dwc_ddrphy_clamp_master_corner
    dwc_ddrphy_repeater_blocks:
    - dwc_ddrphy_rpt1ch_ns
    - dwc_ddrphy_rpt2ch_ns
    - dwc_ddrphy_rpt1ch_ew
    - dwc_ddrphy_rpt2ch_ew
    dwc_ddrphy_repeater_cells:
    - dwc_ddrphy_rpt1ch_cell_ns
    - dwc_ddrphy_rpt2ch_cell_ns
    - dwc_ddrphy_rpt1ch_cell_ew
    - dwc_ddrphy_rpt2ch_cell_ew
    dwc_ddrphy_utility_cells:
    - dwc_ddrphy_decapvdd2_1by4x1_cell_ns
    - dwc_ddrphy_endcell_cell_ew
repeater_name: dwc_ddrphy_repeater_blocks dwc_ddrphy_repeater_cells
area_override: 
    dwc_ddrphy_clamp_master_corner: OVERLAP
releaseDefMacro: 
    - dwc_ddrphy_testbenches/dwc_ddrphydiff_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphymaster_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphysec_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphyse_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphydiff_top_ns
    - dwc_ddrphy_testbenches/dwc_ddrphymaster_top_ns
    - dwc_ddrphy_testbenches/dwc_ddrphysec_top_ns
    - dwc_ddrphy_testbenches/dwc_ddrphyse_top_ns
releasePhyvMacro: 
    - dwc_ddrphy_decapvaa_vdd2_ns
    - dwc_ddrphy_decapvaa_vdd2_ew
    - dwc_ddrphy_techrevision_ew
    - dwc_ddrphy_techrevision_ns
    - dwc_ddrphy_thermdiode
    - dwc_ddrphy_decapvaa_vdd2_ns_mns
    - dwc_ddrphy_decapvaa_vdd2_ew_mns
    - dwc_ddrphy_vdd2clamp_4x1_ns
    - dwc_ddrphy_vddqclamp_4x1_ns
releaseShimMacro: 
    - dwc_ddrphy_se_io_ew_overlay
    - dwc_ddrphydiff_top_ew_gradient
    - dwc_ddrphymaster_top_ew_gradient
    - dwc_ddrphysec_top_ew_gradient
    - dwc_ddrphyse_top_ew_gradient
    - dwc_ddrphy_se_io_ns_overlay
    - dwc_ddrphydiff_top_ns_gradient
    - dwc_ddrphymaster_top_ns_gradient
    - dwc_ddrphysec_top_ns_gradient
    - dwc_ddrphyse_top_ns_gradient
releasePmMailDist: 
    golnar,mladd,gowan,hghonie,eltoukhy,fayez,,sg-ddr-ckt-release@synopsys.com,d850-lpddr54-tsmc5ffp12@synopsys.com,sg-ckt-d850-rel2@synopsys.com
supply_pins_override: 
    dwc_ddrphy_utility_blocks: M11 M12 MTOP MTOP-1
    dwc_ddrphy_lcdl_ew: M4
    dwc_ddrphycover_dwc_ddrphysec_top_ew: M8 M11 M12 MTOP MTOP-1
    dwc_ddrphy_pclk_rx_ns: M6
    dwc_ddrphy_techrevision_ns: M6
    dwc_ddrphycover_dwc_ddrphyse_top_ew: M8 M11 M12 MTOP MTOP-1
    dwc_ddrphy_repeater_blocks: M11 M12 MTOP MTOP-1
    dwc_ddrphycover_dwc_ddrphydiff_top_ew: M8 M11 M12 MTOP MTOP-1
    dwc_ddrphy_pclk_rx_ew: M6
    dwc_ddrphy_techrevision_ew: M6
    dwc_ddrphy_lcdl_ns: M4
    dwc_ddrphycover_dwc_ddrphymaster_top_ew: M8 M11 M12 MTOP MTOP-1
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M8
releaseBranch: rel1.00_cktpcs_1.00a_rel_
layers_override: 
    dwc_ddrphycover_dwc_ddrphydiff_top_ew: M8 M9 M10 M11 M12 MTOP MTOP-1
    dwc_ddrphy_repeater_blocks: M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 OVERLAP
    dwc_ddrphy_utility_blocks: M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 OVERLAP
    dwc_ddrphycover_dwc_ddrphysec_top_ew: M8 M9 M10 M11 M12 MTOP MTOP-1
    dwc_ddrphycover_dwc_ddrphymaster_top_ew: M8 M9 M10 M11 M12 MTOP MTOP-1
    dwc_ddrphycover_dwc_ddrphyse_top_ew: M8 M9 M10 M11 M12 MTOP MTOP-1
releaseMailDist: 
    golnar,mladd,gowan,hghonie,eltoukhy,fayez,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,d850-lpddr54-tsmc5ffp12@synopsys.com,sg-ckt-d850-rel2@synopsys.com
release_gds_cdl: HIPRE
metal_stack: 12M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vhvh_2Z_SHDMIM
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
timing_libs: lvf
layout_tag: Final Release (both ew and ns)
reference_date_time: 14 days ago
rel: 1.00a
utility_name: dwc_ddrphy_utility_blocks dwc_ddrphy_utility_cells
vcrel: 1.00a
utility_tag_layers: 63:63 6:0
releaseCtlMacro: 
    - dwc_ddrphy_lcdl_ew
    - dwc_ddrphy_pclk_master_ew
    - dwc_ddrphy_pclk_rx_ew
    - dwc_ddrphy_rxreplica_ew
    - dwc_ddrphy_se_io_ew
    - dwc_ddrphy_lcdl_ns
    - dwc_ddrphy_pclk_master_ns
    - dwc_ddrphy_pclk_rx_ns
    - dwc_ddrphy_rxreplica_ns
    - dwc_ddrphy_se_io_ns
ferel: 0.75b
metal_stack_cover: 12M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vhvh_2Z_SHDMIM
p4_release_root: products/lpddr54/project/d890-lpddr54-tsmc5ff12
process: tsmc5ff-12

