INFO-FLOW: Workspace C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1 opened at Tue Jul 21 18:33:18 +0300 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.13 sec.
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.289 sec.
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.194 sec.
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.644 sec.
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.673 sec.
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.753 sec.
Command     ap_source done; 0.766 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Command     import_lib done; 0.272 sec.
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.215 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.257 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Command   set_part done; 0.118 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'test.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'rgb_2_grayscale/rgb_2_grayscale.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling rgb_2_grayscale/rgb_2_grayscale.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted rgb_2_grayscale/rgb_2_grayscale.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018_2/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "rgb_2_grayscale/rgb_2_grayscale.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018_2/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E rgb_2_grayscale/rgb_2_grayscale.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp
Command       clang done; 7.788 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018_2/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp"  -o "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018_2/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/useless.bc
Command       clang done; 7.036 sec.
INFO-FLOW: GCC PP time: 14 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp std=gnu++98 -directive=C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.532 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp std=gnu++98 -directive=C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/solution1.json 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/solution1.json -quiet -fix-errors C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.426 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/xilinx-dataflow-lawyer.rgb_2_grayscale.pp.0.cpp.diag.yml C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/xilinx-dataflow-lawyer.rgb_2_grayscale.pp.0.cpp.out.log 2> C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/xilinx-dataflow-lawyer.rgb_2_grayscale.pp.0.cpp.err.log 
Command       ap_eval done; 1.98 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.358 sec.
INFO-FLOW: tidy-3.1 time 6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.744 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018_2/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.2.cpp" 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018_2/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.2.cpp
Command       clang done; 1.112 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018_2/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.bc" 
INFO-FLOW: exec D:/Vivado_2018_2/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018_2/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot -I D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.bc
Command       clang done; 4.683 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/rgb_2_grayscale.g.bc -hls-opt -except-internalize image_filter -LD:/Vivado_2018_2/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 8.862 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 102.113 ; gain = 46.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 102.113 ; gain = 46.637
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.pp.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.507 sec.
Execute         llvm-ld C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado_2018_2/Vivado/2018.2/win64/lib -lfloatconversion -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.22 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top image_filter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.0.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<2000, 2000, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<2000, 2000, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::init' into 'hls::Mat<2000, 2000, 4096>::Mat.1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::init' into 'hls::Mat<2000, 2000, 0>::Mat.1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::write' into 'hls::Mat<2000, 2000, 4096>::operator<<' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::read' into 'hls::Mat<2000, 2000, 4096>::operator>>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::write' into 'hls::Mat<2000, 2000, 0>::operator<<' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::read' into 'hls::Mat<2000, 2000, 0>::operator>>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.917 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 139.594 ; gain = 84.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.1.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
Command         transform done; 0.631 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.205 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 163.805 ; gain = 108.328
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.g.1.bc to C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.1.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_2.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:6).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (rgb_2_grayscale/rgb_2_grayscale.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'image_filter', detected/extracted 5 process function(s): 
	 'Block_Mat.exit47_proc'
	 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>'
	 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>'.
Command         transform done; 2.971 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>'... converting 7 basic blocks.
Command         transform done; 1.359 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 208.828 ; gain = 153.352
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.2.bc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' to 'Mat2AXIvideo' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' to 'CvtColor' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:617:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' to 'CvtColor.1' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' to 'AXIvideo2Mat' (D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit47_proc' to 'Block_Mat.exit47_pro' (rgb_2_grayscale/rgb_2_grayscale.cpp:6)
Command         transform done; 2.162 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 259.352 ; gain = 203.875
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.116 sec.
Command     elaborate done; 52.298 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'image_filter' ...
Execute       ap_set_top_model image_filter 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit47_pro' to 'Block_Mat_exit47_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
Execute       get_model_list image_filter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model image_filter 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit47_pro 
Execute       get_model_list image_filter -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter
INFO-FLOW: Configuring Module : Block_Mat.exit47_pro ...
Execute       set_default_model Block_Mat.exit47_pro 
Execute       apply_spec_resource_limit Block_Mat.exit47_pro 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : image_filter ...
Execute       set_default_model image_filter 
Execute       apply_spec_resource_limit image_filter 
INFO-FLOW: Model list for preprocess: Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter
INFO-FLOW: Preprocessing Module: Block_Mat.exit47_pro ...
Execute       set_default_model Block_Mat.exit47_pro 
Execute       cdfg_preprocess -model Block_Mat.exit47_pro 
Execute       rtl_gen_preprocess Block_Mat.exit47_pro 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: image_filter ...
Execute       set_default_model image_filter 
Execute       cdfg_preprocess -model image_filter 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Model list for synthesis: Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit47_pro 
Execute       schedule -model Block_Mat.exit47_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.866 sec.
INFO: [HLS 200-111]  Elapsed time: 58.988 seconds; current allocated memory: 208.358 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit47_pro.
Execute       set_default_model Block_Mat.exit47_pro 
Execute       bind -model Block_Mat.exit47_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit47_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 208.469 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit47_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.075 sec.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 208.763 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Command       report done; 0.127 sec.
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 209.178 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('r.V', D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.36 ns)
	'add' operation ('__Val2__', D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)
	'add' operation ('r.V', D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->D:/Vivado_2018_2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.546 sec.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 209.470 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 209.695 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.344 sec.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 209.834 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 210.028 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.316 sec.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 210.190 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 210.436 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_filter 
Execute       schedule -model image_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 210.566 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.sched.adb -f 
INFO-FLOW: Finish scheduling image_filter.
Execute       set_default_model image_filter 
Execute       bind -model image_filter 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=image_filter
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.166 sec.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 211.009 MB.
Execute       report -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.bind.adb -f 
INFO-FLOW: Finish binding image_filter.
Execute       get_model_list image_filter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit47_pro 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit47_pro -vendor xilinx -mg_file C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 211.177 MB.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit47_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/systemc/Block_Mat_exit47_pro -synmodules Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter 
Execute       gen_rtl Block_Mat.exit47_pro -style xilinx -f -lang vhdl -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/vhdl/Block_Mat_exit47_pro 
Execute       gen_rtl Block_Mat.exit47_pro -style xilinx -f -lang vlog -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/verilog/Block_Mat_exit47_pro 
Execute       gen_tb_info Block_Mat.exit47_pro -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro -p C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit47_pro -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/Block_Mat_exit47_pro_csynth.rpt -f 
Execute       report -model Block_Mat.exit47_pro -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/Block_Mat_exit47_pro_csynth.xml -f -x 
Execute       report -model Block_Mat.exit47_pro -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit47_pro -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 212.248 MB.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat -p C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
Command       db_write done; 0.103 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'image_filter_mul_mul_8ns_22ns_29_1_1' to 'image_filter_mul_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_8ns_20ns_29ns_29_1_1' to 'image_filter_mac_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_8ns_23ns_29ns_30_1_1' to 'image_filter_mac_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 212.752 MB.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/systemc/CvtColor_1 -synmodules Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/verilog/CvtColor_1 
Execute       gen_tb_info CvtColor.1 -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1 -p C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db 
Execute       report -model CvtColor.1 -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/CvtColor_1_csynth.rpt -f 
Execute       report -model CvtColor.1 -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/CvtColor_1_csynth.xml -f -x 
Execute       report -model CvtColor.1 -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor.1 -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 213.101 MB.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/systemc/CvtColor -synmodules Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor -p C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db 
Execute       report -model CvtColor -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 213.953 MB.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo -p C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model image_filter -vendor xilinx -mg_file C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_filter' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColog8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter'.
Command       create_rtl_model done; 0.328 sec.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 214.836 MB.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_filter -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/systemc/image_filter -synmodules Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter 
Execute       gen_rtl image_filter -istop -style xilinx -f -lang vhdl -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/vhdl/image_filter 
Execute       gen_rtl image_filter -istop -style xilinx -f -lang vlog -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/verilog/image_filter 
Execute       export_constraint_db -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.constraint.tcl -f -tool general 
Execute       report -model image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.design.xml -verbose -f -dv 
Command       report done; 0.238 sec.
Execute       report -model image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.128 sec.
Execute       gen_tb_info image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter -p C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db 
Command       gen_tb_info done; 0.191 sec.
Execute       report -model image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/image_filter_csynth.rpt -f 
Execute       report -model image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/syn/report/image_filter_csynth.xml -f -x 
Execute       report -model image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.verbose.rpt -verbose -f 
Command       report done; 0.124 sec.
Execute       db_write -model image_filter -o C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.adb -f 
Command       db_write done; 0.12 sec.
Execute       sc_get_clocks image_filter 
Execute       sc_get_portdomain image_filter 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit47_pro AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo image_filter
INFO-FLOW: Handling components in module [Block_Mat_exit47_pro] ... 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Found component image_filter_mul_bkb.
INFO-FLOW: Append model image_filter_mul_bkb
INFO-FLOW: Found component image_filter_mac_cud.
INFO-FLOW: Append model image_filter_mac_cud
INFO-FLOW: Found component image_filter_mac_dEe.
INFO-FLOW: Append model image_filter_mac_dEe
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [image_filter] ... 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_CvtColoeOg.
INFO-FLOW: Append model start_for_CvtColoeOg
INFO-FLOW: Found component start_for_Mat2AXIfYi.
INFO-FLOW: Append model start_for_Mat2AXIfYi
INFO-FLOW: Found component start_for_CvtColog8j.
INFO-FLOW: Append model start_for_CvtColog8j
INFO-FLOW: Append model Block_Mat_exit47_pro
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model image_filter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: image_filter_mul_bkb image_filter_mac_cud image_filter_mac_dEe fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d5_A fifo_w32_d5_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_CvtColoeOg start_for_Mat2AXIfYi start_for_CvtColog8j Block_Mat_exit47_pro AXIvideo2Mat CvtColor_1 CvtColor Mat2AXIvideo image_filter
INFO-FLOW: To file: write model image_filter_mul_bkb
INFO-FLOW: To file: write model image_filter_mac_cud
INFO-FLOW: To file: write model image_filter_mac_dEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_CvtColoeOg
INFO-FLOW: To file: write model start_for_Mat2AXIfYi
INFO-FLOW: To file: write model start_for_CvtColog8j
INFO-FLOW: To file: write model Block_Mat_exit47_pro
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model image_filter
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.152 sec.
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.223 sec.
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.228 sec.
Command       ap_source done; 0.228 sec.
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Command       ap_source done; 0.564 sec.
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoeOg_U(start_for_CvtColoeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIfYi_U(start_for_Mat2AXIfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
Command       ap_source done; 0.871 sec.
Execute       get_config_sdx -target 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.127 sec.
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.187 sec.
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.191 sec.
Command       ap_source done; 0.192 sec.
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       sc_get_clocks image_filter 
Execute       source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:13 . Memory (MB): peak = 274.391 ; gain = 218.914
INFO: [SYSC 207-301] Generating SystemC RTL for image_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for image_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for image_filter.
Command     autosyn done; 15.097 sec.
Command   csynth_design done; 67.42 sec.
Command ap_source done; 69.982 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1 opened at Tue Jul 21 18:38:54 +0300 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.179 sec.
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.183 sec.
Command     ap_source done; 0.184 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.354 sec.
Execute   cosim_design 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.157 sec.
Execute         source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_2018_2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     is_encrypted C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/rgb_2_grayscale_tb.cpp 
Execute     is_encrypted C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/rgb_2_grayscale.cpp 
Execute     is_encrypted C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/rgb_2_grayscale.hpp 
Execute     is_encrypted C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/test.bmp 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/rgb_2_grayscale_tb.cpp C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/rgb_2_grayscale_tb.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/rgb_2_grayscale_tb.cpp_pre.cpp C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/rgb_2_grayscale_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/rgb_2_grayscale_tb.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/rgb_2_grayscale_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/rgb_2_grayscale.cpp C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/rgb_2_grayscale.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/rgb_2_grayscale.cpp_pre.cpp C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/rgb_2_grayscale.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/rgb_2_grayscale.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/rgb_2_grayscale.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.937 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 42.877 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 154.831 sec.
Command ap_source done; 155.198 sec.
Execute cleanup_all 
