
CORTEX_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008f84  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408f84  00408f84  00018f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00408f8c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000d8  204009b8  00409944  000209b8  2**2
                  ALLOC
  4 .heap         00008000  20400a90  00409a1c  000209b8  2**0
                  ALLOC
  5 .stack        00020000  20408a90  00411a1c  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009a61  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000010a1  00000000  00000000  0002a49c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002a86  00000000  00000000  0002b53d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000004f8  00000000  00000000  0002dfc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004a0  00000000  00000000  0002e4bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00034ecf  00000000  00000000  0002e95b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004e12  00000000  00000000  0006382a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00119b1a  00000000  00000000  0006863c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000026c8  00000000  00000000  00182158  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	90 8a 42 20 51 12 40 00 dd 12 40 00 b9 13 40 00     ..B Q.@...@...@.
  400010:	dd 12 40 00 dd 12 40 00 dd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40003c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40004c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40005c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40006c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40007c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40008c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40009c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ac:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000bc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000cc:	dd 12 40 00 00 00 00 00 dd 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ec:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000fc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40010c:	dd 12 40 00 dd 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ......@...@...@.
  40012c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40013c:	dd 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00408f8c 	.word	0x00408f8c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00408f8c 	.word	0x00408f8c
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00408f8c 	.word	0x00408f8c
  4001a8:	00000000 	.word	0x00000000

004001ac <ATSAME70_PIO_CfgOutput>:


static inline void ATSAME70_PIO_CfgOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4001b6:	687b      	ldr	r3, [r7, #4]
  4001b8:	683a      	ldr	r2, [r7, #0]
  4001ba:	601a      	str	r2, [r3, #0]
	pPio->PIO_OER = pioEnable; // Configure in Output
  4001bc:	687b      	ldr	r3, [r7, #4]
  4001be:	683a      	ldr	r2, [r7, #0]
  4001c0:	611a      	str	r2, [r3, #16]
}
  4001c2:	bf00      	nop
  4001c4:	370c      	adds	r7, #12
  4001c6:	46bd      	mov	sp, r7
  4001c8:	bc80      	pop	{r7}
  4001ca:	4770      	bx	lr

004001cc <ATSAME70_PIO_CfgInput>:


static inline void ATSAME70_PIO_CfgInput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4001cc:	b480      	push	{r7}
  4001ce:	b083      	sub	sp, #12
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4001d6:	687b      	ldr	r3, [r7, #4]
  4001d8:	683a      	ldr	r2, [r7, #0]
  4001da:	601a      	str	r2, [r3, #0]
	pPio->PIO_ODR = pioEnable; // Configure in Input
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	683a      	ldr	r2, [r7, #0]
  4001e0:	615a      	str	r2, [r3, #20]
}
  4001e2:	bf00      	nop
  4001e4:	370c      	adds	r7, #12
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bc80      	pop	{r7}
  4001ea:	4770      	bx	lr

004001ec <ATSAME70_PIO_SetOutput>:


static inline void ATSAME70_PIO_SetOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long flag) // \arg output to be set
{
  4001ec:	b480      	push	{r7}
  4001ee:	b083      	sub	sp, #12
  4001f0:	af00      	add	r7, sp, #0
  4001f2:	6078      	str	r0, [r7, #4]
  4001f4:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  4001f6:	687b      	ldr	r3, [r7, #4]
  4001f8:	683a      	ldr	r2, [r7, #0]
  4001fa:	631a      	str	r2, [r3, #48]	; 0x30
}
  4001fc:	bf00      	nop
  4001fe:	370c      	adds	r7, #12
  400200:	46bd      	mov	sp, r7
  400202:	bc80      	pop	{r7}
  400204:	4770      	bx	lr

00400206 <ATSAME70_PIO_Pulldown_Disable>:
}

static inline void ATSAME70_PIO_Pulldown_Disable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400206:	b480      	push	{r7}
  400208:	b083      	sub	sp, #12
  40020a:	af00      	add	r7, sp, #0
  40020c:	6078      	str	r0, [r7, #4]
  40020e:	6039      	str	r1, [r7, #0]
	pPio->PIO_PPDDR = flag;
  400210:	687b      	ldr	r3, [r7, #4]
  400212:	683a      	ldr	r2, [r7, #0]
  400214:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
  400218:	bf00      	nop
  40021a:	370c      	adds	r7, #12
  40021c:	46bd      	mov	sp, r7
  40021e:	bc80      	pop	{r7}
  400220:	4770      	bx	lr

00400222 <ATSAME70_PIO_Pullup_Enable>:

static inline void ATSAME70_PIO_Pullup_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400222:	b480      	push	{r7}
  400224:	b083      	sub	sp, #12
  400226:	af00      	add	r7, sp, #0
  400228:	6078      	str	r0, [r7, #4]
  40022a:	6039      	str	r1, [r7, #0]
	pPio->PIO_PUER = flag;
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	683a      	ldr	r2, [r7, #0]
  400230:	665a      	str	r2, [r3, #100]	; 0x64
}
  400232:	bf00      	nop
  400234:	370c      	adds	r7, #12
  400236:	46bd      	mov	sp, r7
  400238:	bc80      	pop	{r7}
  40023a:	4770      	bx	lr

0040023c <ATSAME70_PIO_Pullup_Disable>:

static inline void ATSAME70_PIO_Pullup_Disable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  40023c:	b480      	push	{r7}
  40023e:	b083      	sub	sp, #12
  400240:	af00      	add	r7, sp, #0
  400242:	6078      	str	r0, [r7, #4]
  400244:	6039      	str	r1, [r7, #0]
	pPio->PIO_PUDR = flag;
  400246:	687b      	ldr	r3, [r7, #4]
  400248:	683a      	ldr	r2, [r7, #0]
  40024a:	661a      	str	r2, [r3, #96]	; 0x60
}
  40024c:	bf00      	nop
  40024e:	370c      	adds	r7, #12
  400250:	46bd      	mov	sp, r7
  400252:	bc80      	pop	{r7}
  400254:	4770      	bx	lr

00400256 <ATSAME70_PIO_Slow_Clock_Divider>:

static inline void ATSAME70_PIO_Slow_Clock_Divider(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400256:	b480      	push	{r7}
  400258:	b083      	sub	sp, #12
  40025a:	af00      	add	r7, sp, #0
  40025c:	6078      	str	r0, [r7, #4]
  40025e:	6039      	str	r1, [r7, #0]
	pPio->PIO_SCDR = flag;
  400260:	687b      	ldr	r3, [r7, #4]
  400262:	683a      	ldr	r2, [r7, #0]
  400264:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
  400268:	bf00      	nop
  40026a:	370c      	adds	r7, #12
  40026c:	46bd      	mov	sp, r7
  40026e:	bc80      	pop	{r7}
  400270:	4770      	bx	lr

00400272 <ATSAME70_PIO_Slow_Clock_Enable>:

static inline void ATSAME70_PIO_Slow_Clock_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400272:	b480      	push	{r7}
  400274:	b083      	sub	sp, #12
  400276:	af00      	add	r7, sp, #0
  400278:	6078      	str	r0, [r7, #4]
  40027a:	6039      	str	r1, [r7, #0]
	pPio->PIO_IFSCER = flag;
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	683a      	ldr	r2, [r7, #0]
  400280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
  400284:	bf00      	nop
  400286:	370c      	adds	r7, #12
  400288:	46bd      	mov	sp, r7
  40028a:	bc80      	pop	{r7}
  40028c:	4770      	bx	lr

0040028e <ATSAME70_PIO_Input_Filter_Enable>:

static inline void ATSAME70_PIO_Input_Filter_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  40028e:	b480      	push	{r7}
  400290:	b083      	sub	sp, #12
  400292:	af00      	add	r7, sp, #0
  400294:	6078      	str	r0, [r7, #4]
  400296:	6039      	str	r1, [r7, #0]
	pPio->PIO_IFER = flag;
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	683a      	ldr	r2, [r7, #0]
  40029c:	621a      	str	r2, [r3, #32]
}
  40029e:	bf00      	nop
  4002a0:	370c      	adds	r7, #12
  4002a2:	46bd      	mov	sp, r7
  4002a4:	bc80      	pop	{r7}
  4002a6:	4770      	bx	lr

004002a8 <ATSAME70_PIO_Edge_Select>:

static inline void ATSAME70_PIO_Edge_Select(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  4002a8:	b480      	push	{r7}
  4002aa:	b083      	sub	sp, #12
  4002ac:	af00      	add	r7, sp, #0
  4002ae:	6078      	str	r0, [r7, #4]
  4002b0:	6039      	str	r1, [r7, #0]
	pPio->PIO_ESR = flag;
  4002b2:	687b      	ldr	r3, [r7, #4]
  4002b4:	683a      	ldr	r2, [r7, #0]
  4002b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <ATSAME70_PIO_Falling_Edge_Low_level_Select>:
}

static inline void ATSAME70_PIO_Falling_Edge_Low_level_Select(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  4002c4:	b480      	push	{r7}
  4002c6:	b083      	sub	sp, #12
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	6078      	str	r0, [r7, #4]
  4002cc:	6039      	str	r1, [r7, #0]
	pPio->PIO_FELLSR = flag;
  4002ce:	687b      	ldr	r3, [r7, #4]
  4002d0:	683a      	ldr	r2, [r7, #0]
  4002d2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
}
  4002d6:	bf00      	nop
  4002d8:	370c      	adds	r7, #12
  4002da:	46bd      	mov	sp, r7
  4002dc:	bc80      	pop	{r7}
  4002de:	4770      	bx	lr

004002e0 <ATSAME70_PIO_CfgPeriph>:

void ATSAME70_PIO_CfgPeriph(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long periphEnable, // arg PERIPH A to enable -> PIO_ABCDSR1 PIO_ABCDSR2 = 00
unsigned long periph_address)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	pPio->PIO_PDR = periphEnable; //perihp enable + pio disable
  4002ec:	68fb      	ldr	r3, [r7, #12]
  4002ee:	68ba      	ldr	r2, [r7, #8]
  4002f0:	605a      	str	r2, [r3, #4]
	switch (periph_address)
  4002f2:	687b      	ldr	r3, [r7, #4]
  4002f4:	2b03      	cmp	r3, #3
  4002f6:	d843      	bhi.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
  4002f8:	a201      	add	r2, pc, #4	; (adr r2, 400300 <ATSAME70_PIO_CfgPeriph+0x20>)
  4002fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002fe:	bf00      	nop
  400300:	00400311 	.word	0x00400311
  400304:	0040032f 	.word	0x0040032f
  400308:	0040034b 	.word	0x0040034b
  40030c:	00400367 	.word	0x00400367
	{
		case PERIPHERAL_A: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] & (~periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] & (~periphEnable); break;
  400310:	68fb      	ldr	r3, [r7, #12]
  400312:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400314:	68bb      	ldr	r3, [r7, #8]
  400316:	43db      	mvns	r3, r3
  400318:	401a      	ands	r2, r3
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	671a      	str	r2, [r3, #112]	; 0x70
  40031e:	68fb      	ldr	r3, [r7, #12]
  400320:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400322:	68bb      	ldr	r3, [r7, #8]
  400324:	43db      	mvns	r3, r3
  400326:	401a      	ands	r2, r3
  400328:	68fb      	ldr	r3, [r7, #12]
  40032a:	675a      	str	r2, [r3, #116]	; 0x74
  40032c:	e028      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_B: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] | ( periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] & (~periphEnable); break;
  40032e:	68fb      	ldr	r3, [r7, #12]
  400330:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400332:	68bb      	ldr	r3, [r7, #8]
  400334:	431a      	orrs	r2, r3
  400336:	68fb      	ldr	r3, [r7, #12]
  400338:	671a      	str	r2, [r3, #112]	; 0x70
  40033a:	68fb      	ldr	r3, [r7, #12]
  40033c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40033e:	68bb      	ldr	r3, [r7, #8]
  400340:	43db      	mvns	r3, r3
  400342:	401a      	ands	r2, r3
  400344:	68fb      	ldr	r3, [r7, #12]
  400346:	675a      	str	r2, [r3, #116]	; 0x74
  400348:	e01a      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_C: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] & (~periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] | ( periphEnable); break;
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	43db      	mvns	r3, r3
  400352:	401a      	ands	r2, r3
  400354:	68fb      	ldr	r3, [r7, #12]
  400356:	671a      	str	r2, [r3, #112]	; 0x70
  400358:	68fb      	ldr	r3, [r7, #12]
  40035a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40035c:	68bb      	ldr	r3, [r7, #8]
  40035e:	431a      	orrs	r2, r3
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	675a      	str	r2, [r3, #116]	; 0x74
  400364:	e00c      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_D: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] | ( periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] | ( periphEnable); break;
  400366:	68fb      	ldr	r3, [r7, #12]
  400368:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40036a:	68bb      	ldr	r3, [r7, #8]
  40036c:	431a      	orrs	r2, r3
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	671a      	str	r2, [r3, #112]	; 0x70
  400372:	68fb      	ldr	r3, [r7, #12]
  400374:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400376:	68bb      	ldr	r3, [r7, #8]
  400378:	431a      	orrs	r2, r3
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	675a      	str	r2, [r3, #116]	; 0x74
  40037e:	bf00      	nop
	}
	
}
  400380:	bf00      	nop
  400382:	3714      	adds	r7, #20
  400384:	46bd      	mov	sp, r7
  400386:	bc80      	pop	{r7}
  400388:	4770      	bx	lr
  40038a:	bf00      	nop

0040038c <board_init>:
	pPio->PIO_PER = pioEnable; //perihp enable + pio disable

}

void board_init(void)
{
  40038c:	b580      	push	{r7, lr}
  40038e:	af00      	add	r7, sp, #0
	//enable pio clk 
	PMC_EnablePeripheral(ID_PIOA);
  400390:	200a      	movs	r0, #10
  400392:	4ba2      	ldr	r3, [pc, #648]	; (40061c <board_init+0x290>)
  400394:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOB);
  400396:	200b      	movs	r0, #11
  400398:	4ba0      	ldr	r3, [pc, #640]	; (40061c <board_init+0x290>)
  40039a:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOC);
  40039c:	200c      	movs	r0, #12
  40039e:	4b9f      	ldr	r3, [pc, #636]	; (40061c <board_init+0x290>)
  4003a0:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOD);
  4003a2:	2010      	movs	r0, #16
  4003a4:	4b9d      	ldr	r3, [pc, #628]	; (40061c <board_init+0x290>)
  4003a6:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOE);
  4003a8:	2011      	movs	r0, #17
  4003aa:	4b9c      	ldr	r3, [pc, #624]	; (40061c <board_init+0x290>)
  4003ac:	4798      	blx	r3
	
	//SDRAM Address
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR0_PORT,SDRAM_ADR0,SDRAM_ADR0_PERIPHERAL);
  4003ae:	2200      	movs	r2, #0
  4003b0:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4003b4:	489a      	ldr	r0, [pc, #616]	; (400620 <board_init+0x294>)
  4003b6:	4b9b      	ldr	r3, [pc, #620]	; (400624 <board_init+0x298>)
  4003b8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR1_PORT,SDRAM_ADR1,SDRAM_ADR1_PERIPHERAL);
  4003ba:	2200      	movs	r2, #0
  4003bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4003c0:	4897      	ldr	r0, [pc, #604]	; (400620 <board_init+0x294>)
  4003c2:	4b98      	ldr	r3, [pc, #608]	; (400624 <board_init+0x298>)
  4003c4:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR2_PORT,SDRAM_ADR2,SDRAM_ADR2_PERIPHERAL);
  4003c6:	2200      	movs	r2, #0
  4003c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4003cc:	4894      	ldr	r0, [pc, #592]	; (400620 <board_init+0x294>)
  4003ce:	4b95      	ldr	r3, [pc, #596]	; (400624 <board_init+0x298>)
  4003d0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR3_PORT,SDRAM_ADR3,SDRAM_ADR3_PERIPHERAL);
  4003d2:	2200      	movs	r2, #0
  4003d4:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4003d8:	4891      	ldr	r0, [pc, #580]	; (400620 <board_init+0x294>)
  4003da:	4b92      	ldr	r3, [pc, #584]	; (400624 <board_init+0x298>)
  4003dc:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR4_PORT,SDRAM_ADR4,SDRAM_ADR4_PERIPHERAL);
  4003de:	2200      	movs	r2, #0
  4003e0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  4003e4:	488e      	ldr	r0, [pc, #568]	; (400620 <board_init+0x294>)
  4003e6:	4b8f      	ldr	r3, [pc, #572]	; (400624 <board_init+0x298>)
  4003e8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR5_PORT,SDRAM_ADR5,SDRAM_ADR5_PERIPHERAL);
  4003ea:	2200      	movs	r2, #0
  4003ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  4003f0:	488b      	ldr	r0, [pc, #556]	; (400620 <board_init+0x294>)
  4003f2:	4b8c      	ldr	r3, [pc, #560]	; (400624 <board_init+0x298>)
  4003f4:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR6_PORT,SDRAM_ADR6,SDRAM_ADR6_PERIPHERAL);
  4003f6:	2200      	movs	r2, #0
  4003f8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4003fc:	4888      	ldr	r0, [pc, #544]	; (400620 <board_init+0x294>)
  4003fe:	4b89      	ldr	r3, [pc, #548]	; (400624 <board_init+0x298>)
  400400:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR7_PORT,SDRAM_ADR7,SDRAM_ADR7_PERIPHERAL);
  400402:	2200      	movs	r2, #0
  400404:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400408:	4885      	ldr	r0, [pc, #532]	; (400620 <board_init+0x294>)
  40040a:	4b86      	ldr	r3, [pc, #536]	; (400624 <board_init+0x298>)
  40040c:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR8_PORT,SDRAM_ADR8,SDRAM_ADR8_PERIPHERAL);
  40040e:	2200      	movs	r2, #0
  400410:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400414:	4882      	ldr	r0, [pc, #520]	; (400620 <board_init+0x294>)
  400416:	4b83      	ldr	r3, [pc, #524]	; (400624 <board_init+0x298>)
  400418:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR9_PORT,SDRAM_ADR9,SDRAM_ADR9_PERIPHERAL);
  40041a:	2200      	movs	r2, #0
  40041c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400420:	487f      	ldr	r0, [pc, #508]	; (400620 <board_init+0x294>)
  400422:	4b80      	ldr	r3, [pc, #512]	; (400624 <board_init+0x298>)
  400424:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR10_PORT,SDRAM_ADR10,SDRAM_ADR10_PERIPHERAL);
  400426:	2202      	movs	r2, #2
  400428:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40042c:	487e      	ldr	r0, [pc, #504]	; (400628 <board_init+0x29c>)
  40042e:	4b7d      	ldr	r3, [pc, #500]	; (400624 <board_init+0x298>)
  400430:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR11_PORT,SDRAM_ADR11,SDRAM_ADR11_PERIPHERAL);
  400432:	2200      	movs	r2, #0
  400434:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400438:	4879      	ldr	r0, [pc, #484]	; (400620 <board_init+0x294>)
  40043a:	4b7a      	ldr	r3, [pc, #488]	; (400624 <board_init+0x298>)
  40043c:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR12_PORT,SDRAM_ADR12,SDRAM_ADR12_PERIPHERAL);
  40043e:	2202      	movs	r2, #2
  400440:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400444:	4879      	ldr	r0, [pc, #484]	; (40062c <board_init+0x2a0>)
  400446:	4b77      	ldr	r3, [pc, #476]	; (400624 <board_init+0x298>)
  400448:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_BA0_PORT,SDRAM_BA0,SDRAM_BA0_PERIPHERAL);
  40044a:	2202      	movs	r2, #2
  40044c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400450:	4876      	ldr	r0, [pc, #472]	; (40062c <board_init+0x2a0>)
  400452:	4b74      	ldr	r3, [pc, #464]	; (400624 <board_init+0x298>)
  400454:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_BA1_PORT,SDRAM_BA1,SDRAM_BA1_PERIPHERAL);
  400456:	2202      	movs	r2, #2
  400458:	2101      	movs	r1, #1
  40045a:	4874      	ldr	r0, [pc, #464]	; (40062c <board_init+0x2a0>)
  40045c:	4b71      	ldr	r3, [pc, #452]	; (400624 <board_init+0x298>)
  40045e:	4798      	blx	r3
	
	//SDRAM Data
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA0_PORT,SDRAM_DATA0,SDRAM_DATA0_PERIPHERAL);
  400460:	2200      	movs	r2, #0
  400462:	2101      	movs	r1, #1
  400464:	486e      	ldr	r0, [pc, #440]	; (400620 <board_init+0x294>)
  400466:	4b6f      	ldr	r3, [pc, #444]	; (400624 <board_init+0x298>)
  400468:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA1_PORT,SDRAM_DATA1,SDRAM_DATA1_PERIPHERAL);
  40046a:	2200      	movs	r2, #0
  40046c:	2102      	movs	r1, #2
  40046e:	486c      	ldr	r0, [pc, #432]	; (400620 <board_init+0x294>)
  400470:	4b6c      	ldr	r3, [pc, #432]	; (400624 <board_init+0x298>)
  400472:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA2_PORT,SDRAM_DATA2,SDRAM_DATA2_PERIPHERAL);
  400474:	2200      	movs	r2, #0
  400476:	2104      	movs	r1, #4
  400478:	4869      	ldr	r0, [pc, #420]	; (400620 <board_init+0x294>)
  40047a:	4b6a      	ldr	r3, [pc, #424]	; (400624 <board_init+0x298>)
  40047c:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA3_PORT,SDRAM_DATA3,SDRAM_DATA3_PERIPHERAL);
  40047e:	2200      	movs	r2, #0
  400480:	2108      	movs	r1, #8
  400482:	4867      	ldr	r0, [pc, #412]	; (400620 <board_init+0x294>)
  400484:	4b67      	ldr	r3, [pc, #412]	; (400624 <board_init+0x298>)
  400486:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA4_PORT,SDRAM_DATA4,SDRAM_DATA4_PERIPHERAL);
  400488:	2200      	movs	r2, #0
  40048a:	2110      	movs	r1, #16
  40048c:	4864      	ldr	r0, [pc, #400]	; (400620 <board_init+0x294>)
  40048e:	4b65      	ldr	r3, [pc, #404]	; (400624 <board_init+0x298>)
  400490:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA5_PORT,SDRAM_DATA5,SDRAM_DATA5_PERIPHERAL);
  400492:	2200      	movs	r2, #0
  400494:	2120      	movs	r1, #32
  400496:	4862      	ldr	r0, [pc, #392]	; (400620 <board_init+0x294>)
  400498:	4b62      	ldr	r3, [pc, #392]	; (400624 <board_init+0x298>)
  40049a:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA6_PORT,SDRAM_DATA6,SDRAM_DATA6_PERIPHERAL);
  40049c:	2200      	movs	r2, #0
  40049e:	2140      	movs	r1, #64	; 0x40
  4004a0:	485f      	ldr	r0, [pc, #380]	; (400620 <board_init+0x294>)
  4004a2:	4b60      	ldr	r3, [pc, #384]	; (400624 <board_init+0x298>)
  4004a4:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA7_PORT,SDRAM_DATA7,SDRAM_DATA7_PERIPHERAL);
  4004a6:	2200      	movs	r2, #0
  4004a8:	2180      	movs	r1, #128	; 0x80
  4004aa:	485d      	ldr	r0, [pc, #372]	; (400620 <board_init+0x294>)
  4004ac:	4b5d      	ldr	r3, [pc, #372]	; (400624 <board_init+0x298>)
  4004ae:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA8_PORT,SDRAM_DATA8,SDRAM_DATA8_PERIPHERAL);
  4004b0:	2200      	movs	r2, #0
  4004b2:	2101      	movs	r1, #1
  4004b4:	485e      	ldr	r0, [pc, #376]	; (400630 <board_init+0x2a4>)
  4004b6:	4b5b      	ldr	r3, [pc, #364]	; (400624 <board_init+0x298>)
  4004b8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA9_PORT,SDRAM_DATA9,SDRAM_DATA9_PERIPHERAL);
  4004ba:	2200      	movs	r2, #0
  4004bc:	2102      	movs	r1, #2
  4004be:	485c      	ldr	r0, [pc, #368]	; (400630 <board_init+0x2a4>)
  4004c0:	4b58      	ldr	r3, [pc, #352]	; (400624 <board_init+0x298>)
  4004c2:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA10_PORT,SDRAM_DATA10,SDRAM_DATA10_PERIPHERAL);
  4004c4:	2200      	movs	r2, #0
  4004c6:	2104      	movs	r1, #4
  4004c8:	4859      	ldr	r0, [pc, #356]	; (400630 <board_init+0x2a4>)
  4004ca:	4b56      	ldr	r3, [pc, #344]	; (400624 <board_init+0x298>)
  4004cc:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA11_PORT,SDRAM_DATA11,SDRAM_DATA11_PERIPHERAL);
  4004ce:	2200      	movs	r2, #0
  4004d0:	2108      	movs	r1, #8
  4004d2:	4857      	ldr	r0, [pc, #348]	; (400630 <board_init+0x2a4>)
  4004d4:	4b53      	ldr	r3, [pc, #332]	; (400624 <board_init+0x298>)
  4004d6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA12_PORT,SDRAM_DATA12,SDRAM_DATA12_PERIPHERAL);
  4004d8:	2200      	movs	r2, #0
  4004da:	2110      	movs	r1, #16
  4004dc:	4854      	ldr	r0, [pc, #336]	; (400630 <board_init+0x2a4>)
  4004de:	4b51      	ldr	r3, [pc, #324]	; (400624 <board_init+0x298>)
  4004e0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA13_PORT,SDRAM_DATA13,SDRAM_DATA13_PERIPHERAL);
  4004e2:	2200      	movs	r2, #0
  4004e4:	2120      	movs	r1, #32
  4004e6:	4852      	ldr	r0, [pc, #328]	; (400630 <board_init+0x2a4>)
  4004e8:	4b4e      	ldr	r3, [pc, #312]	; (400624 <board_init+0x298>)
  4004ea:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA14_PORT,SDRAM_DATA14,SDRAM_DATA14_PERIPHERAL);
  4004ec:	2200      	movs	r2, #0
  4004ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4004f2:	484e      	ldr	r0, [pc, #312]	; (40062c <board_init+0x2a0>)
  4004f4:	4b4b      	ldr	r3, [pc, #300]	; (400624 <board_init+0x298>)
  4004f6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA15_PORT,SDRAM_DATA15,SDRAM_DATA15_PERIPHERAL);
  4004f8:	2200      	movs	r2, #0
  4004fa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004fe:	484b      	ldr	r0, [pc, #300]	; (40062c <board_init+0x2a0>)
  400500:	4b48      	ldr	r3, [pc, #288]	; (400624 <board_init+0x298>)
  400502:	4798      	blx	r3
	
	//SDRAM Control
	ATSAME70_PIO_CfgPeriph(SDRAM_CKE_PORT,SDRAM_CKE,SDRAM_CKE_PERIPHERAL);
  400504:	2202      	movs	r2, #2
  400506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40050a:	4847      	ldr	r0, [pc, #284]	; (400628 <board_init+0x29c>)
  40050c:	4b45      	ldr	r3, [pc, #276]	; (400624 <board_init+0x298>)
  40050e:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_CLK_PORT,SDRAM_CLK,SDRAM_CLK_PERIPHERAL);
  400510:	2202      	movs	r2, #2
  400512:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400516:	4844      	ldr	r0, [pc, #272]	; (400628 <board_init+0x29c>)
  400518:	4b42      	ldr	r3, [pc, #264]	; (400624 <board_init+0x298>)
  40051a:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_CAS_PORT,SDRAM_CAS,SDRAM_CAS_PERIPHERAL);
  40051c:	2202      	movs	r2, #2
  40051e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400522:	4841      	ldr	r0, [pc, #260]	; (400628 <board_init+0x29c>)
  400524:	4b3f      	ldr	r3, [pc, #252]	; (400624 <board_init+0x298>)
  400526:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_RAS_PORT,SDRAM_RAS,SDRAM_RAS_PERIPHERAL);
  400528:	2202      	movs	r2, #2
  40052a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40052e:	483e      	ldr	r0, [pc, #248]	; (400628 <board_init+0x29c>)
  400530:	4b3c      	ldr	r3, [pc, #240]	; (400624 <board_init+0x298>)
  400532:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_WE_PORT,SDRAM_WE,SDRAM_WE_PERIPHERAL);
  400534:	2202      	movs	r2, #2
  400536:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40053a:	483b      	ldr	r0, [pc, #236]	; (400628 <board_init+0x29c>)
  40053c:	4b39      	ldr	r3, [pc, #228]	; (400624 <board_init+0x298>)
  40053e:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_DQML_PORT,SDRAM_DQML,SDRAM_DQML_PERIPHERAL);
  400540:	2200      	movs	r2, #0
  400542:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400546:	4836      	ldr	r0, [pc, #216]	; (400620 <board_init+0x294>)
  400548:	4b36      	ldr	r3, [pc, #216]	; (400624 <board_init+0x298>)
  40054a:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_DQMH_PORT,SDRAM_DQMH,SDRAM_DQMH_PERIPHERAL);
  40054c:	2202      	movs	r2, #2
  40054e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400552:	4835      	ldr	r0, [pc, #212]	; (400628 <board_init+0x29c>)
  400554:	4b33      	ldr	r3, [pc, #204]	; (400624 <board_init+0x298>)
  400556:	4798      	blx	r3

	//Ethernet SRAM Interface DM9000
	ATSAME70_PIO_CfgPeriph(ETH_CS_PORT,ETH_CS,ETH_CS_PERIPHERAL);
  400558:	2200      	movs	r2, #0
  40055a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40055e:	4830      	ldr	r0, [pc, #192]	; (400620 <board_init+0x294>)
  400560:	4b30      	ldr	r3, [pc, #192]	; (400624 <board_init+0x298>)
  400562:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(ETH_IOR_PORT,ETH_IOR,ETH_IOR_PERIPHERAL);
  400564:	2200      	movs	r2, #0
  400566:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40056a:	482d      	ldr	r0, [pc, #180]	; (400620 <board_init+0x294>)
  40056c:	4b2d      	ldr	r3, [pc, #180]	; (400624 <board_init+0x298>)
  40056e:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(ETH_IOW_PORT,ETH_IOW,ETH_IOW_PERIPHERAL);
  400570:	2200      	movs	r2, #0
  400572:	f44f 7180 	mov.w	r1, #256	; 0x100
  400576:	482a      	ldr	r0, [pc, #168]	; (400620 <board_init+0x294>)
  400578:	4b2a      	ldr	r3, [pc, #168]	; (400624 <board_init+0x298>)
  40057a:	4798      	blx	r3

	ATSAME70_PIO_CfgOutput(ETH_PWRST_PORT,ETH_PWRST);  //obsolete!
  40057c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400580:	4829      	ldr	r0, [pc, #164]	; (400628 <board_init+0x29c>)
  400582:	4b2c      	ldr	r3, [pc, #176]	; (400634 <board_init+0x2a8>)
  400584:	4798      	blx	r3
	ATSAME70_PIO_SetOutput(ETH_PWRST_PORT,ETH_PWRST);
  400586:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40058a:	4827      	ldr	r0, [pc, #156]	; (400628 <board_init+0x29c>)
  40058c:	4b2a      	ldr	r3, [pc, #168]	; (400638 <board_init+0x2ac>)
  40058e:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (ETH_INT_PORT,ETH_INT);      //ethernet interrupt
  400590:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400594:	4822      	ldr	r0, [pc, #136]	; (400620 <board_init+0x294>)
  400596:	4b29      	ldr	r3, [pc, #164]	; (40063c <board_init+0x2b0>)
  400598:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(ETH_INT_PORT,ETH_INT); 
  40059a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40059e:	4820      	ldr	r0, [pc, #128]	; (400620 <board_init+0x294>)
  4005a0:	4b27      	ldr	r3, [pc, #156]	; (400640 <board_init+0x2b4>)
  4005a2:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(ETH_INT_PORT,ETH_INT); 
  4005a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4005a8:	481d      	ldr	r0, [pc, #116]	; (400620 <board_init+0x294>)
  4005aa:	4b26      	ldr	r3, [pc, #152]	; (400644 <board_init+0x2b8>)
  4005ac:	4798      	blx	r3
	//LCD SRAM Interface
	ATSAME70_PIO_CfgPeriph(LCD_CS_PORT,LCD_CS,LCD_CS_PERIPHERAL);
  4005ae:	2202      	movs	r2, #2
  4005b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4005b4:	481d      	ldr	r0, [pc, #116]	; (40062c <board_init+0x2a0>)
  4005b6:	4b1b      	ldr	r3, [pc, #108]	; (400624 <board_init+0x298>)
  4005b8:	4798      	blx	r3
	
	//LCD Touch Serial Interface I/O Pins
	ATSAME70_PIO_CfgOutput(LCD_D_CLK_PORT, LCD_D_CLK);
  4005ba:	2120      	movs	r1, #32
  4005bc:	481a      	ldr	r0, [pc, #104]	; (400628 <board_init+0x29c>)
  4005be:	4b1d      	ldr	r3, [pc, #116]	; (400634 <board_init+0x2a8>)
  4005c0:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LCD_D_CS_PORT, LCD_D_CS);
  4005c2:	2140      	movs	r1, #64	; 0x40
  4005c4:	4818      	ldr	r0, [pc, #96]	; (400628 <board_init+0x29c>)
  4005c6:	4b1b      	ldr	r3, [pc, #108]	; (400634 <board_init+0x2a8>)
  4005c8:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LCD_D_IN_PORT, LCD_D_IN);
  4005ca:	2102      	movs	r1, #2
  4005cc:	4816      	ldr	r0, [pc, #88]	; (400628 <board_init+0x29c>)
  4005ce:	4b19      	ldr	r3, [pc, #100]	; (400634 <board_init+0x2a8>)
  4005d0:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_D_OUT_PORT, LCD_D_OUT);
  4005d2:	2110      	movs	r1, #16
  4005d4:	4814      	ldr	r0, [pc, #80]	; (400628 <board_init+0x29c>)
  4005d6:	4b19      	ldr	r3, [pc, #100]	; (40063c <board_init+0x2b0>)
  4005d8:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_D_OUT_PORT, LCD_D_OUT);
  4005da:	2110      	movs	r1, #16
  4005dc:	4812      	ldr	r0, [pc, #72]	; (400628 <board_init+0x29c>)
  4005de:	4b18      	ldr	r3, [pc, #96]	; (400640 <board_init+0x2b4>)
  4005e0:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_D_OUT_PORT, LCD_D_OUT);
  4005e2:	2110      	movs	r1, #16
  4005e4:	4810      	ldr	r0, [pc, #64]	; (400628 <board_init+0x29c>)
  4005e6:	4b17      	ldr	r3, [pc, #92]	; (400644 <board_init+0x2b8>)
  4005e8:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005ea:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005ee:	480e      	ldr	r0, [pc, #56]	; (400628 <board_init+0x29c>)
  4005f0:	4b12      	ldr	r3, [pc, #72]	; (40063c <board_init+0x2b0>)
  4005f2:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005f8:	480b      	ldr	r0, [pc, #44]	; (400628 <board_init+0x29c>)
  4005fa:	4b11      	ldr	r3, [pc, #68]	; (400640 <board_init+0x2b4>)
  4005fc:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005fe:	f44f 7180 	mov.w	r1, #256	; 0x100
  400602:	4809      	ldr	r0, [pc, #36]	; (400628 <board_init+0x29c>)
  400604:	4b0f      	ldr	r3, [pc, #60]	; (400644 <board_init+0x2b8>)
  400606:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_DIRQ_PORT, LCD_DIRQ);
  400608:	2104      	movs	r1, #4
  40060a:	4808      	ldr	r0, [pc, #32]	; (40062c <board_init+0x2a0>)
  40060c:	4b0b      	ldr	r3, [pc, #44]	; (40063c <board_init+0x2b0>)
  40060e:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_DIRQ_PORT, LCD_DIRQ);
  400610:	2104      	movs	r1, #4
  400612:	4806      	ldr	r0, [pc, #24]	; (40062c <board_init+0x2a0>)
  400614:	4b0a      	ldr	r3, [pc, #40]	; (400640 <board_init+0x2b4>)
  400616:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_DIRQ_PORT, LCD_DIRQ);
  400618:	2104      	movs	r1, #4
  40061a:	e015      	b.n	400648 <board_init+0x2bc>
  40061c:	00400a6d 	.word	0x00400a6d
  400620:	400e1200 	.word	0x400e1200
  400624:	004002e1 	.word	0x004002e1
  400628:	400e1400 	.word	0x400e1400
  40062c:	400e0e00 	.word	0x400e0e00
  400630:	400e1600 	.word	0x400e1600
  400634:	004001ad 	.word	0x004001ad
  400638:	004001ed 	.word	0x004001ed
  40063c:	004001cd 	.word	0x004001cd
  400640:	00400207 	.word	0x00400207
  400644:	0040023d 	.word	0x0040023d
  400648:	489a      	ldr	r0, [pc, #616]	; (4008b4 <board_init+0x528>)
  40064a:	4b9b      	ldr	r3, [pc, #620]	; (4008b8 <board_init+0x52c>)
  40064c:	4798      	blx	r3
	//LCD Intensity Control Interface TC Output: TIOB
	ATSAME70_PIO_CfgPeriph(LCD_INTENSITY_PORT,LCD_INTENSITY,LCD_INTENSITY_PERIPHERAL);
  40064e:	2201      	movs	r2, #1
  400650:	2102      	movs	r1, #2
  400652:	4898      	ldr	r0, [pc, #608]	; (4008b4 <board_init+0x528>)
  400654:	4b99      	ldr	r3, [pc, #612]	; (4008bc <board_init+0x530>)
  400656:	4798      	blx	r3


	//Rotation + Button Encoder Interface I/O Pins
	
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL0_PORT,BUTTON_MULTIPLEXER_SEL0);
  400658:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40065c:	4895      	ldr	r0, [pc, #596]	; (4008b4 <board_init+0x528>)
  40065e:	4b98      	ldr	r3, [pc, #608]	; (4008c0 <board_init+0x534>)
  400660:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL1_PORT,BUTTON_MULTIPLEXER_SEL1);
  400662:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400666:	4897      	ldr	r0, [pc, #604]	; (4008c4 <board_init+0x538>)
  400668:	4b95      	ldr	r3, [pc, #596]	; (4008c0 <board_init+0x534>)
  40066a:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL2_PORT,BUTTON_MULTIPLEXER_SEL2);
  40066c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400670:	4895      	ldr	r0, [pc, #596]	; (4008c8 <board_init+0x53c>)
  400672:	4b93      	ldr	r3, [pc, #588]	; (4008c0 <board_init+0x534>)
  400674:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  400676:	2101      	movs	r1, #1
  400678:	4894      	ldr	r0, [pc, #592]	; (4008cc <board_init+0x540>)
  40067a:	4b95      	ldr	r3, [pc, #596]	; (4008d0 <board_init+0x544>)
  40067c:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  40067e:	2101      	movs	r1, #1
  400680:	4892      	ldr	r0, [pc, #584]	; (4008cc <board_init+0x540>)
  400682:	4b94      	ldr	r3, [pc, #592]	; (4008d4 <board_init+0x548>)
  400684:	4798      	blx	r3
	ATSAME70_PIO_Edge_Select(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  400686:	2101      	movs	r1, #1
  400688:	4890      	ldr	r0, [pc, #576]	; (4008cc <board_init+0x540>)
  40068a:	4b93      	ldr	r3, [pc, #588]	; (4008d8 <board_init+0x54c>)
  40068c:	4798      	blx	r3
	ATSAME70_PIO_Falling_Edge_Low_level_Select(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  40068e:	2101      	movs	r1, #1
  400690:	488e      	ldr	r0, [pc, #568]	; (4008cc <board_init+0x540>)
  400692:	4b92      	ldr	r3, [pc, #584]	; (4008dc <board_init+0x550>)
  400694:	4798      	blx	r3
	
	ATSAME70_PIO_Input_Filter_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER); //enable input filter
  400696:	2101      	movs	r1, #1
  400698:	488c      	ldr	r0, [pc, #560]	; (4008cc <board_init+0x540>)
  40069a:	4b91      	ldr	r3, [pc, #580]	; (4008e0 <board_init+0x554>)
  40069c:	4798      	blx	r3
	ATSAME70_PIO_Slow_Clock_Divider(BUTTON_MULTIPLEXER_TASTER_PORT, 1);                         //32kHz slow clock divider
  40069e:	2101      	movs	r1, #1
  4006a0:	488a      	ldr	r0, [pc, #552]	; (4008cc <board_init+0x540>)
  4006a2:	4b90      	ldr	r3, [pc, #576]	; (4008e4 <board_init+0x558>)
  4006a4:	4798      	blx	r3
	ATSAME70_PIO_Slow_Clock_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);   //enable debouncing filter
  4006a6:	2101      	movs	r1, #1
  4006a8:	4888      	ldr	r0, [pc, #544]	; (4008cc <board_init+0x540>)
  4006aa:	4b8f      	ldr	r3, [pc, #572]	; (4008e8 <board_init+0x55c>)
  4006ac:	4798      	blx	r3
	
	ATSAME70_PIO_CfgOutput(ENCODER_RESET_PORT,ENCODER_RESET);
  4006ae:	2104      	movs	r1, #4
  4006b0:	4884      	ldr	r0, [pc, #528]	; (4008c4 <board_init+0x538>)
  4006b2:	4b83      	ldr	r3, [pc, #524]	; (4008c0 <board_init+0x534>)
  4006b4:	4798      	blx	r3
	ATSAME70_PIO_SetOutput(ENCODER_RESET_PORT,ENCODER_RESET);   //reset Encoder FFs
  4006b6:	2104      	movs	r1, #4
  4006b8:	4882      	ldr	r0, [pc, #520]	; (4008c4 <board_init+0x538>)
  4006ba:	4b8c      	ldr	r3, [pc, #560]	; (4008ec <board_init+0x560>)
  4006bc:	4798      	blx	r3

	//TWI (I2C) Interface
	ATSAME70_PIO_CfgPeriph(TWD_PORT,TWD,TWD_PERIPHERAL);
  4006be:	2200      	movs	r2, #0
  4006c0:	2108      	movs	r1, #8
  4006c2:	487c      	ldr	r0, [pc, #496]	; (4008b4 <board_init+0x528>)
  4006c4:	4b7d      	ldr	r3, [pc, #500]	; (4008bc <board_init+0x530>)
  4006c6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(TWCK_PORT,TWCK,TWCK_PERIPHERAL);
  4006c8:	2200      	movs	r2, #0
  4006ca:	2110      	movs	r1, #16
  4006cc:	4879      	ldr	r0, [pc, #484]	; (4008b4 <board_init+0x528>)
  4006ce:	4b7b      	ldr	r3, [pc, #492]	; (4008bc <board_init+0x530>)
  4006d0:	4798      	blx	r3

	//SPI Interface
	
	//ATSAME70_PIO_CfgOutput(ATSAME70_BASE_PIOB,PIO_PB2);
	AFEC0->AFEC_CHDR = ADC_INPUT5;  //for CS0; ADC_INPUT5 is alternate function
  4006d2:	4b87      	ldr	r3, [pc, #540]	; (4008f0 <board_init+0x564>)
  4006d4:	2204      	movs	r2, #4
  4006d6:	619a      	str	r2, [r3, #24]
	
	
	ATSAME70_PIO_CfgPeriph(SPI_CS0_PORT,SPI_CS0,SPI_CS0_PERIPHERAL);
  4006d8:	2203      	movs	r2, #3
  4006da:	2104      	movs	r1, #4
  4006dc:	487b      	ldr	r0, [pc, #492]	; (4008cc <board_init+0x540>)
  4006de:	4b77      	ldr	r3, [pc, #476]	; (4008bc <board_init+0x530>)
  4006e0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPI_CS1_PORT,SPI_CS1,SPI_CS1_PERIPHERAL);
  4006e2:	2200      	movs	r2, #0
  4006e4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4006e8:	4872      	ldr	r0, [pc, #456]	; (4008b4 <board_init+0x528>)
  4006ea:	4b74      	ldr	r3, [pc, #464]	; (4008bc <board_init+0x530>)
  4006ec:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPI_CS3_PORT,SPI_CS3,SPI_CS3_PERIPHERAL);
  4006ee:	2201      	movs	r2, #1
  4006f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006f4:	4873      	ldr	r0, [pc, #460]	; (4008c4 <board_init+0x538>)
  4006f6:	4b71      	ldr	r3, [pc, #452]	; (4008bc <board_init+0x530>)
  4006f8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPCK_PORT,SPCK,SPCK_PERIPHERAL);
  4006fa:	2201      	movs	r2, #1
  4006fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400700:	4870      	ldr	r0, [pc, #448]	; (4008c4 <board_init+0x538>)
  400702:	4b6e      	ldr	r3, [pc, #440]	; (4008bc <board_init+0x530>)
  400704:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(MISO_PORT,MISO,MISO_PERIPHERAL);
  400706:	2201      	movs	r2, #1
  400708:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40070c:	486d      	ldr	r0, [pc, #436]	; (4008c4 <board_init+0x538>)
  40070e:	4b6b      	ldr	r3, [pc, #428]	; (4008bc <board_init+0x530>)
  400710:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(MOSI_PORT,MOSI,MOSI_PERIPHERAL);
  400712:	2201      	movs	r2, #1
  400714:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400718:	486a      	ldr	r0, [pc, #424]	; (4008c4 <board_init+0x538>)
  40071a:	4b68      	ldr	r3, [pc, #416]	; (4008bc <board_init+0x530>)
  40071c:	4798      	blx	r3
	
	
	//SPI Interface I/O Pins
	ATSAME70_PIO_CfgOutput(EN_SPI_PORT,EN_SPI);
  40071e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400722:	4869      	ldr	r0, [pc, #420]	; (4008c8 <board_init+0x53c>)
  400724:	4b66      	ldr	r3, [pc, #408]	; (4008c0 <board_init+0x534>)
  400726:	4798      	blx	r3

	//JTAG Interface: no init!
	
	//DEBUG RS232 (print) Interface
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  400728:	2200      	movs	r2, #0
  40072a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40072e:	4861      	ldr	r0, [pc, #388]	; (4008b4 <board_init+0x528>)
  400730:	4b62      	ldr	r3, [pc, #392]	; (4008bc <board_init+0x530>)
  400732:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  400734:	2200      	movs	r2, #0
  400736:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40073a:	485e      	ldr	r0, [pc, #376]	; (4008b4 <board_init+0x528>)
  40073c:	4b5f      	ldr	r3, [pc, #380]	; (4008bc <board_init+0x530>)
  40073e:	4798      	blx	r3

	//Interrupt Inputs I/O Pins
	ATSAME70_PIO_CfgInput (SENSOR_INT_PORT,SENSOR_INT);
  400740:	f44f 7100 	mov.w	r1, #512	; 0x200
  400744:	485f      	ldr	r0, [pc, #380]	; (4008c4 <board_init+0x538>)
  400746:	4b62      	ldr	r3, [pc, #392]	; (4008d0 <board_init+0x544>)
  400748:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(SENSOR_INT_PORT,SENSOR_INT);
  40074a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40074e:	485d      	ldr	r0, [pc, #372]	; (4008c4 <board_init+0x538>)
  400750:	4b60      	ldr	r3, [pc, #384]	; (4008d4 <board_init+0x548>)
  400752:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (RADIO_INT_PORT,RADIO_INT);
  400754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400758:	4856      	ldr	r0, [pc, #344]	; (4008b4 <board_init+0x528>)
  40075a:	4b5d      	ldr	r3, [pc, #372]	; (4008d0 <board_init+0x544>)
  40075c:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(RADIO_INT_PORT,RADIO_INT);
  40075e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400762:	4854      	ldr	r0, [pc, #336]	; (4008b4 <board_init+0x528>)
  400764:	4b5b      	ldr	r3, [pc, #364]	; (4008d4 <board_init+0x548>)
  400766:	4798      	blx	r3
	
	//Inputs/Outputs Connector I/O Pins: Input Configuration
	ATSAME70_PIO_CfgInput (PIO00_PORT,PIO00);
  400768:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40076c:	4851      	ldr	r0, [pc, #324]	; (4008b4 <board_init+0x528>)
  40076e:	4b58      	ldr	r3, [pc, #352]	; (4008d0 <board_init+0x544>)
  400770:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO01_PORT,PIO01);
  400772:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400776:	484f      	ldr	r0, [pc, #316]	; (4008b4 <board_init+0x528>)
  400778:	4b55      	ldr	r3, [pc, #340]	; (4008d0 <board_init+0x544>)
  40077a:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO02_PORT,PIO02);
  40077c:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400780:	484c      	ldr	r0, [pc, #304]	; (4008b4 <board_init+0x528>)
  400782:	4b53      	ldr	r3, [pc, #332]	; (4008d0 <board_init+0x544>)
  400784:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO03_PORT,PIO03);
  400786:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40078a:	484a      	ldr	r0, [pc, #296]	; (4008b4 <board_init+0x528>)
  40078c:	4b50      	ldr	r3, [pc, #320]	; (4008d0 <board_init+0x544>)
  40078e:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO04_PORT,PIO04);
  400790:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400794:	484b      	ldr	r0, [pc, #300]	; (4008c4 <board_init+0x538>)
  400796:	4b4e      	ldr	r3, [pc, #312]	; (4008d0 <board_init+0x544>)
  400798:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO05_PORT,PIO05);
  40079a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40079e:	4845      	ldr	r0, [pc, #276]	; (4008b4 <board_init+0x528>)
  4007a0:	4b4b      	ldr	r3, [pc, #300]	; (4008d0 <board_init+0x544>)
  4007a2:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO06_PORT,PIO06);
  4007a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4007a8:	4842      	ldr	r0, [pc, #264]	; (4008b4 <board_init+0x528>)
  4007aa:	4b49      	ldr	r3, [pc, #292]	; (4008d0 <board_init+0x544>)
  4007ac:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO07_PORT,PIO07);
  4007ae:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4007b2:	4844      	ldr	r0, [pc, #272]	; (4008c4 <board_init+0x538>)
  4007b4:	4b46      	ldr	r3, [pc, #280]	; (4008d0 <board_init+0x544>)
  4007b6:	4798      	blx	r3
	
	ATSAME70_PIO_CfgOutput(PIO06_PORT,PIO06);
  4007b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4007bc:	483d      	ldr	r0, [pc, #244]	; (4008b4 <board_init+0x528>)
  4007be:	4b40      	ldr	r3, [pc, #256]	; (4008c0 <board_init+0x534>)
  4007c0:	4798      	blx	r3
	//USB Interface Inputs I/O Pins: Indicator for USB Connection
	ATSAME70_PIO_CfgInput ( USB_POWER_PORT,USB_POWER);
  4007c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007c6:	483b      	ldr	r0, [pc, #236]	; (4008b4 <board_init+0x528>)
  4007c8:	4b41      	ldr	r3, [pc, #260]	; (4008d0 <board_init+0x544>)
  4007ca:	4798      	blx	r3
	
	//USB Interface Inputs I/O Pins: Board Power from USB-Connector (FTDI USB Connector)
	ATSAME70_PIO_CfgInput ( USB_ON_5V_PORT,USB_ON_5V);
  4007cc:	2180      	movs	r1, #128	; 0x80
  4007ce:	483d      	ldr	r0, [pc, #244]	; (4008c4 <board_init+0x538>)
  4007d0:	4b3f      	ldr	r3, [pc, #252]	; (4008d0 <board_init+0x544>)
  4007d2:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(USB_ON_5V_PORT,USB_ON_5V);
  4007d4:	2180      	movs	r1, #128	; 0x80
  4007d6:	483b      	ldr	r0, [pc, #236]	; (4008c4 <board_init+0x538>)
  4007d8:	4b46      	ldr	r3, [pc, #280]	; (4008f4 <board_init+0x568>)
  4007da:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(USB_ON_5V_PORT,USB_ON_5V);
  4007dc:	2180      	movs	r1, #128	; 0x80
  4007de:	4839      	ldr	r0, [pc, #228]	; (4008c4 <board_init+0x538>)
  4007e0:	4b35      	ldr	r3, [pc, #212]	; (4008b8 <board_init+0x52c>)
  4007e2:	4798      	blx	r3
	//IR Sensor Inputs I/O Pins
	ATSAME70_PIO_CfgInput ( IR_DATA_PORT,IR_DATA	);
  4007e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4007e8:	4832      	ldr	r0, [pc, #200]	; (4008b4 <board_init+0x528>)
  4007ea:	4b39      	ldr	r3, [pc, #228]	; (4008d0 <board_init+0x544>)
  4007ec:	4798      	blx	r3

	//WLAN RS232  Interface
	ATSAME70_PIO_CfgPeriph( WLAN_TX_PORT, WLAN_TX,WLAN_TX_PERIPHERAL);
  4007ee:	2202      	movs	r2, #2
  4007f0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4007f4:	4833      	ldr	r0, [pc, #204]	; (4008c4 <board_init+0x538>)
  4007f6:	4b31      	ldr	r3, [pc, #196]	; (4008bc <board_init+0x530>)
  4007f8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph( WLAN_RX_PORT, WLAN_RX,WLAN_RX_PERIPHERAL);
  4007fa:	2202      	movs	r2, #2
  4007fc:	2108      	movs	r1, #8
  4007fe:	4831      	ldr	r0, [pc, #196]	; (4008c4 <board_init+0x538>)
  400800:	4b2e      	ldr	r3, [pc, #184]	; (4008bc <board_init+0x530>)
  400802:	4798      	blx	r3

	//WLAN I/O Pins
	ATSAME70_PIO_CfgOutput(WLAN_WAKEPUP_PORT,WLAN_WAKEPUP);
  400804:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400808:	482e      	ldr	r0, [pc, #184]	; (4008c4 <board_init+0x538>)
  40080a:	4b2d      	ldr	r3, [pc, #180]	; (4008c0 <board_init+0x534>)
  40080c:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(WLAN_EN_PORT,WLAN_EN);
  40080e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400812:	482c      	ldr	r0, [pc, #176]	; (4008c4 <board_init+0x538>)
  400814:	4b2a      	ldr	r3, [pc, #168]	; (4008c0 <board_init+0x534>)
  400816:	4798      	blx	r3
	//ATSAME70_PIO_ClearOutput(WLAN_EN_PORT,WLAN_EN);
	ATSAME70_PIO_SetOutput(WLAN_EN_PORT,WLAN_EN);
  400818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40081c:	4829      	ldr	r0, [pc, #164]	; (4008c4 <board_init+0x538>)
  40081e:	4b33      	ldr	r3, [pc, #204]	; (4008ec <board_init+0x560>)
  400820:	4798      	blx	r3
	//GPS RS232  Interface
	ATSAME70_PIO_CfgPeriph(GPS_RX_PORT,GPS_RX,GPS_RX_PERIPHERAL);
  400822:	2200      	movs	r2, #0
  400824:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400828:	4826      	ldr	r0, [pc, #152]	; (4008c4 <board_init+0x538>)
  40082a:	4b24      	ldr	r3, [pc, #144]	; (4008bc <board_init+0x530>)
  40082c:	4798      	blx	r3
	#ifdef GPS_TX_ACITVE 
	ATSAME70_PIO_CfgPeriph(GPS_TX_PORT,GPS_TX,GPS_TX_PERIPHERAL);
  40082e:	2201      	movs	r2, #1
  400830:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400834:	4823      	ldr	r0, [pc, #140]	; (4008c4 <board_init+0x538>)
  400836:	4b21      	ldr	r3, [pc, #132]	; (4008bc <board_init+0x530>)
  400838:	4798      	blx	r3
	#endif
	//ATSAME70_PIO_CfgInput(GPS_RX_PORT,GPS_RX);

   //MP3-Decoder (VS1053) I/O Pins
   	ATSAME70_PIO_CfgInput (MP3_DREQ_PORT,MP3_DREQ);
  40083a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40083e:	4822      	ldr	r0, [pc, #136]	; (4008c8 <board_init+0x53c>)
  400840:	4b23      	ldr	r3, [pc, #140]	; (4008d0 <board_init+0x544>)
  400842:	4798      	blx	r3
	#define DEFMSTR_TYPE_LAST    1
	//LED I/O Pins
	MATRIX->CCFG_SYSIO = CCFG_SYSIO_SYSIO5;
  400844:	4b2c      	ldr	r3, [pc, #176]	; (4008f8 <board_init+0x56c>)
  400846:	2220      	movs	r2, #32
  400848:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	MATRIX->MATRIX_SCFG[0] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal SRAM IF0
  40084c:	4b2a      	ldr	r3, [pc, #168]	; (4008f8 <board_init+0x56c>)
  40084e:	4a2b      	ldr	r2, [pc, #172]	; (4008fc <board_init+0x570>)
  400850:	641a      	str	r2, [r3, #64]	; 0x40
	MATRIX->MATRIX_SCFG[1] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal SRAM IF1
  400852:	4b29      	ldr	r3, [pc, #164]	; (4008f8 <board_init+0x56c>)
  400854:	4a29      	ldr	r2, [pc, #164]	; (4008fc <board_init+0x570>)
  400856:	645a      	str	r2, [r3, #68]	; 0x44
	MATRIX->MATRIX_SCFG[2] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal ROM
  400858:	4b27      	ldr	r3, [pc, #156]	; (4008f8 <board_init+0x56c>)
  40085a:	4a28      	ldr	r2, [pc, #160]	; (4008fc <board_init+0x570>)
  40085c:	649a      	str	r2, [r3, #72]	; 0x48
	MATRIX->MATRIX_SCFG[3] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal FLASH
  40085e:	4b26      	ldr	r3, [pc, #152]	; (4008f8 <board_init+0x56c>)
  400860:	4a26      	ldr	r2, [pc, #152]	; (4008fc <board_init+0x570>)
  400862:	64da      	str	r2, [r3, #76]	; 0x4c
	MATRIX->MATRIX_SCFG[4] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //USB HS Dual Port RAM
  400864:	4b24      	ldr	r3, [pc, #144]	; (4008f8 <board_init+0x56c>)
  400866:	4a25      	ldr	r2, [pc, #148]	; (4008fc <board_init+0x570>)
  400868:	651a      	str	r2, [r3, #80]	; 0x50
	MATRIX->MATRIX_SCFG[5] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //EBI
  40086a:	4b23      	ldr	r3, [pc, #140]	; (4008f8 <board_init+0x56c>)
  40086c:	4a23      	ldr	r2, [pc, #140]	; (4008fc <board_init+0x570>)
  40086e:	655a      	str	r2, [r3, #84]	; 0x54
	MATRIX->MATRIX_SCFG[6] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //QSPI
  400870:	4b21      	ldr	r3, [pc, #132]	; (4008f8 <board_init+0x56c>)
  400872:	4a22      	ldr	r2, [pc, #136]	; (4008fc <board_init+0x570>)
  400874:	659a      	str	r2, [r3, #88]	; 0x58
	MATRIX->MATRIX_SCFG[7] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //peripheral bridge
  400876:	4b20      	ldr	r3, [pc, #128]	; (4008f8 <board_init+0x56c>)
  400878:	4a20      	ldr	r2, [pc, #128]	; (4008fc <board_init+0x570>)
  40087a:	65da      	str	r2, [r3, #92]	; 0x5c
	MATRIX->MATRIX_SCFG[8] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //Cortex AHB Slave
  40087c:	4b1e      	ldr	r3, [pc, #120]	; (4008f8 <board_init+0x56c>)
  40087e:	4a1f      	ldr	r2, [pc, #124]	; (4008fc <board_init+0x570>)
  400880:	661a      	str	r2, [r3, #96]	; 0x60
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  400882:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400886:	4810      	ldr	r0, [pc, #64]	; (4008c8 <board_init+0x53c>)
  400888:	4b0d      	ldr	r3, [pc, #52]	; (4008c0 <board_init+0x534>)
  40088a:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED1_PORT,LED1);
  40088c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400890:	480d      	ldr	r0, [pc, #52]	; (4008c8 <board_init+0x53c>)
  400892:	4b0b      	ldr	r3, [pc, #44]	; (4008c0 <board_init+0x534>)
  400894:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED2_PORT,LED2); //TDO Output!!!  periphal alternate
  400896:	2120      	movs	r1, #32
  400898:	480c      	ldr	r0, [pc, #48]	; (4008cc <board_init+0x540>)
  40089a:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <board_init+0x534>)
  40089c:	4798      	blx	r3

	//Connector RS232 Interface
	ATSAME70_PIO_CfgPeriph(RXD1_PORT,RXD1,RXD1_PERIPHERAL);
  40089e:	2200      	movs	r2, #0
  4008a0:	2120      	movs	r1, #32
  4008a2:	4804      	ldr	r0, [pc, #16]	; (4008b4 <board_init+0x528>)
  4008a4:	4b05      	ldr	r3, [pc, #20]	; (4008bc <board_init+0x530>)
  4008a6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(TXD1_PORT,TXD1,TXD1_PERIPHERAL);
  4008a8:	2200      	movs	r2, #0
  4008aa:	2140      	movs	r1, #64	; 0x40
  4008ac:	4801      	ldr	r0, [pc, #4]	; (4008b4 <board_init+0x528>)
  4008ae:	4b03      	ldr	r3, [pc, #12]	; (4008bc <board_init+0x530>)
  4008b0:	4798      	blx	r3
  4008b2:	e025      	b.n	400900 <board_init+0x574>
  4008b4:	400e0e00 	.word	0x400e0e00
  4008b8:	0040023d 	.word	0x0040023d
  4008bc:	004002e1 	.word	0x004002e1
  4008c0:	004001ad 	.word	0x004001ad
  4008c4:	400e1400 	.word	0x400e1400
  4008c8:	400e1200 	.word	0x400e1200
  4008cc:	400e1000 	.word	0x400e1000
  4008d0:	004001cd 	.word	0x004001cd
  4008d4:	00400223 	.word	0x00400223
  4008d8:	004002a9 	.word	0x004002a9
  4008dc:	004002c5 	.word	0x004002c5
  4008e0:	0040028f 	.word	0x0040028f
  4008e4:	00400257 	.word	0x00400257
  4008e8:	00400273 	.word	0x00400273
  4008ec:	004001ed 	.word	0x004001ed
  4008f0:	4003c000 	.word	0x4003c000
  4008f4:	00400207 	.word	0x00400207
  4008f8:	40088000 	.word	0x40088000
  4008fc:	00010002 	.word	0x00010002

    //ADC Interface: Channel Enable Register 
    ANALOG_INPUT0_AFEC->AFEC_CHER = (ANALOG_INPUT0_AFEC->AFEC_CHER) | ANALOG_INPUT0_CHANNEL;
  400900:	4a1b      	ldr	r2, [pc, #108]	; (400970 <board_init+0x5e4>)
  400902:	4b1b      	ldr	r3, [pc, #108]	; (400970 <board_init+0x5e4>)
  400904:	695b      	ldr	r3, [r3, #20]
  400906:	f043 0301 	orr.w	r3, r3, #1
  40090a:	6153      	str	r3, [r2, #20]
    ANALOG_INPUT1_AFEC->AFEC_CHER = (ANALOG_INPUT0_AFEC->AFEC_CHER) | ANALOG_INPUT1_CHANNEL;
  40090c:	4a19      	ldr	r2, [pc, #100]	; (400974 <board_init+0x5e8>)
  40090e:	4b18      	ldr	r3, [pc, #96]	; (400970 <board_init+0x5e4>)
  400910:	695b      	ldr	r3, [r3, #20]
  400912:	f043 0301 	orr.w	r3, r3, #1
  400916:	6153      	str	r3, [r2, #20]
    ADC_INPUT2_AFEC->AFEC_CHER = (ADC_INPUT2_AFEC->AFEC_CHER) |  ADC_INPUT2;
  400918:	4a15      	ldr	r2, [pc, #84]	; (400970 <board_init+0x5e4>)
  40091a:	4b15      	ldr	r3, [pc, #84]	; (400970 <board_init+0x5e4>)
  40091c:	695b      	ldr	r3, [r3, #20]
  40091e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400922:	6153      	str	r3, [r2, #20]
    ADC_INPUT3_AFEC->AFEC_CHER = (ADC_INPUT3_AFEC->AFEC_CHER) |  ADC_INPUT3;
  400924:	4a12      	ldr	r2, [pc, #72]	; (400970 <board_init+0x5e4>)
  400926:	4b12      	ldr	r3, [pc, #72]	; (400970 <board_init+0x5e4>)
  400928:	695b      	ldr	r3, [r3, #20]
  40092a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40092e:	6153      	str	r3, [r2, #20]
    ADC_INPUT4_AFEC->AFEC_CHER = (ADC_INPUT4_AFEC->AFEC_CHER) |  ADC_INPUT4;
  400930:	4a0f      	ldr	r2, [pc, #60]	; (400970 <board_init+0x5e4>)
  400932:	4b0f      	ldr	r3, [pc, #60]	; (400970 <board_init+0x5e4>)
  400934:	695b      	ldr	r3, [r3, #20]
  400936:	f043 0302 	orr.w	r3, r3, #2
  40093a:	6153      	str	r3, [r2, #20]
    ADC_INPUT5_AFEC->AFEC_CHER = (ADC_INPUT5_AFEC->AFEC_CHER) |  ADC_INPUT5;
  40093c:	4a0c      	ldr	r2, [pc, #48]	; (400970 <board_init+0x5e4>)
  40093e:	4b0c      	ldr	r3, [pc, #48]	; (400970 <board_init+0x5e4>)
  400940:	695b      	ldr	r3, [r3, #20]
  400942:	f043 0304 	orr.w	r3, r3, #4
  400946:	6153      	str	r3, [r2, #20]
    ADC_INPUT_1_2V_AFEC->AFEC_CHER = (ADC_INPUT_1_2V_AFEC->AFEC_CHER) | ADC_INPUT_1_2V;
  400948:	4a0a      	ldr	r2, [pc, #40]	; (400974 <board_init+0x5e8>)
  40094a:	4b0a      	ldr	r3, [pc, #40]	; (400974 <board_init+0x5e8>)
  40094c:	695b      	ldr	r3, [r3, #20]
  40094e:	f043 0308 	orr.w	r3, r3, #8
  400952:	6153      	str	r3, [r2, #20]
    ADC_INPUT_3_3V_AFEC->AFEC_CHER = (ADC_INPUT_3_3V_AFEC->AFEC_CHER) | ADC_INPUT_3_3V;
  400954:	4a07      	ldr	r2, [pc, #28]	; (400974 <board_init+0x5e8>)
  400956:	4b07      	ldr	r3, [pc, #28]	; (400974 <board_init+0x5e8>)
  400958:	695b      	ldr	r3, [r3, #20]
  40095a:	f043 0320 	orr.w	r3, r3, #32
  40095e:	6153      	str	r3, [r2, #20]
    ADC_INPUT_5V_AFEC->AFEC_CHER = (ADC_INPUT_5V_AFEC->AFEC_CHER) | ADC_INPUT_5V;
  400960:	4a04      	ldr	r2, [pc, #16]	; (400974 <board_init+0x5e8>)
  400962:	4b04      	ldr	r3, [pc, #16]	; (400974 <board_init+0x5e8>)
  400964:	695b      	ldr	r3, [r3, #20]
  400966:	f043 0302 	orr.w	r3, r3, #2
  40096a:	6153      	str	r3, [r2, #20]
    //ADC_INPUT_TASTER_AFEC->AFEC_CHER = (ADC_INPUT_TASTER_AFEC->AFEC_CHER) | ADC_INPUT_TASTER;
	
	//DAC Interface Channel Enable Register 
	// DACC->DACC_CHER = DAC0 | DAC1;		
}
  40096c:	bf00      	nop
  40096e:	bd80      	pop	{r7, pc}
  400970:	4003c000 	.word	0x4003c000
  400974:	40064000 	.word	0x40064000

00400978 <soft_reset>:
}



void soft_reset (void)
{
  400978:	b580      	push	{r7, lr}
  40097a:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40097c:	b672      	cpsid	i
	__disable_irq();
	RSTC->RSTC_MR = RSTC_MR_KEY_PASSWD | RSTC_MR_ERSTL(5) ;
  40097e:	4b0a      	ldr	r3, [pc, #40]	; (4009a8 <soft_reset+0x30>)
  400980:	4a0a      	ldr	r2, [pc, #40]	; (4009ac <soft_reset+0x34>)
  400982:	609a      	str	r2, [r3, #8]
	delayms(10);
  400984:	200a      	movs	r0, #10
  400986:	4b0a      	ldr	r3, [pc, #40]	; (4009b0 <soft_reset+0x38>)
  400988:	4798      	blx	r3
	RSTC->RSTC_CR = RSTC_CR_KEY_PASSWD | RSTC_CR_EXTRST;
  40098a:	4b07      	ldr	r3, [pc, #28]	; (4009a8 <soft_reset+0x30>)
  40098c:	4a09      	ldr	r2, [pc, #36]	; (4009b4 <soft_reset+0x3c>)
  40098e:	601a      	str	r2, [r3, #0]
	delayms(100);
  400990:	2064      	movs	r0, #100	; 0x64
  400992:	4b07      	ldr	r3, [pc, #28]	; (4009b0 <soft_reset+0x38>)
  400994:	4798      	blx	r3
	RSTC->RSTC_MR = RSTC_MR_KEY_PASSWD | RSTC_MR_ERSTL(5) | RSTC_MR_URSTEN;
  400996:	4b04      	ldr	r3, [pc, #16]	; (4009a8 <soft_reset+0x30>)
  400998:	4a07      	ldr	r2, [pc, #28]	; (4009b8 <soft_reset+0x40>)
  40099a:	609a      	str	r2, [r3, #8]
	delayus(10);
  40099c:	200a      	movs	r0, #10
  40099e:	4b07      	ldr	r3, [pc, #28]	; (4009bc <soft_reset+0x44>)
  4009a0:	4798      	blx	r3
  __ASM volatile ("cpsie i" : : : "memory");
  4009a2:	b662      	cpsie	i
	__enable_irq();
}
  4009a4:	bf00      	nop
  4009a6:	bd80      	pop	{r7, pc}
  4009a8:	400e1800 	.word	0x400e1800
  4009ac:	a5000500 	.word	0xa5000500
  4009b0:	00400a39 	.word	0x00400a39
  4009b4:	a5000008 	.word	0xa5000008
  4009b8:	a5000501 	.word	0xa5000501
  4009bc:	004009fd 	.word	0x004009fd

004009c0 <delay20ns>:

void delay20ns(unsigned long value)
{
  4009c0:	b480      	push	{r7}
  4009c2:	b085      	sub	sp, #20
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
	unsigned long i;
	
	i = 0;
  4009c8:	2300      	movs	r3, #0
  4009ca:	60fb      	str	r3, [r7, #12]
	
	for (i=value; i>0;i--)
  4009cc:	687b      	ldr	r3, [r7, #4]
  4009ce:	60fb      	str	r3, [r7, #12]
  4009d0:	e00b      	b.n	4009ea <delay20ns+0x2a>
	{
		asm volatile ("NOP");
  4009d2:	bf00      	nop
		asm volatile ("NOP");
  4009d4:	bf00      	nop
		asm volatile ("NOP");
  4009d6:	bf00      	nop
		asm volatile ("NOP");
  4009d8:	bf00      	nop
		asm volatile ("NOP");
  4009da:	bf00      	nop
		asm volatile ("NOP");
  4009dc:	bf00      	nop
		asm volatile ("NOP");
  4009de:	bf00      	nop
		asm volatile ("NOP");
  4009e0:	bf00      	nop
		asm volatile ("NOP");
  4009e2:	bf00      	nop
	for (i=value; i>0;i--)
  4009e4:	68fb      	ldr	r3, [r7, #12]
  4009e6:	3b01      	subs	r3, #1
  4009e8:	60fb      	str	r3, [r7, #12]
  4009ea:	68fb      	ldr	r3, [r7, #12]
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	d1f0      	bne.n	4009d2 <delay20ns+0x12>
		//asm volatile ("NOP");
	}
}
  4009f0:	bf00      	nop
  4009f2:	3714      	adds	r7, #20
  4009f4:	46bd      	mov	sp, r7
  4009f6:	bc80      	pop	{r7}
  4009f8:	4770      	bx	lr
	...

004009fc <delayus>:

uint32_t delayus_parameter = 40;

void delayus(unsigned long value)
{
  4009fc:	b580      	push	{r7, lr}
  4009fe:	b084      	sub	sp, #16
  400a00:	af00      	add	r7, sp, #0
  400a02:	6078      	str	r0, [r7, #4]
	unsigned long i;
	if (value == 0) return;
  400a04:	687b      	ldr	r3, [r7, #4]
  400a06:	2b00      	cmp	r3, #0
  400a08:	d00e      	beq.n	400a28 <delayus+0x2c>
	//i = 0;
	
	for (i=value; i>0;i--)
  400a0a:	687b      	ldr	r3, [r7, #4]
  400a0c:	60fb      	str	r3, [r7, #12]
  400a0e:	e007      	b.n	400a20 <delayus+0x24>
	{
		delay20ns(delayus_parameter);
  400a10:	4b07      	ldr	r3, [pc, #28]	; (400a30 <delayus+0x34>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	4618      	mov	r0, r3
  400a16:	4b07      	ldr	r3, [pc, #28]	; (400a34 <delayus+0x38>)
  400a18:	4798      	blx	r3
	for (i=value; i>0;i--)
  400a1a:	68fb      	ldr	r3, [r7, #12]
  400a1c:	3b01      	subs	r3, #1
  400a1e:	60fb      	str	r3, [r7, #12]
  400a20:	68fb      	ldr	r3, [r7, #12]
  400a22:	2b00      	cmp	r3, #0
  400a24:	d1f4      	bne.n	400a10 <delayus+0x14>
  400a26:	e000      	b.n	400a2a <delayus+0x2e>
	if (value == 0) return;
  400a28:	bf00      	nop
	}
}
  400a2a:	3710      	adds	r7, #16
  400a2c:	46bd      	mov	sp, r7
  400a2e:	bd80      	pop	{r7, pc}
  400a30:	20400000 	.word	0x20400000
  400a34:	004009c1 	.word	0x004009c1

00400a38 <delayms>:

void delayms(unsigned long value)
{
  400a38:	b580      	push	{r7, lr}
  400a3a:	b084      	sub	sp, #16
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	unsigned long i;
	i = 0;
  400a40:	2300      	movs	r3, #0
  400a42:	60fb      	str	r3, [r7, #12]

	for (i=value; i>0;i--)
  400a44:	687b      	ldr	r3, [r7, #4]
  400a46:	60fb      	str	r3, [r7, #12]
  400a48:	e006      	b.n	400a58 <delayms+0x20>
	{
		delayus(1000);
  400a4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  400a4e:	4b06      	ldr	r3, [pc, #24]	; (400a68 <delayms+0x30>)
  400a50:	4798      	blx	r3
	for (i=value; i>0;i--)
  400a52:	68fb      	ldr	r3, [r7, #12]
  400a54:	3b01      	subs	r3, #1
  400a56:	60fb      	str	r3, [r7, #12]
  400a58:	68fb      	ldr	r3, [r7, #12]
  400a5a:	2b00      	cmp	r3, #0
  400a5c:	d1f5      	bne.n	400a4a <delayms+0x12>
	}
}
  400a5e:	bf00      	nop
  400a60:	3710      	adds	r7, #16
  400a62:	46bd      	mov	sp, r7
  400a64:	bd80      	pop	{r7, pc}
  400a66:	bf00      	nop
  400a68:	004009fd 	.word	0x004009fd

00400a6c <PMC_EnablePeripheral>:


void PMC_EnablePeripheral(uint32_t dwId)
{
  400a6c:	b480      	push	{r7}
  400a6e:	b083      	sub	sp, #12
  400a70:	af00      	add	r7, sp, #0
  400a72:	6078      	str	r0, [r7, #4]
	//assert(dwId < 63);

	if (dwId < 32) {
  400a74:	687b      	ldr	r3, [r7, #4]
  400a76:	2b1f      	cmp	r3, #31
  400a78:	d813      	bhi.n	400aa2 <PMC_EnablePeripheral+0x36>
		if ((PMC->PMC_PCSR0 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400a7a:	4b18      	ldr	r3, [pc, #96]	; (400adc <PMC_EnablePeripheral+0x70>)
  400a7c:	699a      	ldr	r2, [r3, #24]
  400a7e:	2101      	movs	r1, #1
  400a80:	687b      	ldr	r3, [r7, #4]
  400a82:	fa01 f303 	lsl.w	r3, r1, r3
  400a86:	401a      	ands	r2, r3
  400a88:	2101      	movs	r1, #1
  400a8a:	687b      	ldr	r3, [r7, #4]
  400a8c:	fa01 f303 	lsl.w	r3, r1, r3
  400a90:	429a      	cmp	r2, r3
  400a92:	d01e      	beq.n	400ad2 <PMC_EnablePeripheral+0x66>
		/*	TRACE_DEBUG("PMC_EnablePeripheral: clock of peripheral" \
						 " %u is already enabled\n\r", (unsigned int)dwId);
		*/
		} else
			PMC->PMC_PCER0 = 1 << dwId;
  400a94:	4a11      	ldr	r2, [pc, #68]	; (400adc <PMC_EnablePeripheral+0x70>)
  400a96:	2101      	movs	r1, #1
  400a98:	687b      	ldr	r3, [r7, #4]
  400a9a:	fa01 f303 	lsl.w	r3, r1, r3
  400a9e:	6113      	str	r3, [r2, #16]
						 " %u is already enabled\n\r", (unsigned int)(dwId + 32));
		*/				 
		} else
			PMC->PMC_PCER1 = 1 << dwId;
	}
}
  400aa0:	e017      	b.n	400ad2 <PMC_EnablePeripheral+0x66>
		dwId -= 32;
  400aa2:	687b      	ldr	r3, [r7, #4]
  400aa4:	3b20      	subs	r3, #32
  400aa6:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400aa8:	4b0c      	ldr	r3, [pc, #48]	; (400adc <PMC_EnablePeripheral+0x70>)
  400aaa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400aae:	2101      	movs	r1, #1
  400ab0:	687b      	ldr	r3, [r7, #4]
  400ab2:	fa01 f303 	lsl.w	r3, r1, r3
  400ab6:	401a      	ands	r2, r3
  400ab8:	2101      	movs	r1, #1
  400aba:	687b      	ldr	r3, [r7, #4]
  400abc:	fa01 f303 	lsl.w	r3, r1, r3
  400ac0:	429a      	cmp	r2, r3
  400ac2:	d006      	beq.n	400ad2 <PMC_EnablePeripheral+0x66>
			PMC->PMC_PCER1 = 1 << dwId;
  400ac4:	4a05      	ldr	r2, [pc, #20]	; (400adc <PMC_EnablePeripheral+0x70>)
  400ac6:	2101      	movs	r1, #1
  400ac8:	687b      	ldr	r3, [r7, #4]
  400aca:	fa01 f303 	lsl.w	r3, r1, r3
  400ace:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
  400ad2:	bf00      	nop
  400ad4:	370c      	adds	r7, #12
  400ad6:	46bd      	mov	sp, r7
  400ad8:	bc80      	pop	{r7}
  400ada:	4770      	bx	lr
  400adc:	400e0600 	.word	0x400e0600

00400ae0 <SystemClkInit>:
}

#define CONFIG_USBCLK_DIV           1

 void SystemClkInit( void )
 {
  400ae0:	b480      	push	{r7}
  400ae2:	af00      	add	r7, sp, #0
	 /* Set FWS according to SYS_BOARD_MCKR configuration */
	 EFC->EEFC_FMR = EEFC_FMR_FWS(FLASH_WAIT_STATE) | EEFC_FMR_CLOE;
  400ae4:	4b28      	ldr	r3, [pc, #160]	; (400b88 <SystemClkInit+0xa8>)
  400ae6:	4a29      	ldr	r2, [pc, #164]	; (400b8c <SystemClkInit+0xac>)
  400ae8:	601a      	str	r2, [r3, #0]
	 // EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(8));
	 // TCM_ENABLE();
	

	 /* Initialize main oscillator */
	 if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )  //main oscillator register: MOSCEL = 1?
  400aea:	4b29      	ldr	r3, [pc, #164]	; (400b90 <SystemClkInit+0xb0>)
  400aec:	6a1b      	ldr	r3, [r3, #32]
  400aee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400af2:	2b00      	cmp	r3, #0
  400af4:	d109      	bne.n	400b0a <SystemClkInit+0x2a>
	 {
		 PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
  400af6:	4b26      	ldr	r3, [pc, #152]	; (400b90 <SystemClkInit+0xb0>)
  400af8:	4a26      	ldr	r2, [pc, #152]	; (400b94 <SystemClkInit+0xb4>)
  400afa:	621a      	str	r2, [r3, #32]
		//Key + start-up time + RC-oszillator enable + crystal oszillator enable (12MHz)
		 while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )  //crystal oszillator stabilized?
  400afc:	bf00      	nop
  400afe:	4b24      	ldr	r3, [pc, #144]	; (400b90 <SystemClkInit+0xb0>)
  400b00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b02:	f003 0301 	and.w	r3, r3, #1
  400b06:	2b00      	cmp	r3, #0
  400b08:	d0f9      	beq.n	400afe <SystemClkInit+0x1e>
		 {  ;  }
	 }

	 // Switch to 3-20MHz Xtal oscillator: PMC Clock Generator Main Oscillator Register
	 PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
  400b0a:	4b21      	ldr	r3, [pc, #132]	; (400b90 <SystemClkInit+0xb0>)
  400b0c:	4a22      	ldr	r2, [pc, #136]	; (400b98 <SystemClkInit+0xb8>)
  400b0e:	621a      	str	r2, [r3, #32]
	//Key + start-up time + RC-oszillator enable + crystal oszillator enable (12MHz) + select crystal oszillator
	 while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )  //crystal oszillator selection done?
  400b10:	bf00      	nop
  400b12:	4b1f      	ldr	r3, [pc, #124]	; (400b90 <SystemClkInit+0xb0>)
  400b14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d0f9      	beq.n	400b12 <SystemClkInit+0x32>
	//master clock register: select main clock
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) ) //master clock ready?
	 {  ;   }
*/
	 /* Initialize PLLA */
	 PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
  400b1e:	4b1c      	ldr	r3, [pc, #112]	; (400b90 <SystemClkInit+0xb0>)
  400b20:	4a1e      	ldr	r2, [pc, #120]	; (400b9c <SystemClkInit+0xbc>)
  400b22:	629a      	str	r2, [r3, #40]	; 0x28
	 while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )  //PLL A is locked?
  400b24:	bf00      	nop
  400b26:	4b1a      	ldr	r3, [pc, #104]	; (400b90 <SystemClkInit+0xb0>)
  400b28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2a:	f003 0302 	and.w	r3, r3, #2
  400b2e:	2b00      	cmp	r3, #0
  400b30:	d0f9      	beq.n	400b26 <SystemClkInit+0x46>
	 {  ;   }

	 // Switch to main clock 
	 PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;  //select PLL A clock -> master clock
  400b32:	4b17      	ldr	r3, [pc, #92]	; (400b90 <SystemClkInit+0xb0>)
  400b34:	f240 1211 	movw	r2, #273	; 0x111
  400b38:	631a      	str	r2, [r3, #48]	; 0x30
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )  //master clock ready?
  400b3a:	bf00      	nop
  400b3c:	4b14      	ldr	r3, [pc, #80]	; (400b90 <SystemClkInit+0xb0>)
  400b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b40:	f003 0308 	and.w	r3, r3, #8
  400b44:	2b00      	cmp	r3, #0
  400b46:	d0f9      	beq.n	400b3c <SystemClkInit+0x5c>
	 {   ;  }

	 //Switch to PLLA: Prescaler 1:2; Master clock prescaler 1:2; PLLA_CLK = 600MHz; Processor CLK: 600MHz/Prescaler = 300MHz; Master CLK = Processor CLK/Master clock prescaler = 150MHz
	 PMC->PMC_MCKR = SYS_BOARD_MCKR;   //SYS_BOARD_MCKR: (PMC_MCKR_PRES_CLK_2 | PMC_MCKR_CSS_PLLA_CLK | PMC_MCKR_MDIV(PMC_MCKR_MDIV_PCK_DIV2_Val))
  400b48:	4b11      	ldr	r3, [pc, #68]	; (400b90 <SystemClkInit+0xb0>)
  400b4a:	f44f 7289 	mov.w	r2, #274	; 0x112
  400b4e:	631a      	str	r2, [r3, #48]	; 0x30
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )  //master clock ready?
  400b50:	bf00      	nop
  400b52:	4b0f      	ldr	r3, [pc, #60]	; (400b90 <SystemClkInit+0xb0>)
  400b54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b56:	f003 0308 	and.w	r3, r3, #8
  400b5a:	2b00      	cmp	r3, #0
  400b5c:	d0f9      	beq.n	400b52 <SystemClkInit+0x72>
	 {   ;  }


	//USB clock enable
	PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN;
  400b5e:	4b0c      	ldr	r3, [pc, #48]	; (400b90 <SystemClkInit+0xb0>)
  400b60:	f44f 1244 	mov.w	r2, #3211264	; 0x310000
  400b64:	61da      	str	r2, [r3, #28]

	// Wait UTMI PLL Lock Status 
	while (!(PMC->PMC_SR & PMC_SR_LOCKU));
  400b66:	bf00      	nop
  400b68:	4b09      	ldr	r3, [pc, #36]	; (400b90 <SystemClkInit+0xb0>)
  400b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400b70:	2b00      	cmp	r3, #0
  400b72:	d0f9      	beq.n	400b68 <SystemClkInit+0x88>
	
	PMC->PMC_USB = PMC_USB_USBS | PMC_USB_USBDIV(CONFIG_USBCLK_DIV - 1);  //select UPLL input + DIV = 1
  400b74:	4b06      	ldr	r3, [pc, #24]	; (400b90 <SystemClkInit+0xb0>)
  400b76:	2201      	movs	r2, #1
  400b78:	639a      	str	r2, [r3, #56]	; 0x38
	PMC->PMC_SCER = PMC_SCER_USBCLK;
  400b7a:	4b05      	ldr	r3, [pc, #20]	; (400b90 <SystemClkInit+0xb0>)
  400b7c:	2220      	movs	r2, #32
  400b7e:	601a      	str	r2, [r3, #0]
 }
  400b80:	bf00      	nop
  400b82:	46bd      	mov	sp, r7
  400b84:	bc80      	pop	{r7}
  400b86:	4770      	bx	lr
  400b88:	400e0c00 	.word	0x400e0c00
  400b8c:	04000700 	.word	0x04000700
  400b90:	400e0600 	.word	0x400e0600
  400b94:	00370809 	.word	0x00370809
  400b98:	01370809 	.word	0x01370809
  400b9c:	20313f01 	.word	0x20313f01

00400ba0 <reset_cycle_cnt>:
#define DWT_LSR_Present_Msk			ITM_LSR_Present_Msk
#define DWT_LSR_Access_Msk			ITM_LSR_Access_Msk
#define DWT_LAR_KEY					0xC5ACCE55

void reset_cycle_cnt (void)
{
  400ba0:	b480      	push	{r7}
  400ba2:	af00      	add	r7, sp, #0
	if (DWT->CTRL !=0)
  400ba4:	4b09      	ldr	r3, [pc, #36]	; (400bcc <reset_cycle_cnt+0x2c>)
  400ba6:	681b      	ldr	r3, [r3, #0]
  400ba8:	2b00      	cmp	r3, #0
  400baa:	d00b      	beq.n	400bc4 <reset_cycle_cnt+0x24>
	{
		//printf("cycle counter available %lx\n",DWT->CTRL);
		CoreDebug->DEMCR   |= (1 <<24);
  400bac:	4a08      	ldr	r2, [pc, #32]	; (400bd0 <reset_cycle_cnt+0x30>)
  400bae:	4b08      	ldr	r3, [pc, #32]	; (400bd0 <reset_cycle_cnt+0x30>)
  400bb0:	68db      	ldr	r3, [r3, #12]
  400bb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400bb6:	60d3      	str	r3, [r2, #12]
		DWT->CYCCNT = 0;
  400bb8:	4b04      	ldr	r3, [pc, #16]	; (400bcc <reset_cycle_cnt+0x2c>)
  400bba:	2200      	movs	r2, #0
  400bbc:	605a      	str	r2, [r3, #4]
		DWT->CTRL = 0;
  400bbe:	4b03      	ldr	r3, [pc, #12]	; (400bcc <reset_cycle_cnt+0x2c>)
  400bc0:	2200      	movs	r2, #0
  400bc2:	601a      	str	r2, [r3, #0]
	}
}
  400bc4:	bf00      	nop
  400bc6:	46bd      	mov	sp, r7
  400bc8:	bc80      	pop	{r7}
  400bca:	4770      	bx	lr
  400bcc:	e0001000 	.word	0xe0001000
  400bd0:	e000edf0 	.word	0xe000edf0

00400bd4 <start_cycle_cnt>:

inline void start_cycle_cnt(void)
{
  400bd4:	b480      	push	{r7}
  400bd6:	af00      	add	r7, sp, #0
	DWT->CTRL |= 0x00000001;
  400bd8:	4a04      	ldr	r2, [pc, #16]	; (400bec <start_cycle_cnt+0x18>)
  400bda:	4b04      	ldr	r3, [pc, #16]	; (400bec <start_cycle_cnt+0x18>)
  400bdc:	681b      	ldr	r3, [r3, #0]
  400bde:	f043 0301 	orr.w	r3, r3, #1
  400be2:	6013      	str	r3, [r2, #0]
}
  400be4:	bf00      	nop
  400be6:	46bd      	mov	sp, r7
  400be8:	bc80      	pop	{r7}
  400bea:	4770      	bx	lr
  400bec:	e0001000 	.word	0xe0001000

00400bf0 <stop_cycle_cnt>:

inline void stop_cycle_cnt(void)
{
  400bf0:	b480      	push	{r7}
  400bf2:	af00      	add	r7, sp, #0
	DWT->CTRL &= 0xfffffffe;
  400bf4:	4a04      	ldr	r2, [pc, #16]	; (400c08 <stop_cycle_cnt+0x18>)
  400bf6:	4b04      	ldr	r3, [pc, #16]	; (400c08 <stop_cycle_cnt+0x18>)
  400bf8:	681b      	ldr	r3, [r3, #0]
  400bfa:	f023 0301 	bic.w	r3, r3, #1
  400bfe:	6013      	str	r3, [r2, #0]
}
  400c00:	bf00      	nop
  400c02:	46bd      	mov	sp, r7
  400c04:	bc80      	pop	{r7}
  400c06:	4770      	bx	lr
  400c08:	e0001000 	.word	0xe0001000

00400c0c <get_cycle_cnt>:

uint32_t get_cycle_cnt(void)
{
  400c0c:	b480      	push	{r7}
  400c0e:	af00      	add	r7, sp, #0
	return DWT->CYCCNT;
  400c10:	4b02      	ldr	r3, [pc, #8]	; (400c1c <get_cycle_cnt+0x10>)
  400c12:	685b      	ldr	r3, [r3, #4]
}
  400c14:	4618      	mov	r0, r3
  400c16:	46bd      	mov	sp, r7
  400c18:	bc80      	pop	{r7}
  400c1a:	4770      	bx	lr
  400c1c:	e0001000 	.word	0xe0001000

00400c20 <dwt_access_enable>:



void dwt_access_enable (uint8_t ena)
{
  400c20:	b480      	push	{r7}
  400c22:	b085      	sub	sp, #20
  400c24:	af00      	add	r7, sp, #0
  400c26:	4603      	mov	r3, r0
  400c28:	71fb      	strb	r3, [r7, #7]
	uint32_t lsr = DWT->LSR;
  400c2a:	4b15      	ldr	r3, [pc, #84]	; (400c80 <dwt_access_enable+0x60>)
  400c2c:	f8d3 3fb4 	ldr.w	r3, [r3, #4020]	; 0xfb4
  400c30:	60fb      	str	r3, [r7, #12]
	CoreDebug->DEMCR = CoreDebug->DEMCR | CoreDebug_DEMCR_TRCENA_Msk;
  400c32:	4a14      	ldr	r2, [pc, #80]	; (400c84 <dwt_access_enable+0x64>)
  400c34:	4b13      	ldr	r3, [pc, #76]	; (400c84 <dwt_access_enable+0x64>)
  400c36:	68db      	ldr	r3, [r3, #12]
  400c38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400c3c:	60d3      	str	r3, [r2, #12]
	if ((lsr & DWT_LSR_Present_Msk) != 0)
  400c3e:	68fb      	ldr	r3, [r7, #12]
  400c40:	f003 0301 	and.w	r3, r3, #1
  400c44:	2b00      	cmp	r3, #0
  400c46:	d015      	beq.n	400c74 <dwt_access_enable+0x54>
	{
		if (ena)
  400c48:	79fb      	ldrb	r3, [r7, #7]
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	d009      	beq.n	400c62 <dwt_access_enable+0x42>
		{
			if ((lsr & DWT_LSR_Access_Msk) != 0)
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	f003 0302 	and.w	r3, r3, #2
  400c54:	2b00      	cmp	r3, #0
  400c56:	d00d      	beq.n	400c74 <dwt_access_enable+0x54>
			{
				DWT->LAR = DWT_LAR_KEY;
  400c58:	4b09      	ldr	r3, [pc, #36]	; (400c80 <dwt_access_enable+0x60>)
  400c5a:	4a0b      	ldr	r2, [pc, #44]	; (400c88 <dwt_access_enable+0x68>)
  400c5c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
				DWT->LAR = 0;
			}
			
		}
	}
}
  400c60:	e008      	b.n	400c74 <dwt_access_enable+0x54>
			if ((lsr & DWT_LSR_Access_Msk) == 0)
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	f003 0302 	and.w	r3, r3, #2
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d103      	bne.n	400c74 <dwt_access_enable+0x54>
				DWT->LAR = 0;
  400c6c:	4b04      	ldr	r3, [pc, #16]	; (400c80 <dwt_access_enable+0x60>)
  400c6e:	2200      	movs	r2, #0
  400c70:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
}
  400c74:	bf00      	nop
  400c76:	3714      	adds	r7, #20
  400c78:	46bd      	mov	sp, r7
  400c7a:	bc80      	pop	{r7}
  400c7c:	4770      	bx	lr
  400c7e:	bf00      	nop
  400c80:	e0001000 	.word	0xe0001000
  400c84:	e000edf0 	.word	0xe000edf0
  400c88:	c5acce55 	.word	0xc5acce55

00400c8c <calibrate_delayus>:

//calibrate delayus_parameter
void calibrate_delayus (void)
{
  400c8c:	b590      	push	{r4, r7, lr}
  400c8e:	b083      	sub	sp, #12
  400c90:	af00      	add	r7, sp, #0
	//int32_t cnt_100us = 0;
	uint16_t i;
	dwt_access_enable(true);
  400c92:	2001      	movs	r0, #1
  400c94:	4b1f      	ldr	r3, [pc, #124]	; (400d14 <calibrate_delayus+0x88>)
  400c96:	4798      	blx	r3
	reset_cycle_cnt();
  400c98:	4b1f      	ldr	r3, [pc, #124]	; (400d18 <calibrate_delayus+0x8c>)
  400c9a:	4798      	blx	r3
	start_cycle_cnt();	
  400c9c:	4b1f      	ldr	r3, [pc, #124]	; (400d1c <calibrate_delayus+0x90>)
  400c9e:	4798      	blx	r3
	for (i=100; i>0;i--)
  400ca0:	2364      	movs	r3, #100	; 0x64
  400ca2:	80fb      	strh	r3, [r7, #6]
  400ca4:	e007      	b.n	400cb6 <calibrate_delayus+0x2a>
	{
		delay20ns(delayus_parameter);
  400ca6:	4b1e      	ldr	r3, [pc, #120]	; (400d20 <calibrate_delayus+0x94>)
  400ca8:	681b      	ldr	r3, [r3, #0]
  400caa:	4618      	mov	r0, r3
  400cac:	4b1d      	ldr	r3, [pc, #116]	; (400d24 <calibrate_delayus+0x98>)
  400cae:	4798      	blx	r3
	for (i=100; i>0;i--)
  400cb0:	88fb      	ldrh	r3, [r7, #6]
  400cb2:	3b01      	subs	r3, #1
  400cb4:	80fb      	strh	r3, [r7, #6]
  400cb6:	88fb      	ldrh	r3, [r7, #6]
  400cb8:	2b00      	cmp	r3, #0
  400cba:	d1f4      	bne.n	400ca6 <calibrate_delayus+0x1a>
	}
	stop_cycle_cnt();
  400cbc:	4b1a      	ldr	r3, [pc, #104]	; (400d28 <calibrate_delayus+0x9c>)
  400cbe:	4798      	blx	r3
	//cnt_100us = get_cycle_cnt();   
	//printf("cnt 100us: %ld",cnt_100us);
	if (get_cycle_cnt() < 1000)
  400cc0:	4b1a      	ldr	r3, [pc, #104]	; (400d2c <calibrate_delayus+0xa0>)
  400cc2:	4798      	blx	r3
  400cc4:	4603      	mov	r3, r0
  400cc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400cca:	d203      	bcs.n	400cd4 <calibrate_delayus+0x48>
		delayus_parameter = 42;
  400ccc:	4b14      	ldr	r3, [pc, #80]	; (400d20 <calibrate_delayus+0x94>)
  400cce:	222a      	movs	r2, #42	; 0x2a
  400cd0:	601a      	str	r2, [r3, #0]
  400cd2:	e014      	b.n	400cfe <calibrate_delayus+0x72>
	else
	{
		delayus_parameter = (delayus_parameter * (CPU_CLK/100))/get_cycle_cnt();  //[10ms]
  400cd4:	4b12      	ldr	r3, [pc, #72]	; (400d20 <calibrate_delayus+0x94>)
  400cd6:	681b      	ldr	r3, [r3, #0]
  400cd8:	4a15      	ldr	r2, [pc, #84]	; (400d30 <calibrate_delayus+0xa4>)
  400cda:	fb02 f403 	mul.w	r4, r2, r3
  400cde:	4b13      	ldr	r3, [pc, #76]	; (400d2c <calibrate_delayus+0xa0>)
  400ce0:	4798      	blx	r3
  400ce2:	4603      	mov	r3, r0
  400ce4:	fbb4 f3f3 	udiv	r3, r4, r3
  400ce8:	4a0d      	ldr	r2, [pc, #52]	; (400d20 <calibrate_delayus+0x94>)
  400cea:	6013      	str	r3, [r2, #0]
		delayus_parameter = delayus_parameter/100 + 1;   //100us correction
  400cec:	4b0c      	ldr	r3, [pc, #48]	; (400d20 <calibrate_delayus+0x94>)
  400cee:	681b      	ldr	r3, [r3, #0]
  400cf0:	4a10      	ldr	r2, [pc, #64]	; (400d34 <calibrate_delayus+0xa8>)
  400cf2:	fba2 2303 	umull	r2, r3, r2, r3
  400cf6:	095b      	lsrs	r3, r3, #5
  400cf8:	3301      	adds	r3, #1
  400cfa:	4a09      	ldr	r2, [pc, #36]	; (400d20 <calibrate_delayus+0x94>)
  400cfc:	6013      	str	r3, [r2, #0]
	}
	printf("delayus_parameter: %ld\n",delayus_parameter);
  400cfe:	4b08      	ldr	r3, [pc, #32]	; (400d20 <calibrate_delayus+0x94>)
  400d00:	681b      	ldr	r3, [r3, #0]
  400d02:	4619      	mov	r1, r3
  400d04:	480c      	ldr	r0, [pc, #48]	; (400d38 <calibrate_delayus+0xac>)
  400d06:	4b0d      	ldr	r3, [pc, #52]	; (400d3c <calibrate_delayus+0xb0>)
  400d08:	4798      	blx	r3
}
  400d0a:	bf00      	nop
  400d0c:	370c      	adds	r7, #12
  400d0e:	46bd      	mov	sp, r7
  400d10:	bd90      	pop	{r4, r7, pc}
  400d12:	bf00      	nop
  400d14:	00400c21 	.word	0x00400c21
  400d18:	00400ba1 	.word	0x00400ba1
  400d1c:	00400bd5 	.word	0x00400bd5
  400d20:	20400000 	.word	0x20400000
  400d24:	004009c1 	.word	0x004009c1
  400d28:	00400bf1 	.word	0x00400bf1
  400d2c:	00400c0d 	.word	0x00400c0d
  400d30:	002dc6c0 	.word	0x002dc6c0
  400d34:	51eb851f 	.word	0x51eb851f
  400d38:	00408814 	.word	0x00408814
  400d3c:	00401f81 	.word	0x00401f81

00400d40 <_read_r>:
#include "..\dbgu.h"
#include "..\sdram.h"
#include "..\board_cortex7.h"

_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
  400d40:	b580      	push	{r7, lr}
  400d42:	b084      	sub	sp, #16
  400d44:	af00      	add	r7, sp, #0
  400d46:	60f8      	str	r0, [r7, #12]
  400d48:	60b9      	str	r1, [r7, #8]
  400d4a:	607a      	str	r2, [r7, #4]
  400d4c:	603b      	str	r3, [r7, #0]
	return dbgu_getc((char*)ptr);
  400d4e:	6878      	ldr	r0, [r7, #4]
  400d50:	4b03      	ldr	r3, [pc, #12]	; (400d60 <_read_r+0x20>)
  400d52:	4798      	blx	r3
  400d54:	4603      	mov	r3, r0
}
  400d56:	4618      	mov	r0, r3
  400d58:	3710      	adds	r7, #16
  400d5a:	46bd      	mov	sp, r7
  400d5c:	bd80      	pop	{r7, pc}
  400d5e:	bf00      	nop
  400d60:	00401111 	.word	0x00401111

00400d64 <_write_r>:

_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len)
{
  400d64:	b580      	push	{r7, lr}
  400d66:	b086      	sub	sp, #24
  400d68:	af00      	add	r7, sp, #0
  400d6a:	60f8      	str	r0, [r7, #12]
  400d6c:	60b9      	str	r1, [r7, #8]
  400d6e:	607a      	str	r2, [r7, #4]
  400d70:	603b      	str	r3, [r7, #0]
	size_t todo = len;
  400d72:	683b      	ldr	r3, [r7, #0]
  400d74:	617b      	str	r3, [r7, #20]
	const unsigned char *p = ptr;
  400d76:	687b      	ldr	r3, [r7, #4]
  400d78:	613b      	str	r3, [r7, #16]

	while(todo) {	
  400d7a:	e00a      	b.n	400d92 <_write_r+0x2e>
		//dbgu_putc(*p++);
		UART_PutChar(BASE_DBGU_UART, *p++);
  400d7c:	693b      	ldr	r3, [r7, #16]
  400d7e:	1c5a      	adds	r2, r3, #1
  400d80:	613a      	str	r2, [r7, #16]
  400d82:	781b      	ldrb	r3, [r3, #0]
  400d84:	4619      	mov	r1, r3
  400d86:	4807      	ldr	r0, [pc, #28]	; (400da4 <_write_r+0x40>)
  400d88:	4b07      	ldr	r3, [pc, #28]	; (400da8 <_write_r+0x44>)
  400d8a:	4798      	blx	r3
		todo--;
  400d8c:	697b      	ldr	r3, [r7, #20]
  400d8e:	3b01      	subs	r3, #1
  400d90:	617b      	str	r3, [r7, #20]
	while(todo) {	
  400d92:	697b      	ldr	r3, [r7, #20]
  400d94:	2b00      	cmp	r3, #0
  400d96:	d1f1      	bne.n	400d7c <_write_r+0x18>
    }
	
	return (_ssize_t)len;
  400d98:	683b      	ldr	r3, [r7, #0]
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	3718      	adds	r7, #24
  400d9e:	46bd      	mov	sp, r7
  400da0:	bd80      	pop	{r7, pc}
  400da2:	bf00      	nop
  400da4:	400e0800 	.word	0x400e0800
  400da8:	004010b5 	.word	0x004010b5

00400dac <_close_r>:

int _close_r(struct _reent *r, int file)
{
  400dac:	b480      	push	{r7}
  400dae:	b083      	sub	sp, #12
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	6039      	str	r1, [r7, #0]
	return 0;
  400db6:	2300      	movs	r3, #0
}
  400db8:	4618      	mov	r0, r3
  400dba:	370c      	adds	r7, #12
  400dbc:	46bd      	mov	sp, r7
  400dbe:	bc80      	pop	{r7}
  400dc0:	4770      	bx	lr

00400dc2 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int file, _off_t ptr, int dir)
{
  400dc2:	b480      	push	{r7}
  400dc4:	b085      	sub	sp, #20
  400dc6:	af00      	add	r7, sp, #0
  400dc8:	60f8      	str	r0, [r7, #12]
  400dca:	60b9      	str	r1, [r7, #8]
  400dcc:	607a      	str	r2, [r7, #4]
  400dce:	603b      	str	r3, [r7, #0]
	return (_off_t)0;
  400dd0:	2300      	movs	r3, #0
}
  400dd2:	4618      	mov	r0, r3
  400dd4:	3714      	adds	r7, #20
  400dd6:	46bd      	mov	sp, r7
  400dd8:	bc80      	pop	{r7}
  400dda:	4770      	bx	lr

00400ddc <_fstat_r>:

int _fstat_r(struct _reent *r, int file, struct stat *st)
{
  400ddc:	b480      	push	{r7}
  400dde:	b085      	sub	sp, #20
  400de0:	af00      	add	r7, sp, #0
  400de2:	60f8      	str	r0, [r7, #12]
  400de4:	60b9      	str	r1, [r7, #8]
  400de6:	607a      	str	r2, [r7, #4]
	/* character device */
	st->st_mode = S_IFCHR;
  400de8:	687b      	ldr	r3, [r7, #4]
  400dea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400dee:	605a      	str	r2, [r3, #4]
	return 0;
  400df0:	2300      	movs	r3, #0
}
  400df2:	4618      	mov	r0, r3
  400df4:	3714      	adds	r7, #20
  400df6:	46bd      	mov	sp, r7
  400df8:	bc80      	pop	{r7}
  400dfa:	4770      	bx	lr

00400dfc <_isatty>:
{
	return 1;
}

int _isatty(int file)
{
  400dfc:	b480      	push	{r7}
  400dfe:	b083      	sub	sp, #12
  400e00:	af00      	add	r7, sp, #0
  400e02:	6078      	str	r0, [r7, #4]
	return 1;
  400e04:	2301      	movs	r3, #1
}
  400e06:	4618      	mov	r0, r3
  400e08:	370c      	adds	r7, #12
  400e0a:	46bd      	mov	sp, r7
  400e0c:	bc80      	pop	{r7}
  400e0e:	4770      	bx	lr

00400e10 <check_sdram>:
#define HEAP_SIZE	(SDRAM_SIZE / 2)

extern uint32_t sdram_heap_size;

void check_sdram (void)
{
  400e10:	b480      	push	{r7}
  400e12:	b083      	sub	sp, #12
  400e14:	af00      	add	r7, sp, #0
	volatile uint32_t *pSdram = (uint32_t *) SDRAM_CS_ADDR;
  400e16:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
  400e1a:	607b      	str	r3, [r7, #4]
	*pSdram = 0;
  400e1c:	687b      	ldr	r3, [r7, #4]
  400e1e:	2200      	movs	r2, #0
  400e20:	601a      	str	r2, [r3, #0]
	if(*pSdram != 0) return;
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	681b      	ldr	r3, [r3, #0]
  400e26:	2b00      	cmp	r3, #0
  400e28:	d10c      	bne.n	400e44 <check_sdram+0x34>
	*pSdram = 0x12345678;
  400e2a:	687b      	ldr	r3, [r7, #4]
  400e2c:	4a09      	ldr	r2, [pc, #36]	; (400e54 <check_sdram+0x44>)
  400e2e:	601a      	str	r2, [r3, #0]
	if(*pSdram != 0x12345678) return;
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	681b      	ldr	r3, [r3, #0]
  400e34:	4a07      	ldr	r2, [pc, #28]	; (400e54 <check_sdram+0x44>)
  400e36:	4293      	cmp	r3, r2
  400e38:	d106      	bne.n	400e48 <check_sdram+0x38>
	sdram_heap_size = HEAP_SIZE;
  400e3a:	4b07      	ldr	r3, [pc, #28]	; (400e58 <check_sdram+0x48>)
  400e3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400e40:	601a      	str	r2, [r3, #0]
  400e42:	e002      	b.n	400e4a <check_sdram+0x3a>
	if(*pSdram != 0) return;
  400e44:	bf00      	nop
  400e46:	e000      	b.n	400e4a <check_sdram+0x3a>
	if(*pSdram != 0x12345678) return;
  400e48:	bf00      	nop
}
  400e4a:	370c      	adds	r7, #12
  400e4c:	46bd      	mov	sp, r7
  400e4e:	bc80      	pop	{r7}
  400e50:	4770      	bx	lr
  400e52:	bf00      	nop
  400e54:	12345678 	.word	0x12345678
  400e58:	20400a30 	.word	0x20400a30

00400e5c <_sbrk_r>:
static uint8_t *heap_ptr; /* current end of heap (.bss-section -> always zero after reset) */

extern uint32_t sdram_heap_size;

void *_sbrk_r(struct _reent *_s_r, ptrdiff_t nbytes)
{
  400e5c:	b580      	push	{r7, lr}
  400e5e:	b084      	sub	sp, #16
  400e60:	af00      	add	r7, sp, #0
  400e62:	6078      	str	r0, [r7, #4]
  400e64:	6039      	str	r1, [r7, #0]
	/* start heap at the beginning of our sram */
	if(!heap_ptr) {
  400e66:	4b1d      	ldr	r3, [pc, #116]	; (400edc <_sbrk_r+0x80>)
  400e68:	681b      	ldr	r3, [r3, #0]
  400e6a:	2b00      	cmp	r3, #0
  400e6c:	d102      	bne.n	400e74 <_sbrk_r+0x18>
		heap_ptr = (uint8_t*)(SRAM_HEAP_START);
  400e6e:	4b1b      	ldr	r3, [pc, #108]	; (400edc <_sbrk_r+0x80>)
  400e70:	4a1b      	ldr	r2, [pc, #108]	; (400ee0 <_sbrk_r+0x84>)
  400e72:	601a      	str	r2, [r3, #0]
		//		heap_ptr = (uint8_t*)(SDRAM_BASE);
	}
	uint8_t *ptr = heap_ptr;
  400e74:	4b19      	ldr	r3, [pc, #100]	; (400edc <_sbrk_r+0x80>)
  400e76:	681b      	ldr	r3, [r3, #0]
  400e78:	60fb      	str	r3, [r7, #12]
	
	if((uint32_t)ptr < (SDRAM_BASE))
  400e7a:	68fb      	ldr	r3, [r7, #12]
  400e7c:	f1b3 4fe0 	cmp.w	r3, #1879048192	; 0x70000000
  400e80:	d212      	bcs.n	400ea8 <_sbrk_r+0x4c>
	{
		if((uint32_t)ptr + nbytes >= (SRAM_HEAP_START+SRAM_HEAP_SIZE)) { /* >? */
  400e82:	68fa      	ldr	r2, [r7, #12]
  400e84:	683b      	ldr	r3, [r7, #0]
  400e86:	4413      	add	r3, r2
  400e88:	4a16      	ldr	r2, [pc, #88]	; (400ee4 <_sbrk_r+0x88>)
  400e8a:	4293      	cmp	r3, r2
  400e8c:	d90c      	bls.n	400ea8 <_sbrk_r+0x4c>
			if (sdram_heap_size == 0) check_sdram(); //check SDRAM
  400e8e:	4b16      	ldr	r3, [pc, #88]	; (400ee8 <_sbrk_r+0x8c>)
  400e90:	681b      	ldr	r3, [r3, #0]
  400e92:	2b00      	cmp	r3, #0
  400e94:	d101      	bne.n	400e9a <_sbrk_r+0x3e>
  400e96:	4b15      	ldr	r3, [pc, #84]	; (400eec <_sbrk_r+0x90>)
  400e98:	4798      	blx	r3
			heap_ptr = (uint8_t*)(SDRAM_BASE);
  400e9a:	4b10      	ldr	r3, [pc, #64]	; (400edc <_sbrk_r+0x80>)
  400e9c:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
  400ea0:	601a      	str	r2, [r3, #0]
			ptr = heap_ptr;
  400ea2:	4b0e      	ldr	r3, [pc, #56]	; (400edc <_sbrk_r+0x80>)
  400ea4:	681b      	ldr	r3, [r3, #0]
  400ea6:	60fb      	str	r3, [r7, #12]
		}
	}
	// out of memory? 
	if((uint32_t)ptr + nbytes >= (SDRAM_BASE+sdram_heap_size)) { /* >? */
  400ea8:	68fa      	ldr	r2, [r7, #12]
  400eaa:	683b      	ldr	r3, [r7, #0]
  400eac:	441a      	add	r2, r3
  400eae:	4b0e      	ldr	r3, [pc, #56]	; (400ee8 <_sbrk_r+0x8c>)
  400eb0:	681b      	ldr	r3, [r3, #0]
  400eb2:	f103 43e0 	add.w	r3, r3, #1879048192	; 0x70000000
  400eb6:	429a      	cmp	r2, r3
  400eb8:	d304      	bcc.n	400ec4 <_sbrk_r+0x68>
		errno = ENOMEM;
  400eba:	4b0d      	ldr	r3, [pc, #52]	; (400ef0 <_sbrk_r+0x94>)
  400ebc:	220c      	movs	r2, #12
  400ebe:	601a      	str	r2, [r3, #0]
		return (void*)0;
  400ec0:	2300      	movs	r3, #0
  400ec2:	e006      	b.n	400ed2 <_sbrk_r+0x76>
	}	
	heap_ptr += nbytes; // move end of heap 	
  400ec4:	4b05      	ldr	r3, [pc, #20]	; (400edc <_sbrk_r+0x80>)
  400ec6:	681a      	ldr	r2, [r3, #0]
  400ec8:	683b      	ldr	r3, [r7, #0]
  400eca:	4413      	add	r3, r2
  400ecc:	4a03      	ldr	r2, [pc, #12]	; (400edc <_sbrk_r+0x80>)
  400ece:	6013      	str	r3, [r2, #0]
	return ptr; // return pointer to allocated memory 
  400ed0:	68fb      	ldr	r3, [r7, #12]
}
  400ed2:	4618      	mov	r0, r3
  400ed4:	3710      	adds	r7, #16
  400ed6:	46bd      	mov	sp, r7
  400ed8:	bd80      	pop	{r7, pc}
  400eda:	bf00      	nop
  400edc:	204009d4 	.word	0x204009d4
  400ee0:	20440000 	.word	0x20440000
  400ee4:	2045ffff 	.word	0x2045ffff
  400ee8:	20400a30 	.word	0x20400a30
  400eec:	00400e11 	.word	0x00400e11
  400ef0:	20400a68 	.word	0x20400a68

00400ef4 <UART_SetBaudrate>:

void UART_SetBaudrate(Uart *pUart,
uint8_t OverSamp,
uint32_t baudrate,
uint32_t masterClock)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b089      	sub	sp, #36	; 0x24
  400ef8:	af00      	add	r7, sp, #0
  400efa:	60f8      	str	r0, [r7, #12]
  400efc:	607a      	str	r2, [r7, #4]
  400efe:	603b      	str	r3, [r7, #0]
  400f00:	460b      	mov	r3, r1
  400f02:	72fb      	strb	r3, [r7, #11]
	unsigned int CD, FP, BaudError, ActualBaudRate;
	CD = 1;
  400f04:	2301      	movs	r3, #1
  400f06:	61fb      	str	r3, [r7, #28]
	FP = 1;
  400f08:	2301      	movs	r3, #1
  400f0a:	617b      	str	r3, [r7, #20]
	
	// Configure baudrate
	BaudError = 10;
  400f0c:	230a      	movs	r3, #10
  400f0e:	61bb      	str	r3, [r7, #24]
	OverSamp = 0;
  400f10:	2300      	movs	r3, #0
  400f12:	72fb      	strb	r3, [r7, #11]
	pUart->UART_WPMR = 0x55534100;
  400f14:	68fb      	ldr	r3, [r7, #12]
  400f16:	4a28      	ldr	r2, [pc, #160]	; (400fb8 <UART_SetBaudrate+0xc4>)
  400f18:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	while (BaudError > 5)
  400f1c:	e036      	b.n	400f8c <UART_SetBaudrate+0x98>
	{
		CD = (masterClock / (baudrate * 8 * (2 - OverSamp)));
  400f1e:	7afb      	ldrb	r3, [r7, #11]
  400f20:	f1c3 0302 	rsb	r3, r3, #2
  400f24:	461a      	mov	r2, r3
  400f26:	687b      	ldr	r3, [r7, #4]
  400f28:	fb03 f302 	mul.w	r3, r3, r2
  400f2c:	00db      	lsls	r3, r3, #3
  400f2e:	683a      	ldr	r2, [r7, #0]
  400f30:	fbb2 f3f3 	udiv	r3, r2, r3
  400f34:	61fb      	str	r3, [r7, #28]
		FP = ((masterClock / (baudrate * (2 - OverSamp))) - CD * 8);
  400f36:	7afb      	ldrb	r3, [r7, #11]
  400f38:	f1c3 0302 	rsb	r3, r3, #2
  400f3c:	461a      	mov	r2, r3
  400f3e:	687b      	ldr	r3, [r7, #4]
  400f40:	fb03 f302 	mul.w	r3, r3, r2
  400f44:	683a      	ldr	r2, [r7, #0]
  400f46:	fbb2 f2f3 	udiv	r2, r2, r3
  400f4a:	69fb      	ldr	r3, [r7, #28]
  400f4c:	00db      	lsls	r3, r3, #3
  400f4e:	1ad3      	subs	r3, r2, r3
  400f50:	617b      	str	r3, [r7, #20]
		ActualBaudRate = (masterClock / (CD * 8 + FP)) / (2 - OverSamp);
  400f52:	69fb      	ldr	r3, [r7, #28]
  400f54:	00da      	lsls	r2, r3, #3
  400f56:	697b      	ldr	r3, [r7, #20]
  400f58:	4413      	add	r3, r2
  400f5a:	683a      	ldr	r2, [r7, #0]
  400f5c:	fbb2 f3f3 	udiv	r3, r2, r3
  400f60:	7afa      	ldrb	r2, [r7, #11]
  400f62:	f1c2 0202 	rsb	r2, r2, #2
  400f66:	fbb3 f3f2 	udiv	r3, r3, r2
  400f6a:	613b      	str	r3, [r7, #16]
		BaudError = (100 - ((baudrate * 100 / ActualBaudRate)));
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	2264      	movs	r2, #100	; 0x64
  400f70:	fb02 f203 	mul.w	r2, r2, r3
  400f74:	693b      	ldr	r3, [r7, #16]
  400f76:	fbb2 f3f3 	udiv	r3, r2, r3
  400f7a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
  400f7e:	61bb      	str	r3, [r7, #24]
		if (BaudError > 5)
  400f80:	69bb      	ldr	r3, [r7, #24]
  400f82:	2b05      	cmp	r3, #5
  400f84:	d902      	bls.n	400f8c <UART_SetBaudrate+0x98>
		{
			OverSamp++;
  400f86:	7afb      	ldrb	r3, [r7, #11]
  400f88:	3301      	adds	r3, #1
  400f8a:	72fb      	strb	r3, [r7, #11]
	while (BaudError > 5)
  400f8c:	69bb      	ldr	r3, [r7, #24]
  400f8e:	2b05      	cmp	r3, #5
  400f90:	d8c5      	bhi.n	400f1e <UART_SetBaudrate+0x2a>
		}
	}

	pUart->UART_BRGR = (UART_BRGR_CD(CD));
  400f92:	69fb      	ldr	r3, [r7, #28]
  400f94:	b29a      	uxth	r2, r3
  400f96:	68fb      	ldr	r3, [r7, #12]
  400f98:	621a      	str	r2, [r3, #32]
	pUart->UART_BRGR = CD;
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	69fa      	ldr	r2, [r7, #28]
  400f9e:	621a      	str	r2, [r3, #32]
	// Configure OverSamp
	pUart->UART_MR |= (OverSamp << 19);
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	685b      	ldr	r3, [r3, #4]
  400fa4:	7afa      	ldrb	r2, [r7, #11]
  400fa6:	04d2      	lsls	r2, r2, #19
  400fa8:	431a      	orrs	r2, r3
  400faa:	68fb      	ldr	r3, [r7, #12]
  400fac:	605a      	str	r2, [r3, #4]
}
  400fae:	bf00      	nop
  400fb0:	3724      	adds	r7, #36	; 0x24
  400fb2:	46bd      	mov	sp, r7
  400fb4:	bc80      	pop	{r7}
  400fb6:	4770      	bx	lr
  400fb8:	55534100 	.word	0x55534100

00400fbc <UART_Configure>:

void UART_Configure(Uart *pUart,
					// uint32_t mode,
					 uint32_t baudrate,
					 uint32_t masterClock)
{
  400fbc:	b590      	push	{r4, r7, lr}
  400fbe:	b085      	sub	sp, #20
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	60f8      	str	r0, [r7, #12]
  400fc4:	60b9      	str	r1, [r7, #8]
  400fc6:	607a      	str	r2, [r7, #4]
	PMC_EnablePeripheral(UART_ID);
  400fc8:	2007      	movs	r0, #7
  400fca:	4b0d      	ldr	r3, [pc, #52]	; (401000 <UART_Configure+0x44>)
  400fcc:	4798      	blx	r3
	pUart->UART_MR = UART_MR_PAR_NO;  //8-Bit, no parity
  400fce:	68fb      	ldr	r3, [r7, #12]
  400fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400fd4:	605a      	str	r2, [r3, #4]
	/* Reset and disable receiver & transmitter*/
	pUart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS | UART_CR_RSTSTA;
  400fd6:	68fb      	ldr	r3, [r7, #12]
  400fd8:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
  400fdc:	601a      	str	r2, [r3, #0]
	pUart->UART_IDR = 0xFFFFFFFF;
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	f04f 32ff 	mov.w	r2, #4294967295
  400fe4:	60da      	str	r2, [r3, #12]
	UART_SetBaudrate(pUart, 0, baudrate, masterClock); // Configure baudrate
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	68ba      	ldr	r2, [r7, #8]
  400fea:	2100      	movs	r1, #0
  400fec:	68f8      	ldr	r0, [r7, #12]
  400fee:	4c05      	ldr	r4, [pc, #20]	; (401004 <UART_Configure+0x48>)
  400ff0:	47a0      	blx	r4
	/* Enable receiver and transmitter */
	pUart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400ff2:	68fb      	ldr	r3, [r7, #12]
  400ff4:	2250      	movs	r2, #80	; 0x50
  400ff6:	601a      	str	r2, [r3, #0]
	// Disable buffering for printf(). 
#if (defined (__GNUC__) && !defined (__SAMBA__))
	setvbuf(stdout, (char *)NULL, _IONBF, 0);
#endif
*/
}
  400ff8:	bf00      	nop
  400ffa:	3714      	adds	r7, #20
  400ffc:	46bd      	mov	sp, r7
  400ffe:	bd90      	pop	{r4, r7, pc}
  401000:	00400a6d 	.word	0x00400a6d
  401004:	00400ef5 	.word	0x00400ef5

00401008 <ATSAME70_UART_RxReady>:
	return (pUART->UART_SR & UART_IDR_TXRDY);
}

inline unsigned int ATSAME70_UART_RxReady (
Uart *pUART ) // \arg pointer to a USART controller
{
  401008:	b480      	push	{r7}
  40100a:	b083      	sub	sp, #12
  40100c:	af00      	add	r7, sp, #0
  40100e:	6078      	str	r0, [r7, #4]
	return (pUART->UART_SR & UART_IDR_RXRDY);
  401010:	687b      	ldr	r3, [r7, #4]
  401012:	695b      	ldr	r3, [r3, #20]
  401014:	f003 0301 	and.w	r3, r3, #1
}
  401018:	4618      	mov	r0, r3
  40101a:	370c      	adds	r7, #12
  40101c:	46bd      	mov	sp, r7
  40101e:	bc80      	pop	{r7}
  401020:	4770      	bx	lr
	...

00401024 <dbgu_uart_init>:
#endif



void dbgu_uart_init(void)
{
  401024:	b580      	push	{r7, lr}
  401026:	af00      	add	r7, sp, #0
	ATSAME70_BASE_MATRIX->CCFG_SYSIO = ATSAME70_BASE_MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;  // Open PIO for DBGU 
  401028:	4a10      	ldr	r2, [pc, #64]	; (40106c <dbgu_uart_init+0x48>)
  40102a:	4b10      	ldr	r3, [pc, #64]	; (40106c <dbgu_uart_init+0x48>)
  40102c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401030:	f043 0310 	orr.w	r3, r3, #16
  401034:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	UART_Configure(BASE_DBGU_UART, ATSAME70_DBGU_BAUD, BOARD_MCK);
  401038:	4a0d      	ldr	r2, [pc, #52]	; (401070 <dbgu_uart_init+0x4c>)
  40103a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  40103e:	480d      	ldr	r0, [pc, #52]	; (401074 <dbgu_uart_init+0x50>)
  401040:	4b0d      	ldr	r3, [pc, #52]	; (401078 <dbgu_uart_init+0x54>)
  401042:	4798      	blx	r3
	dbgu_rx_buffer_fill = 0;   // clear rx buffer 
  401044:	4b0d      	ldr	r3, [pc, #52]	; (40107c <dbgu_uart_init+0x58>)
  401046:	2200      	movs	r2, #0
  401048:	601a      	str	r2, [r3, #0]
	uart_active = true;
  40104a:	4b0d      	ldr	r3, [pc, #52]	; (401080 <dbgu_uart_init+0x5c>)
  40104c:	2201      	movs	r2, #1
  40104e:	701a      	strb	r2, [r3, #0]
	BASE_DBGU_UART->UART_IER = UART_IDR_TXRDY + UART_IDR_RXRDY;  //enable tx + rx interrupt
//	BASE_DBGU_UART->UART_IER = UART_IDR_RXRDY;  //only rx interrupt
	NVIC_EnableIRQ(dbgu_uart_IRQn);
#endif
		
	BASE_DBGU_UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;   // Enable Transmitter & receiver
  401050:	4b08      	ldr	r3, [pc, #32]	; (401074 <dbgu_uart_init+0x50>)
  401052:	2250      	movs	r2, #80	; 0x50
  401054:	601a      	str	r2, [r3, #0]
	uart_active = false;
  401056:	4b0a      	ldr	r3, [pc, #40]	; (401080 <dbgu_uart_init+0x5c>)
  401058:	2200      	movs	r2, #0
  40105a:	701a      	strb	r2, [r3, #0]
	dbgu_clear();
  40105c:	4b09      	ldr	r3, [pc, #36]	; (401084 <dbgu_uart_init+0x60>)
  40105e:	4798      	blx	r3
	dbgu_puts("\n");
  401060:	4809      	ldr	r0, [pc, #36]	; (401088 <dbgu_uart_init+0x64>)
  401062:	4b0a      	ldr	r3, [pc, #40]	; (40108c <dbgu_uart_init+0x68>)
  401064:	4798      	blx	r3
	
	
}
  401066:	bf00      	nop
  401068:	bd80      	pop	{r7, pc}
  40106a:	bf00      	nop
  40106c:	40088000 	.word	0x40088000
  401070:	08f0d180 	.word	0x08f0d180
  401074:	400e0800 	.word	0x400e0800
  401078:	00400fbd 	.word	0x00400fbd
  40107c:	204009d8 	.word	0x204009d8
  401080:	204009dc 	.word	0x204009dc
  401084:	004011a9 	.word	0x004011a9
  401088:	00408858 	.word	0x00408858
  40108c:	00401175 	.word	0x00401175

00401090 <dbgu_disable>:

void dbgu_disable(void)
{
  401090:	b480      	push	{r7}
  401092:	af00      	add	r7, sp, #0
	while ((BASE_DBGU_UART->UART_SR & UART_SR_TXEMPTY) == 0);
  401094:	bf00      	nop
  401096:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <dbgu_disable+0x20>)
  401098:	695b      	ldr	r3, [r3, #20]
  40109a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40109e:	2b00      	cmp	r3, #0
  4010a0:	d0f9      	beq.n	401096 <dbgu_disable+0x6>
	BASE_DBGU_UART->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
  4010a2:	4b03      	ldr	r3, [pc, #12]	; (4010b0 <dbgu_disable+0x20>)
  4010a4:	22a0      	movs	r2, #160	; 0xa0
  4010a6:	601a      	str	r2, [r3, #0]
}
  4010a8:	bf00      	nop
  4010aa:	46bd      	mov	sp, r7
  4010ac:	bc80      	pop	{r7}
  4010ae:	4770      	bx	lr
  4010b0:	400e0800 	.word	0x400e0800

004010b4 <UART_PutChar>:
}
#endif

#ifdef UART_NO_DMA_NO_INTERRUPT
void UART_PutChar(Uart *pUart, uint8_t c)		//uart tx interrupts off!!!
{
  4010b4:	b580      	push	{r7, lr}
  4010b6:	b082      	sub	sp, #8
  4010b8:	af00      	add	r7, sp, #0
  4010ba:	6078      	str	r0, [r7, #4]
  4010bc:	460b      	mov	r3, r1
  4010be:	70fb      	strb	r3, [r7, #3]
	if(c == '\n') UART_PutChar(BASE_DBGU_UART,'\r');
  4010c0:	78fb      	ldrb	r3, [r7, #3]
  4010c2:	2b0a      	cmp	r3, #10
  4010c4:	d103      	bne.n	4010ce <UART_PutChar+0x1a>
  4010c6:	210d      	movs	r1, #13
  4010c8:	4808      	ldr	r0, [pc, #32]	; (4010ec <UART_PutChar+0x38>)
  4010ca:	f7ff fff3 	bl	4010b4 <UART_PutChar>
	while ((pUart->UART_SR & UART_SR_TXEMPTY) == 0);   // Wait for the transmitter to be ready
  4010ce:	bf00      	nop
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	695b      	ldr	r3, [r3, #20]
  4010d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4010d8:	2b00      	cmp	r3, #0
  4010da:	d0f9      	beq.n	4010d0 <UART_PutChar+0x1c>
	pUart->UART_THR = c;  // Send character
  4010dc:	78fa      	ldrb	r2, [r7, #3]
  4010de:	687b      	ldr	r3, [r7, #4]
  4010e0:	61da      	str	r2, [r3, #28]
}
  4010e2:	bf00      	nop
  4010e4:	3708      	adds	r7, #8
  4010e6:	46bd      	mov	sp, r7
  4010e8:	bd80      	pop	{r7, pc}
  4010ea:	bf00      	nop
  4010ec:	400e0800 	.word	0x400e0800

004010f0 <uart_clear_tx_buffer>:


void uart_clear_tx_buffer(Uart *pUart)    //-> timer_irq_handler
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
	while ((pUart->UART_SR & UART_SR_TXEMPTY) == 0);
  4010f8:	bf00      	nop
  4010fa:	687b      	ldr	r3, [r7, #4]
  4010fc:	695b      	ldr	r3, [r3, #20]
  4010fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401102:	2b00      	cmp	r3, #0
  401104:	d0f9      	beq.n	4010fa <uart_clear_tx_buffer+0xa>
}
  401106:	bf00      	nop
  401108:	370c      	adds	r7, #12
  40110a:	46bd      	mov	sp, r7
  40110c:	bc80      	pop	{r7}
  40110e:	4770      	bx	lr

00401110 <dbgu_getc>:
{
	return (uint8_t) (pUart->UART_SR & UART_SR_RXRDY);
}

int dbgu_getc(char *c)
{
  401110:	b580      	push	{r7, lr}
  401112:	b082      	sub	sp, #8
  401114:	af00      	add	r7, sp, #0
  401116:	6078      	str	r0, [r7, #4]
	if(!ATSAME70_UART_RxReady((Uart*)BASE_DBGU_UART)) {
  401118:	4809      	ldr	r0, [pc, #36]	; (401140 <dbgu_getc+0x30>)
  40111a:	4b0a      	ldr	r3, [pc, #40]	; (401144 <dbgu_getc+0x34>)
  40111c:	4798      	blx	r3
  40111e:	4603      	mov	r3, r0
  401120:	2b00      	cmp	r3, #0
  401122:	d101      	bne.n	401128 <dbgu_getc+0x18>
		return 0;
  401124:	2300      	movs	r3, #0
  401126:	e007      	b.n	401138 <dbgu_getc+0x28>
	}

	*c = UART_GetChar((Uart*)BASE_DBGU_UART);
  401128:	4805      	ldr	r0, [pc, #20]	; (401140 <dbgu_getc+0x30>)
  40112a:	4b07      	ldr	r3, [pc, #28]	; (401148 <dbgu_getc+0x38>)
  40112c:	4798      	blx	r3
  40112e:	4603      	mov	r3, r0
  401130:	461a      	mov	r2, r3
  401132:	687b      	ldr	r3, [r7, #4]
  401134:	701a      	strb	r2, [r3, #0]
	return 1;
  401136:	2301      	movs	r3, #1
}
  401138:	4618      	mov	r0, r3
  40113a:	3708      	adds	r7, #8
  40113c:	46bd      	mov	sp, r7
  40113e:	bd80      	pop	{r7, pc}
  401140:	400e0800 	.word	0x400e0800
  401144:	00401009 	.word	0x00401009
  401148:	0040114d 	.word	0x0040114d

0040114c <UART_GetChar>:

uint8_t UART_GetChar(Uart *pUart)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
	while ((pUart->UART_SR & UART_SR_RXRDY) == 0);
  401154:	bf00      	nop
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	695b      	ldr	r3, [r3, #20]
  40115a:	f003 0301 	and.w	r3, r3, #1
  40115e:	2b00      	cmp	r3, #0
  401160:	d0f9      	beq.n	401156 <UART_GetChar+0xa>
	return pUart->UART_RHR;
  401162:	687b      	ldr	r3, [r7, #4]
  401164:	699b      	ldr	r3, [r3, #24]
  401166:	b2db      	uxtb	r3, r3
}
  401168:	4618      	mov	r0, r3
  40116a:	370c      	adds	r7, #12
  40116c:	46bd      	mov	sp, r7
  40116e:	bc80      	pop	{r7}
  401170:	4770      	bx	lr
	...

00401174 <dbgu_puts>:




void dbgu_puts(const char *s)
{
  401174:	b580      	push	{r7, lr}
  401176:	b082      	sub	sp, #8
  401178:	af00      	add	r7, sp, #0
  40117a:	6078      	str	r0, [r7, #4]
	while(*s) {
  40117c:	e007      	b.n	40118e <dbgu_puts+0x1a>
		UART_PutChar(BASE_DBGU_UART, *s++);
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	1c5a      	adds	r2, r3, #1
  401182:	607a      	str	r2, [r7, #4]
  401184:	781b      	ldrb	r3, [r3, #0]
  401186:	4619      	mov	r1, r3
  401188:	4805      	ldr	r0, [pc, #20]	; (4011a0 <dbgu_puts+0x2c>)
  40118a:	4b06      	ldr	r3, [pc, #24]	; (4011a4 <dbgu_puts+0x30>)
  40118c:	4798      	blx	r3
	while(*s) {
  40118e:	687b      	ldr	r3, [r7, #4]
  401190:	781b      	ldrb	r3, [r3, #0]
  401192:	2b00      	cmp	r3, #0
  401194:	d1f3      	bne.n	40117e <dbgu_puts+0xa>
	}
}
  401196:	bf00      	nop
  401198:	3708      	adds	r7, #8
  40119a:	46bd      	mov	sp, r7
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	400e0800 	.word	0x400e0800
  4011a4:	004010b5 	.word	0x004010b5

004011a8 <dbgu_clear>:
		}
	}
}

void dbgu_clear(void)
{
  4011a8:	b580      	push	{r7, lr}
  4011aa:	af00      	add	r7, sp, #0
	UART_PutChar(BASE_DBGU_UART,27);		//dbgu_putc(27);
  4011ac:	211b      	movs	r1, #27
  4011ae:	4808      	ldr	r0, [pc, #32]	; (4011d0 <dbgu_clear+0x28>)
  4011b0:	4b08      	ldr	r3, [pc, #32]	; (4011d4 <dbgu_clear+0x2c>)
  4011b2:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'[');		//dbgu_putc('[');
  4011b4:	215b      	movs	r1, #91	; 0x5b
  4011b6:	4806      	ldr	r0, [pc, #24]	; (4011d0 <dbgu_clear+0x28>)
  4011b8:	4b06      	ldr	r3, [pc, #24]	; (4011d4 <dbgu_clear+0x2c>)
  4011ba:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'2');		//dbgu_putc('2');
  4011bc:	2132      	movs	r1, #50	; 0x32
  4011be:	4804      	ldr	r0, [pc, #16]	; (4011d0 <dbgu_clear+0x28>)
  4011c0:	4b04      	ldr	r3, [pc, #16]	; (4011d4 <dbgu_clear+0x2c>)
  4011c2:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'J');		//dbgu_putc('J');
  4011c4:	214a      	movs	r1, #74	; 0x4a
  4011c6:	4802      	ldr	r0, [pc, #8]	; (4011d0 <dbgu_clear+0x28>)
  4011c8:	4b02      	ldr	r3, [pc, #8]	; (4011d4 <dbgu_clear+0x2c>)
  4011ca:	4798      	blx	r3
}
  4011cc:	bf00      	nop
  4011ce:	bd80      	pop	{r7, pc}
  4011d0:	400e0800 	.word	0x400e0800
  4011d4:	004010b5 	.word	0x004010b5

004011d8 <ATSAME70_PIO_CfgOutput>:


static inline void ATSAME70_PIO_CfgOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4011d8:	b480      	push	{r7}
  4011da:	b083      	sub	sp, #12
  4011dc:	af00      	add	r7, sp, #0
  4011de:	6078      	str	r0, [r7, #4]
  4011e0:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4011e2:	687b      	ldr	r3, [r7, #4]
  4011e4:	683a      	ldr	r2, [r7, #0]
  4011e6:	601a      	str	r2, [r3, #0]
	pPio->PIO_OER = pioEnable; // Configure in Output
  4011e8:	687b      	ldr	r3, [r7, #4]
  4011ea:	683a      	ldr	r2, [r7, #0]
  4011ec:	611a      	str	r2, [r3, #16]
}
  4011ee:	bf00      	nop
  4011f0:	370c      	adds	r7, #12
  4011f2:	46bd      	mov	sp, r7
  4011f4:	bc80      	pop	{r7}
  4011f6:	4770      	bx	lr

004011f8 <ATSAME70_PIO_SetOutput>:


static inline void ATSAME70_PIO_SetOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long flag) // \arg output to be set
{
  4011f8:	b480      	push	{r7}
  4011fa:	b083      	sub	sp, #12
  4011fc:	af00      	add	r7, sp, #0
  4011fe:	6078      	str	r0, [r7, #4]
  401200:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  401202:	687b      	ldr	r3, [r7, #4]
  401204:	683a      	ldr	r2, [r7, #0]
  401206:	631a      	str	r2, [r3, #48]	; 0x30
}
  401208:	bf00      	nop
  40120a:	370c      	adds	r7, #12
  40120c:	46bd      	mov	sp, r7
  40120e:	bc80      	pop	{r7}
  401210:	4770      	bx	lr

00401212 <ATSAME70_PIO_ClearOutput>:


static inline void ATSAME70_PIO_ClearOutput(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  401212:	b480      	push	{r7}
  401214:	b083      	sub	sp, #12
  401216:	af00      	add	r7, sp, #0
  401218:	6078      	str	r0, [r7, #4]
  40121a:	6039      	str	r1, [r7, #0]
	pPio->PIO_CODR = flag;
  40121c:	687b      	ldr	r3, [r7, #4]
  40121e:	683a      	ldr	r2, [r7, #0]
  401220:	635a      	str	r2, [r3, #52]	; 0x34
}
  401222:	bf00      	nop
  401224:	370c      	adds	r7, #12
  401226:	46bd      	mov	sp, r7
  401228:	bc80      	pop	{r7}
  40122a:	4770      	bx	lr

0040122c <fpu_enable>:

//Enable FPU


inline static void fpu_enable(void)
{
  40122c:	b480      	push	{r7}
  40122e:	af00      	add	r7, sp, #0
	//irqflags_t flags;
	//flags = cpu_irq_save();
	REG_CPACR |=
  401230:	4a06      	ldr	r2, [pc, #24]	; (40124c <fpu_enable+0x20>)
  401232:	4b06      	ldr	r3, [pc, #24]	; (40124c <fpu_enable+0x20>)
  401234:	681b      	ldr	r3, [r3, #0]
  401236:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40123a:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40123c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401240:	f3bf 8f6f 	isb	sy
	(0xFu << 20);
	__DSB();
	__ISB();
	//cpu_irq_restore(flags);
}
  401244:	bf00      	nop
  401246:	46bd      	mov	sp, r7
  401248:	bc80      	pop	{r7}
  40124a:	4770      	bx	lr
  40124c:	e000ed88 	.word	0xe000ed88

00401250 <Reset_Handler>:
	SCB->DTCMCR = (SCB_DTCMCR_EN_Msk | SCB_DTCMCR_RMW_Msk | SCB_DTCMCR_RETEN_Msk);
	__DSB();
	__ISB();
}
void Reset_Handler(void)
{
  401250:	b580      	push	{r7, lr}
  401252:	b082      	sub	sp, #8
  401254:	af00      	add	r7, sp, #0
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(7));
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(8));
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB | EEFC_FCR_FARG(8));
		//TCM_Enable();
        /* Initialize the relocate segment */
        pSrc = &_etext;
  401256:	4b17      	ldr	r3, [pc, #92]	; (4012b4 <Reset_Handler+0x64>)
  401258:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40125a:	4b17      	ldr	r3, [pc, #92]	; (4012b8 <Reset_Handler+0x68>)
  40125c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  40125e:	687a      	ldr	r2, [r7, #4]
  401260:	683b      	ldr	r3, [r7, #0]
  401262:	429a      	cmp	r2, r3
  401264:	d00c      	beq.n	401280 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401266:	e007      	b.n	401278 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401268:	683b      	ldr	r3, [r7, #0]
  40126a:	1d1a      	adds	r2, r3, #4
  40126c:	603a      	str	r2, [r7, #0]
  40126e:	687a      	ldr	r2, [r7, #4]
  401270:	1d11      	adds	r1, r2, #4
  401272:	6079      	str	r1, [r7, #4]
  401274:	6812      	ldr	r2, [r2, #0]
  401276:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401278:	683b      	ldr	r3, [r7, #0]
  40127a:	4a10      	ldr	r2, [pc, #64]	; (4012bc <Reset_Handler+0x6c>)
  40127c:	4293      	cmp	r3, r2
  40127e:	d3f3      	bcc.n	401268 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401280:	4b0f      	ldr	r3, [pc, #60]	; (4012c0 <Reset_Handler+0x70>)
  401282:	603b      	str	r3, [r7, #0]
  401284:	e004      	b.n	401290 <Reset_Handler+0x40>
                *pDest++ = 0;
  401286:	683b      	ldr	r3, [r7, #0]
  401288:	1d1a      	adds	r2, r3, #4
  40128a:	603a      	str	r2, [r7, #0]
  40128c:	2200      	movs	r2, #0
  40128e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401290:	683b      	ldr	r3, [r7, #0]
  401292:	4a0c      	ldr	r2, [pc, #48]	; (4012c4 <Reset_Handler+0x74>)
  401294:	4293      	cmp	r3, r2
  401296:	d3f6      	bcc.n	401286 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401298:	4b0b      	ldr	r3, [pc, #44]	; (4012c8 <Reset_Handler+0x78>)
  40129a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40129c:	4a0b      	ldr	r2, [pc, #44]	; (4012cc <Reset_Handler+0x7c>)
  40129e:	687b      	ldr	r3, [r7, #4]
  4012a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012a4:	6093      	str	r3, [r2, #8]

#ifdef  ENABLE_FPU
		fpu_enable();
  4012a6:	4b0a      	ldr	r3, [pc, #40]	; (4012d0 <Reset_Handler+0x80>)
  4012a8:	4798      	blx	r3
#endif
        /* Initialize the C library */
        __libc_init_array();
  4012aa:	4b0a      	ldr	r3, [pc, #40]	; (4012d4 <Reset_Handler+0x84>)
  4012ac:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012ae:	4b0a      	ldr	r3, [pc, #40]	; (4012d8 <Reset_Handler+0x88>)
  4012b0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4012b2:	e7fe      	b.n	4012b2 <Reset_Handler+0x62>
  4012b4:	00408f8c 	.word	0x00408f8c
  4012b8:	20400000 	.word	0x20400000
  4012bc:	204009b8 	.word	0x204009b8
  4012c0:	204009b8 	.word	0x204009b8
  4012c4:	20400a90 	.word	0x20400a90
  4012c8:	00400000 	.word	0x00400000
  4012cc:	e000ed00 	.word	0xe000ed00
  4012d0:	0040122d 	.word	0x0040122d
  4012d4:	00401d61 	.word	0x00401d61
  4012d8:	00401ad5 	.word	0x00401ad5

004012dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012dc:	b580      	push	{r7, lr}
  4012de:	af00      	add	r7, sp, #0
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  4012e0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4012e4:	4823      	ldr	r0, [pc, #140]	; (401374 <Dummy_Handler+0x98>)
  4012e6:	4b24      	ldr	r3, [pc, #144]	; (401378 <Dummy_Handler+0x9c>)
  4012e8:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOA);
  4012ea:	200a      	movs	r0, #10
  4012ec:	4b23      	ldr	r3, [pc, #140]	; (40137c <Dummy_Handler+0xa0>)
  4012ee:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  4012f0:	2200      	movs	r2, #0
  4012f2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4012f6:	4822      	ldr	r0, [pc, #136]	; (401380 <Dummy_Handler+0xa4>)
  4012f8:	4b22      	ldr	r3, [pc, #136]	; (401384 <Dummy_Handler+0xa8>)
  4012fa:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  4012fc:	2200      	movs	r2, #0
  4012fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401302:	481f      	ldr	r0, [pc, #124]	; (401380 <Dummy_Handler+0xa4>)
  401304:	4b1f      	ldr	r3, [pc, #124]	; (401384 <Dummy_Handler+0xa8>)
  401306:	4798      	blx	r3
	MATRIX->CCFG_SYSIO = MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;
  401308:	4a1f      	ldr	r2, [pc, #124]	; (401388 <Dummy_Handler+0xac>)
  40130a:	4b1f      	ldr	r3, [pc, #124]	; (401388 <Dummy_Handler+0xac>)
  40130c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401310:	f043 0310 	orr.w	r3, r3, #16
  401314:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	if (PMC->PMC_MCKR == SYS_BOARD_MCKR) UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,BOARD_MCK);
  401318:	4b1c      	ldr	r3, [pc, #112]	; (40138c <Dummy_Handler+0xb0>)
  40131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40131c:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
  401320:	d106      	bne.n	401330 <Dummy_Handler+0x54>
  401322:	4a1b      	ldr	r2, [pc, #108]	; (401390 <Dummy_Handler+0xb4>)
  401324:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401328:	481a      	ldr	r0, [pc, #104]	; (401394 <Dummy_Handler+0xb8>)
  40132a:	4b1b      	ldr	r3, [pc, #108]	; (401398 <Dummy_Handler+0xbc>)
  40132c:	4798      	blx	r3
  40132e:	e005      	b.n	40133c <Dummy_Handler+0x60>
	else UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,12000000);
  401330:	4a1a      	ldr	r2, [pc, #104]	; (40139c <Dummy_Handler+0xc0>)
  401332:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401336:	4817      	ldr	r0, [pc, #92]	; (401394 <Dummy_Handler+0xb8>)
  401338:	4b17      	ldr	r3, [pc, #92]	; (401398 <Dummy_Handler+0xbc>)
  40133a:	4798      	blx	r3
	/* Enable receiver and transmitter */
	dbgu_clear();
  40133c:	4b18      	ldr	r3, [pc, #96]	; (4013a0 <Dummy_Handler+0xc4>)
  40133e:	4798      	blx	r3
	dbgu_puts("Dummy Handler Handler\n");
  401340:	4818      	ldr	r0, [pc, #96]	; (4013a4 <Dummy_Handler+0xc8>)
  401342:	4b19      	ldr	r3, [pc, #100]	; (4013a8 <Dummy_Handler+0xcc>)
  401344:	4798      	blx	r3
	while (1) {
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  401346:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40134a:	480a      	ldr	r0, [pc, #40]	; (401374 <Dummy_Handler+0x98>)
  40134c:	4b0a      	ldr	r3, [pc, #40]	; (401378 <Dummy_Handler+0x9c>)
  40134e:	4798      	blx	r3
		ATSAME70_PIO_ClearOutput(LED0_PORT, LED0);
  401350:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401354:	4807      	ldr	r0, [pc, #28]	; (401374 <Dummy_Handler+0x98>)
  401356:	4b15      	ldr	r3, [pc, #84]	; (4013ac <Dummy_Handler+0xd0>)
  401358:	4798      	blx	r3
		delayms(10);
  40135a:	200a      	movs	r0, #10
  40135c:	4b14      	ldr	r3, [pc, #80]	; (4013b0 <Dummy_Handler+0xd4>)
  40135e:	4798      	blx	r3
		ATSAME70_PIO_SetOutput(LED0_PORT, LED0);
  401360:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401364:	4803      	ldr	r0, [pc, #12]	; (401374 <Dummy_Handler+0x98>)
  401366:	4b13      	ldr	r3, [pc, #76]	; (4013b4 <Dummy_Handler+0xd8>)
  401368:	4798      	blx	r3
		delayms(10);
  40136a:	200a      	movs	r0, #10
  40136c:	4b10      	ldr	r3, [pc, #64]	; (4013b0 <Dummy_Handler+0xd4>)
  40136e:	4798      	blx	r3
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  401370:	e7e9      	b.n	401346 <Dummy_Handler+0x6a>
  401372:	bf00      	nop
  401374:	400e1200 	.word	0x400e1200
  401378:	004011d9 	.word	0x004011d9
  40137c:	00400a6d 	.word	0x00400a6d
  401380:	400e0e00 	.word	0x400e0e00
  401384:	004002e1 	.word	0x004002e1
  401388:	40088000 	.word	0x40088000
  40138c:	400e0600 	.word	0x400e0600
  401390:	08f0d180 	.word	0x08f0d180
  401394:	400e0800 	.word	0x400e0800
  401398:	00400fbd 	.word	0x00400fbd
  40139c:	00b71b00 	.word	0x00b71b00
  4013a0:	004011a9 	.word	0x004011a9
  4013a4:	0040885c 	.word	0x0040885c
  4013a8:	00401175 	.word	0x00401175
  4013ac:	00401213 	.word	0x00401213
  4013b0:	00400a39 	.word	0x00400a39
  4013b4:	004011f9 	.word	0x004011f9

004013b8 <HardFault_Handler>:
	uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);
	while(1);
}

void HardFault_Handler(void)
{
  4013b8:	b580      	push	{r7, lr}
  4013ba:	af00      	add	r7, sp, #0
	//sprintf(msg, "SCB->HFSR = 0x%08x\n", SCB->HFSR);
	//uint32_t hfsr_status = SCB->HFSR;
	
	//clear_uart_txfifo_buffer();	
	//BASE_DBGU_UART->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
	dbgu_disable();
  4013bc:	4b92      	ldr	r3, [pc, #584]	; (401608 <HardFault_Handler+0x250>)
  4013be:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  4013c0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4013c4:	4891      	ldr	r0, [pc, #580]	; (40160c <HardFault_Handler+0x254>)
  4013c6:	4b92      	ldr	r3, [pc, #584]	; (401610 <HardFault_Handler+0x258>)
  4013c8:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOA);	
  4013ca:	200a      	movs	r0, #10
  4013cc:	4b91      	ldr	r3, [pc, #580]	; (401614 <HardFault_Handler+0x25c>)
  4013ce:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  4013d0:	2200      	movs	r2, #0
  4013d2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4013d6:	4890      	ldr	r0, [pc, #576]	; (401618 <HardFault_Handler+0x260>)
  4013d8:	4b90      	ldr	r3, [pc, #576]	; (40161c <HardFault_Handler+0x264>)
  4013da:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  4013dc:	2200      	movs	r2, #0
  4013de:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4013e2:	488d      	ldr	r0, [pc, #564]	; (401618 <HardFault_Handler+0x260>)
  4013e4:	4b8d      	ldr	r3, [pc, #564]	; (40161c <HardFault_Handler+0x264>)
  4013e6:	4798      	blx	r3
			MATRIX->CCFG_SYSIO = MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;
  4013e8:	4a8d      	ldr	r2, [pc, #564]	; (401620 <HardFault_Handler+0x268>)
  4013ea:	4b8d      	ldr	r3, [pc, #564]	; (401620 <HardFault_Handler+0x268>)
  4013ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4013f0:	f043 0310 	orr.w	r3, r3, #16
  4013f4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	if (PMC->PMC_MCKR == SYS_BOARD_MCKR)  UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,BOARD_MCK);
  4013f8:	4b8a      	ldr	r3, [pc, #552]	; (401624 <HardFault_Handler+0x26c>)
  4013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013fc:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
  401400:	d106      	bne.n	401410 <HardFault_Handler+0x58>
  401402:	4a89      	ldr	r2, [pc, #548]	; (401628 <HardFault_Handler+0x270>)
  401404:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401408:	4888      	ldr	r0, [pc, #544]	; (40162c <HardFault_Handler+0x274>)
  40140a:	4b89      	ldr	r3, [pc, #548]	; (401630 <HardFault_Handler+0x278>)
  40140c:	4798      	blx	r3
  40140e:	e005      	b.n	40141c <HardFault_Handler+0x64>
	else UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,12000000);
  401410:	4a88      	ldr	r2, [pc, #544]	; (401634 <HardFault_Handler+0x27c>)
  401412:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401416:	4885      	ldr	r0, [pc, #532]	; (40162c <HardFault_Handler+0x274>)
  401418:	4b85      	ldr	r3, [pc, #532]	; (401630 <HardFault_Handler+0x278>)
  40141a:	4798      	blx	r3
			/* Enable receiver and transmitter */
	//uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);	

	//dbgu_clear();
	  static char msg[80];
	  dbgu_puts("\nIn Hard Fault Handler\n"); 
  40141c:	4886      	ldr	r0, [pc, #536]	; (401638 <HardFault_Handler+0x280>)
  40141e:	4b87      	ldr	r3, [pc, #540]	; (40163c <HardFault_Handler+0x284>)
  401420:	4798      	blx	r3
	  sprintf(msg, "SCB->HFSR = 0x%08lx\n", SCB->HFSR);
  401422:	4b87      	ldr	r3, [pc, #540]	; (401640 <HardFault_Handler+0x288>)
  401424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401426:	461a      	mov	r2, r3
  401428:	4986      	ldr	r1, [pc, #536]	; (401644 <HardFault_Handler+0x28c>)
  40142a:	4887      	ldr	r0, [pc, #540]	; (401648 <HardFault_Handler+0x290>)
  40142c:	4b87      	ldr	r3, [pc, #540]	; (40164c <HardFault_Handler+0x294>)
  40142e:	4798      	blx	r3
	  dbgu_puts(msg);
  401430:	4885      	ldr	r0, [pc, #532]	; (401648 <HardFault_Handler+0x290>)
  401432:	4b82      	ldr	r3, [pc, #520]	; (40163c <HardFault_Handler+0x284>)
  401434:	4798      	blx	r3
	  if ((SCB->HFSR & (1 << 30)) != 0) {
  401436:	4b82      	ldr	r3, [pc, #520]	; (401640 <HardFault_Handler+0x288>)
  401438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40143a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  40143e:	2b00      	cmp	r3, #0
  401440:	f000 80c8 	beq.w	4015d4 <HardFault_Handler+0x21c>
		  dbgu_puts("Forced Hard Fault\n");
  401444:	4882      	ldr	r0, [pc, #520]	; (401650 <HardFault_Handler+0x298>)
  401446:	4b7d      	ldr	r3, [pc, #500]	; (40163c <HardFault_Handler+0x284>)
  401448:	4798      	blx	r3
	  if((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk)) 
  40144a:	4b7d      	ldr	r3, [pc, #500]	; (401640 <HardFault_Handler+0x288>)
  40144c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40144e:	4b81      	ldr	r3, [pc, #516]	; (401654 <HardFault_Handler+0x29c>)
  401450:	4013      	ands	r3, r2
  401452:	2b00      	cmp	r3, #0
  401454:	d038      	beq.n	4014c8 <HardFault_Handler+0x110>
		 {
			 dbgu_puts("Usage Fault: ");
  401456:	4880      	ldr	r0, [pc, #512]	; (401658 <HardFault_Handler+0x2a0>)
  401458:	4b78      	ldr	r3, [pc, #480]	; (40163c <HardFault_Handler+0x284>)
  40145a:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_UNDEFINSTR_MASK)	dbgu_puts("Undefined Instruction \n");
  40145c:	4b78      	ldr	r3, [pc, #480]	; (401640 <HardFault_Handler+0x288>)
  40145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401464:	2b00      	cmp	r3, #0
  401466:	d002      	beq.n	40146e <HardFault_Handler+0xb6>
  401468:	487c      	ldr	r0, [pc, #496]	; (40165c <HardFault_Handler+0x2a4>)
  40146a:	4b74      	ldr	r3, [pc, #464]	; (40163c <HardFault_Handler+0x284>)
  40146c:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_INVSTATE_MASK)		dbgu_puts("Invalid State \n");
  40146e:	4b74      	ldr	r3, [pc, #464]	; (401640 <HardFault_Handler+0x288>)
  401470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401476:	2b00      	cmp	r3, #0
  401478:	d002      	beq.n	401480 <HardFault_Handler+0xc8>
  40147a:	4879      	ldr	r0, [pc, #484]	; (401660 <HardFault_Handler+0x2a8>)
  40147c:	4b6f      	ldr	r3, [pc, #444]	; (40163c <HardFault_Handler+0x284>)
  40147e:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_NOCP_MASK)			dbgu_puts("Invalid PC Load \n");
  401480:	4b6f      	ldr	r3, [pc, #444]	; (401640 <HardFault_Handler+0x288>)
  401482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401484:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401488:	2b00      	cmp	r3, #0
  40148a:	d002      	beq.n	401492 <HardFault_Handler+0xda>
  40148c:	4875      	ldr	r0, [pc, #468]	; (401664 <HardFault_Handler+0x2ac>)
  40148e:	4b6b      	ldr	r3, [pc, #428]	; (40163c <HardFault_Handler+0x284>)
  401490:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_NOCP_MASK)			dbgu_puts("No coprocessor \n");
  401492:	4b6b      	ldr	r3, [pc, #428]	; (401640 <HardFault_Handler+0x288>)
  401494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  40149a:	2b00      	cmp	r3, #0
  40149c:	d002      	beq.n	4014a4 <HardFault_Handler+0xec>
  40149e:	4872      	ldr	r0, [pc, #456]	; (401668 <HardFault_Handler+0x2b0>)
  4014a0:	4b66      	ldr	r3, [pc, #408]	; (40163c <HardFault_Handler+0x284>)
  4014a2:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_UNALIGNED_MASK)		dbgu_puts("Unaligned Memory Access \n");
  4014a4:	4b66      	ldr	r3, [pc, #408]	; (401640 <HardFault_Handler+0x288>)
  4014a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	d002      	beq.n	4014b6 <HardFault_Handler+0xfe>
  4014b0:	486e      	ldr	r0, [pc, #440]	; (40166c <HardFault_Handler+0x2b4>)
  4014b2:	4b62      	ldr	r3, [pc, #392]	; (40163c <HardFault_Handler+0x284>)
  4014b4:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_DIVBYZERO_MASK)		dbgu_puts("Divide by Zero \n");	
  4014b6:	4b62      	ldr	r3, [pc, #392]	; (401640 <HardFault_Handler+0x288>)
  4014b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
  4014be:	2b00      	cmp	r3, #0
  4014c0:	d002      	beq.n	4014c8 <HardFault_Handler+0x110>
  4014c2:	486b      	ldr	r0, [pc, #428]	; (401670 <HardFault_Handler+0x2b8>)
  4014c4:	4b5d      	ldr	r3, [pc, #372]	; (40163c <HardFault_Handler+0x284>)
  4014c6:	4798      	blx	r3
		 }
		 if((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk)) 
  4014c8:	4b5d      	ldr	r3, [pc, #372]	; (401640 <HardFault_Handler+0x288>)
  4014ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4014d0:	2b00      	cmp	r3, #0
  4014d2:	d041      	beq.n	401558 <HardFault_Handler+0x1a0>
		 {
			 dbgu_puts("Bus Fault: ");
  4014d4:	4867      	ldr	r0, [pc, #412]	; (401674 <HardFault_Handler+0x2bc>)
  4014d6:	4b59      	ldr	r3, [pc, #356]	; (40163c <HardFault_Handler+0x284>)
  4014d8:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_IBUSERR_MASK)		dbgu_puts("Instruction Bus Error \n");
  4014da:	4b59      	ldr	r3, [pc, #356]	; (401640 <HardFault_Handler+0x288>)
  4014dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d002      	beq.n	4014ec <HardFault_Handler+0x134>
  4014e6:	4864      	ldr	r0, [pc, #400]	; (401678 <HardFault_Handler+0x2c0>)
  4014e8:	4b54      	ldr	r3, [pc, #336]	; (40163c <HardFault_Handler+0x284>)
  4014ea:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_PRECISERR_MASK)	dbgu_puts("Data Bus Error \n");
  4014ec:	4b54      	ldr	r3, [pc, #336]	; (401640 <HardFault_Handler+0x288>)
  4014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4014f4:	2b00      	cmp	r3, #0
  4014f6:	d002      	beq.n	4014fe <HardFault_Handler+0x146>
  4014f8:	4860      	ldr	r0, [pc, #384]	; (40167c <HardFault_Handler+0x2c4>)
  4014fa:	4b50      	ldr	r3, [pc, #320]	; (40163c <HardFault_Handler+0x284>)
  4014fc:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_IMPRECISERR_MASK)	dbgu_puts("Priority Error \n");
  4014fe:	4b50      	ldr	r3, [pc, #320]	; (401640 <HardFault_Handler+0x288>)
  401500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  401506:	2b00      	cmp	r3, #0
  401508:	d002      	beq.n	401510 <HardFault_Handler+0x158>
  40150a:	485d      	ldr	r0, [pc, #372]	; (401680 <HardFault_Handler+0x2c8>)
  40150c:	4b4b      	ldr	r3, [pc, #300]	; (40163c <HardFault_Handler+0x284>)
  40150e:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_UNSTKERR_MASK)		dbgu_puts("on Unstacking \n");
  401510:	4b4b      	ldr	r3, [pc, #300]	; (401640 <HardFault_Handler+0x288>)
  401512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401514:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  401518:	2b00      	cmp	r3, #0
  40151a:	d002      	beq.n	401522 <HardFault_Handler+0x16a>
  40151c:	4859      	ldr	r0, [pc, #356]	; (401684 <HardFault_Handler+0x2cc>)
  40151e:	4b47      	ldr	r3, [pc, #284]	; (40163c <HardFault_Handler+0x284>)
  401520:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_STKERR_MASK)		dbgu_puts("on Stacking \n");
  401522:	4b47      	ldr	r3, [pc, #284]	; (401640 <HardFault_Handler+0x288>)
  401524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40152a:	2b00      	cmp	r3, #0
  40152c:	d002      	beq.n	401534 <HardFault_Handler+0x17c>
  40152e:	4856      	ldr	r0, [pc, #344]	; (401688 <HardFault_Handler+0x2d0>)
  401530:	4b42      	ldr	r3, [pc, #264]	; (40163c <HardFault_Handler+0x284>)
  401532:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_LSPERR_MASK)		dbgu_puts("occurred during Floating-point \n");
  401534:	4b42      	ldr	r3, [pc, #264]	; (401640 <HardFault_Handler+0x288>)
  401536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401538:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40153c:	2b00      	cmp	r3, #0
  40153e:	d002      	beq.n	401546 <HardFault_Handler+0x18e>
  401540:	4852      	ldr	r0, [pc, #328]	; (40168c <HardFault_Handler+0x2d4>)
  401542:	4b3e      	ldr	r3, [pc, #248]	; (40163c <HardFault_Handler+0x284>)
  401544:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_BFARVALID_MASK)	dbgu_puts("Address Register valid \n");
  401546:	4b3e      	ldr	r3, [pc, #248]	; (401640 <HardFault_Handler+0x288>)
  401548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40154a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  40154e:	2b00      	cmp	r3, #0
  401550:	d002      	beq.n	401558 <HardFault_Handler+0x1a0>
  401552:	484f      	ldr	r0, [pc, #316]	; (401690 <HardFault_Handler+0x2d8>)
  401554:	4b39      	ldr	r3, [pc, #228]	; (40163c <HardFault_Handler+0x284>)
  401556:	4798      	blx	r3
		 }
		 if((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk)) 
  401558:	4b39      	ldr	r3, [pc, #228]	; (401640 <HardFault_Handler+0x288>)
  40155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40155c:	b2db      	uxtb	r3, r3
  40155e:	2b00      	cmp	r3, #0
  401560:	d038      	beq.n	4015d4 <HardFault_Handler+0x21c>
		 {
			 dbgu_puts("Memory Manage Fault: ");
  401562:	484c      	ldr	r0, [pc, #304]	; (401694 <HardFault_Handler+0x2dc>)
  401564:	4b35      	ldr	r3, [pc, #212]	; (40163c <HardFault_Handler+0x284>)
  401566:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_IACCVIOL_MASK)		dbgu_puts("Instruction Access Violation \n");
  401568:	4b35      	ldr	r3, [pc, #212]	; (401640 <HardFault_Handler+0x288>)
  40156a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40156c:	f003 0301 	and.w	r3, r3, #1
  401570:	2b00      	cmp	r3, #0
  401572:	d002      	beq.n	40157a <HardFault_Handler+0x1c2>
  401574:	4848      	ldr	r0, [pc, #288]	; (401698 <HardFault_Handler+0x2e0>)
  401576:	4b31      	ldr	r3, [pc, #196]	; (40163c <HardFault_Handler+0x284>)
  401578:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_DACCVIOL_MASK)		dbgu_puts("Data Access Violation \n");
  40157a:	4b31      	ldr	r3, [pc, #196]	; (401640 <HardFault_Handler+0x288>)
  40157c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40157e:	f003 0302 	and.w	r3, r3, #2
  401582:	2b00      	cmp	r3, #0
  401584:	d002      	beq.n	40158c <HardFault_Handler+0x1d4>
  401586:	4845      	ldr	r0, [pc, #276]	; (40169c <HardFault_Handler+0x2e4>)
  401588:	4b2c      	ldr	r3, [pc, #176]	; (40163c <HardFault_Handler+0x284>)
  40158a:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MUNSTKERR_MASK)		dbgu_puts("MemManage Fault on Unstacking \n");
  40158c:	4b2c      	ldr	r3, [pc, #176]	; (401640 <HardFault_Handler+0x288>)
  40158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401590:	f003 0308 	and.w	r3, r3, #8
  401594:	2b00      	cmp	r3, #0
  401596:	d002      	beq.n	40159e <HardFault_Handler+0x1e6>
  401598:	4841      	ldr	r0, [pc, #260]	; (4016a0 <HardFault_Handler+0x2e8>)
  40159a:	4b28      	ldr	r3, [pc, #160]	; (40163c <HardFault_Handler+0x284>)
  40159c:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MSTKERR_MASK)		dbgu_puts("MemManage Fault on Stacking  \n");
  40159e:	4b28      	ldr	r3, [pc, #160]	; (401640 <HardFault_Handler+0x288>)
  4015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015a2:	f003 0310 	and.w	r3, r3, #16
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d002      	beq.n	4015b0 <HardFault_Handler+0x1f8>
  4015aa:	483e      	ldr	r0, [pc, #248]	; (4016a4 <HardFault_Handler+0x2ec>)
  4015ac:	4b23      	ldr	r3, [pc, #140]	; (40163c <HardFault_Handler+0x284>)
  4015ae:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MLSPERR_MASK)		dbgu_puts("MemManage Fault occurred during Floating-point \n");
  4015b0:	4b23      	ldr	r3, [pc, #140]	; (401640 <HardFault_Handler+0x288>)
  4015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015b4:	f003 0320 	and.w	r3, r3, #32
  4015b8:	2b00      	cmp	r3, #0
  4015ba:	d002      	beq.n	4015c2 <HardFault_Handler+0x20a>
  4015bc:	483a      	ldr	r0, [pc, #232]	; (4016a8 <HardFault_Handler+0x2f0>)
  4015be:	4b1f      	ldr	r3, [pc, #124]	; (40163c <HardFault_Handler+0x284>)
  4015c0:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MMARVALID_MASK)		dbgu_puts("Fault Address Register (MMFAR) valid  \n");
  4015c2:	4b1f      	ldr	r3, [pc, #124]	; (401640 <HardFault_Handler+0x288>)
  4015c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4015ca:	2b00      	cmp	r3, #0
  4015cc:	d002      	beq.n	4015d4 <HardFault_Handler+0x21c>
  4015ce:	4837      	ldr	r0, [pc, #220]	; (4016ac <HardFault_Handler+0x2f4>)
  4015d0:	4b1a      	ldr	r3, [pc, #104]	; (40163c <HardFault_Handler+0x284>)
  4015d2:	4798      	blx	r3
		}
		
	  }
	  uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);
  4015d4:	4815      	ldr	r0, [pc, #84]	; (40162c <HardFault_Handler+0x274>)
  4015d6:	4b36      	ldr	r3, [pc, #216]	; (4016b0 <HardFault_Handler+0x2f8>)
  4015d8:	4798      	blx	r3

	while (1) {
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);	//blink, blink, blink, ...
  4015da:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015de:	480b      	ldr	r0, [pc, #44]	; (40160c <HardFault_Handler+0x254>)
  4015e0:	4b0b      	ldr	r3, [pc, #44]	; (401610 <HardFault_Handler+0x258>)
  4015e2:	4798      	blx	r3
		ATSAME70_PIO_ClearOutput(LED0_PORT, LED0);
  4015e4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015e8:	4808      	ldr	r0, [pc, #32]	; (40160c <HardFault_Handler+0x254>)
  4015ea:	4b32      	ldr	r3, [pc, #200]	; (4016b4 <HardFault_Handler+0x2fc>)
  4015ec:	4798      	blx	r3
		delayms(100);
  4015ee:	2064      	movs	r0, #100	; 0x64
  4015f0:	4b31      	ldr	r3, [pc, #196]	; (4016b8 <HardFault_Handler+0x300>)
  4015f2:	4798      	blx	r3
		ATSAME70_PIO_SetOutput(LED0_PORT, LED0);
  4015f4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015f8:	4804      	ldr	r0, [pc, #16]	; (40160c <HardFault_Handler+0x254>)
  4015fa:	4b30      	ldr	r3, [pc, #192]	; (4016bc <HardFault_Handler+0x304>)
  4015fc:	4798      	blx	r3
		delayms(100);
  4015fe:	2064      	movs	r0, #100	; 0x64
  401600:	4b2d      	ldr	r3, [pc, #180]	; (4016b8 <HardFault_Handler+0x300>)
  401602:	4798      	blx	r3
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);	//blink, blink, blink, ...
  401604:	e7e9      	b.n	4015da <HardFault_Handler+0x222>
  401606:	bf00      	nop
  401608:	00401091 	.word	0x00401091
  40160c:	400e1200 	.word	0x400e1200
  401610:	004011d9 	.word	0x004011d9
  401614:	00400a6d 	.word	0x00400a6d
  401618:	400e0e00 	.word	0x400e0e00
  40161c:	004002e1 	.word	0x004002e1
  401620:	40088000 	.word	0x40088000
  401624:	400e0600 	.word	0x400e0600
  401628:	08f0d180 	.word	0x08f0d180
  40162c:	400e0800 	.word	0x400e0800
  401630:	00400fbd 	.word	0x00400fbd
  401634:	00b71b00 	.word	0x00b71b00
  401638:	00408874 	.word	0x00408874
  40163c:	00401175 	.word	0x00401175
  401640:	e000ed00 	.word	0xe000ed00
  401644:	0040888c 	.word	0x0040888c
  401648:	204009e0 	.word	0x204009e0
  40164c:	00401fa9 	.word	0x00401fa9
  401650:	004088a4 	.word	0x004088a4
  401654:	ffff0000 	.word	0xffff0000
  401658:	004088b8 	.word	0x004088b8
  40165c:	004088c8 	.word	0x004088c8
  401660:	004088e0 	.word	0x004088e0
  401664:	004088f0 	.word	0x004088f0
  401668:	00408904 	.word	0x00408904
  40166c:	00408918 	.word	0x00408918
  401670:	00408934 	.word	0x00408934
  401674:	00408948 	.word	0x00408948
  401678:	00408954 	.word	0x00408954
  40167c:	0040896c 	.word	0x0040896c
  401680:	00408980 	.word	0x00408980
  401684:	00408994 	.word	0x00408994
  401688:	004089a4 	.word	0x004089a4
  40168c:	004089b4 	.word	0x004089b4
  401690:	004089d8 	.word	0x004089d8
  401694:	004089f4 	.word	0x004089f4
  401698:	00408a0c 	.word	0x00408a0c
  40169c:	00408a2c 	.word	0x00408a2c
  4016a0:	00408a44 	.word	0x00408a44
  4016a4:	00408a64 	.word	0x00408a64
  4016a8:	00408a84 	.word	0x00408a84
  4016ac:	00408ab8 	.word	0x00408ab8
  4016b0:	004010f1 	.word	0x004010f1
  4016b4:	00401213 	.word	0x00401213
  4016b8:	00400a39 	.word	0x00400a39
  4016bc:	004011f9 	.word	0x004011f9

004016c0 <SystemInit>:
 *
 * \brief  Setup the microcontroller system.
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
  4016c0:	b480      	push	{r7}
  4016c2:	af00      	add	r7, sp, #0
    // Keep the default device state after reset
    SystemCoreClock = __SYSTEM_CLOCK;
  4016c4:	4b03      	ldr	r3, [pc, #12]	; (4016d4 <SystemInit+0x14>)
  4016c6:	4a04      	ldr	r2, [pc, #16]	; (4016d8 <SystemInit+0x18>)
  4016c8:	601a      	str	r2, [r3, #0]
    return;
  4016ca:	bf00      	nop
}
  4016cc:	46bd      	mov	sp, r7
  4016ce:	bc80      	pop	{r7}
  4016d0:	4770      	bx	lr
  4016d2:	bf00      	nop
  4016d4:	20400004 	.word	0x20400004
  4016d8:	003d0900 	.word	0x003d0900

004016dc <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4016dc:	b480      	push	{r7}
  4016de:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4016e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016e4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4016e8:	4b08      	ldr	r3, [pc, #32]	; (40170c <SCB_EnableICache+0x30>)
  4016ea:	2200      	movs	r2, #0
  4016ec:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4016f0:	4a06      	ldr	r2, [pc, #24]	; (40170c <SCB_EnableICache+0x30>)
  4016f2:	4b06      	ldr	r3, [pc, #24]	; (40170c <SCB_EnableICache+0x30>)
  4016f4:	695b      	ldr	r3, [r3, #20]
  4016f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4016fa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4016fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401700:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401704:	bf00      	nop
  401706:	46bd      	mov	sp, r7
  401708:	bc80      	pop	{r7}
  40170a:	4770      	bx	lr
  40170c:	e000ed00 	.word	0xe000ed00

00401710 <SCB_InvalidateICache>:
/** \brief Invalidate I-Cache

    The function invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache(void)
{
  401710:	b480      	push	{r7}
  401712:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401714:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401718:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;
  40171c:	4b05      	ldr	r3, [pc, #20]	; (401734 <SCB_InvalidateICache+0x24>)
  40171e:	2200      	movs	r2, #0
  401720:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb");
  401724:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401728:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  40172c:	bf00      	nop
  40172e:	46bd      	mov	sp, r7
  401730:	bc80      	pop	{r7}
  401732:	4770      	bx	lr
  401734:	e000ed00 	.word	0xe000ed00

00401738 <SCB_InvalidateDCache>:
/** \brief Invalidate D-Cache

    The function invalidates D-Cache
  */
__STATIC_INLINE void SCB_InvalidateDCache(void)
{
  401738:	b480      	push	{r7}
  40173a:	b08b      	sub	sp, #44	; 0x2c
  40173c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40173e:	4b22      	ldr	r3, [pc, #136]	; (4017c8 <SCB_InvalidateDCache+0x90>)
  401740:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401744:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401746:	69fb      	ldr	r3, [r7, #28]
  401748:	0b5b      	lsrs	r3, r3, #13
  40174a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40174e:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401750:	69fb      	ldr	r3, [r7, #28]
  401752:	f003 0307 	and.w	r3, r3, #7
  401756:	3304      	adds	r3, #4
  401758:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40175a:	69fb      	ldr	r3, [r7, #28]
  40175c:	08db      	lsrs	r3, r3, #3
  40175e:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401762:	617b      	str	r3, [r7, #20]
  401764:	697b      	ldr	r3, [r7, #20]
  401766:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401768:	68bb      	ldr	r3, [r7, #8]
  40176a:	fab3 f383 	clz	r3, r3
  40176e:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401770:	687b      	ldr	r3, [r7, #4]
  401772:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401774:	f003 031f 	and.w	r3, r3, #31
  401778:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40177a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40177e:	697b      	ldr	r3, [r7, #20]
  401780:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401782:	6a3a      	ldr	r2, [r7, #32]
  401784:	693b      	ldr	r3, [r7, #16]
  401786:	fa02 f303 	lsl.w	r3, r2, r3
  40178a:	4619      	mov	r1, r3
  40178c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40178e:	69bb      	ldr	r3, [r7, #24]
  401790:	fa02 f303 	lsl.w	r3, r2, r3
  401794:	430b      	orrs	r3, r1
  401796:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401798:	4a0b      	ldr	r2, [pc, #44]	; (4017c8 <SCB_InvalidateDCache+0x90>)
  40179a:	68fb      	ldr	r3, [r7, #12]
  40179c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4017a0:	6a3b      	ldr	r3, [r7, #32]
  4017a2:	1e5a      	subs	r2, r3, #1
  4017a4:	623a      	str	r2, [r7, #32]
  4017a6:	2b00      	cmp	r3, #0
  4017a8:	d1eb      	bne.n	401782 <SCB_InvalidateDCache+0x4a>
        } while(sets--);
  4017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017ac:	1e5a      	subs	r2, r3, #1
  4017ae:	627a      	str	r2, [r7, #36]	; 0x24
  4017b0:	2b00      	cmp	r3, #0
  4017b2:	d1e4      	bne.n	40177e <SCB_InvalidateDCache+0x46>
  4017b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017b8:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  4017bc:	bf00      	nop
  4017be:	372c      	adds	r7, #44	; 0x2c
  4017c0:	46bd      	mov	sp, r7
  4017c2:	bc80      	pop	{r7}
  4017c4:	4770      	bx	lr
  4017c6:	bf00      	nop
  4017c8:	e000ed00 	.word	0xe000ed00

004017cc <ATSAME70_PIO_SetOutput>:
{
  4017cc:	b480      	push	{r7}
  4017ce:	b083      	sub	sp, #12
  4017d0:	af00      	add	r7, sp, #0
  4017d2:	6078      	str	r0, [r7, #4]
  4017d4:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  4017d6:	687b      	ldr	r3, [r7, #4]
  4017d8:	683a      	ldr	r2, [r7, #0]
  4017da:	631a      	str	r2, [r3, #48]	; 0x30
}
  4017dc:	bf00      	nop
  4017de:	370c      	adds	r7, #12
  4017e0:	46bd      	mov	sp, r7
  4017e2:	bc80      	pop	{r7}
  4017e4:	4770      	bx	lr

004017e6 <ATSAME70_PIO_ClearOutput>:
{
  4017e6:	b480      	push	{r7}
  4017e8:	b083      	sub	sp, #12
  4017ea:	af00      	add	r7, sp, #0
  4017ec:	6078      	str	r0, [r7, #4]
  4017ee:	6039      	str	r1, [r7, #0]
	pPio->PIO_CODR = flag;
  4017f0:	687b      	ldr	r3, [r7, #4]
  4017f2:	683a      	ldr	r2, [r7, #0]
  4017f4:	635a      	str	r2, [r3, #52]	; 0x34
}
  4017f6:	bf00      	nop
  4017f8:	370c      	adds	r7, #12
  4017fa:	46bd      	mov	sp, r7
  4017fc:	bc80      	pop	{r7}
  4017fe:	4770      	bx	lr

00401800 <ATSAME70_PIO_GetInput>:
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
	return pPio->PIO_PDSR;
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
  40180c:	4618      	mov	r0, r3
  40180e:	370c      	adds	r7, #12
  401810:	46bd      	mov	sp, r7
  401812:	bc80      	pop	{r7}
  401814:	4770      	bx	lr
	...

00401818 <penrose>:
//#include "sram.h"

uint32_t sdram_heap_size  = 0;

void penrose(void)
{
  401818:	b580      	push	{r7, lr}
  40181a:	b0e0      	sub	sp, #384	; 0x180
  40181c:	af00      	add	r7, sp, #0
	char s[] = "\
  40181e:	1d3b      	adds	r3, r7, #4
  401820:	4a08      	ldr	r2, [pc, #32]	; (401844 <penrose+0x2c>)
  401822:	4618      	mov	r0, r3
  401824:	4611      	mov	r1, r2
  401826:	f240 1379 	movw	r3, #377	; 0x179
  40182a:	461a      	mov	r2, r3
  40182c:	4b06      	ldr	r3, [pc, #24]	; (401848 <penrose+0x30>)
  40182e:	4798      	blx	r3
	          \\      /   /\n\
	           \\    /   /\n\
	            \\  /   /\n\
	             \\/___/\n";

	dbgu_puts(s);
  401830:	1d3b      	adds	r3, r7, #4
  401832:	4618      	mov	r0, r3
  401834:	4b05      	ldr	r3, [pc, #20]	; (40184c <penrose+0x34>)
  401836:	4798      	blx	r3
}
  401838:	bf00      	nop
  40183a:	f507 77c0 	add.w	r7, r7, #384	; 0x180
  40183e:	46bd      	mov	sp, r7
  401840:	bd80      	pop	{r7, pc}
  401842:	bf00      	nop
  401844:	00408ae0 	.word	0x00408ae0
  401848:	00401db1 	.word	0x00401db1
  40184c:	00401175 	.word	0x00401175

00401850 <WDT_Disable>:


void WDT_Disable(Wdt *pWDT)
{
  401850:	b480      	push	{r7}
  401852:	b083      	sub	sp, #12
  401854:	af00      	add	r7, sp, #0
  401856:	6078      	str	r0, [r7, #4]
	pWDT->WDT_MR = WDT_MR_WDDIS;
  401858:	687b      	ldr	r3, [r7, #4]
  40185a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40185e:	605a      	str	r2, [r3, #4]
}
  401860:	bf00      	nop
  401862:	370c      	adds	r7, #12
  401864:	46bd      	mov	sp, r7
  401866:	bc80      	pop	{r7}
  401868:	4770      	bx	lr
	...

0040186c <led0_on>:
	dat[laenge]='\0';
	return &dat[0];
}

void led0_on (void)
{
  40186c:	b580      	push	{r7, lr}
  40186e:	af00      	add	r7, sp, #0
	ATSAME70_PIO_SetOutput(LED0_PORT,LED0);
  401870:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401874:	4802      	ldr	r0, [pc, #8]	; (401880 <led0_on+0x14>)
  401876:	4b03      	ldr	r3, [pc, #12]	; (401884 <led0_on+0x18>)
  401878:	4798      	blx	r3
}
  40187a:	bf00      	nop
  40187c:	bd80      	pop	{r7, pc}
  40187e:	bf00      	nop
  401880:	400e1200 	.word	0x400e1200
  401884:	004017cd 	.word	0x004017cd

00401888 <led1_on>:

void led1_on (void)
{
  401888:	b580      	push	{r7, lr}
  40188a:	af00      	add	r7, sp, #0
	ATSAME70_PIO_SetOutput(LED1_PORT,LED1);
  40188c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401890:	4802      	ldr	r0, [pc, #8]	; (40189c <led1_on+0x14>)
  401892:	4b03      	ldr	r3, [pc, #12]	; (4018a0 <led1_on+0x18>)
  401894:	4798      	blx	r3
}
  401896:	bf00      	nop
  401898:	bd80      	pop	{r7, pc}
  40189a:	bf00      	nop
  40189c:	400e1200 	.word	0x400e1200
  4018a0:	004017cd 	.word	0x004017cd

004018a4 <led0_off>:

void led0_off (void)
{
  4018a4:	b580      	push	{r7, lr}
  4018a6:	af00      	add	r7, sp, #0
	ATSAME70_PIO_ClearOutput(LED0_PORT,LED0);
  4018a8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4018ac:	4802      	ldr	r0, [pc, #8]	; (4018b8 <led0_off+0x14>)
  4018ae:	4b03      	ldr	r3, [pc, #12]	; (4018bc <led0_off+0x18>)
  4018b0:	4798      	blx	r3
}
  4018b2:	bf00      	nop
  4018b4:	bd80      	pop	{r7, pc}
  4018b6:	bf00      	nop
  4018b8:	400e1200 	.word	0x400e1200
  4018bc:	004017e7 	.word	0x004017e7

004018c0 <led1_off>:

void led1_off (void)
{
  4018c0:	b580      	push	{r7, lr}
  4018c2:	af00      	add	r7, sp, #0
	ATSAME70_PIO_ClearOutput(LED1_PORT,LED1);
  4018c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4018c8:	4802      	ldr	r0, [pc, #8]	; (4018d4 <led1_off+0x14>)
  4018ca:	4b03      	ldr	r3, [pc, #12]	; (4018d8 <led1_off+0x18>)
  4018cc:	4798      	blx	r3
}
  4018ce:	bf00      	nop
  4018d0:	bd80      	pop	{r7, pc}
  4018d2:	bf00      	nop
  4018d4:	400e1200 	.word	0x400e1200
  4018d8:	004017e7 	.word	0x004017e7

004018dc <spi_mp3_mmc_csenable>:

#define SPI_INTERFACE SPI0

// enable -> cs active: communicating with the VS1053
void spi_mp3_mmc_csenable(void) 
{
  4018dc:	b580      	push	{r7, lr}
  4018de:	af00      	add	r7, sp, #0
	ATSAME70_PIO_ClearOutput(EN_SPI_PORT, EN_SPI);
  4018e0:	f44f 7100 	mov.w	r1, #512	; 0x200
  4018e4:	4802      	ldr	r0, [pc, #8]	; (4018f0 <spi_mp3_mmc_csenable+0x14>)
  4018e6:	4b03      	ldr	r3, [pc, #12]	; (4018f4 <spi_mp3_mmc_csenable+0x18>)
  4018e8:	4798      	blx	r3
}
  4018ea:	bf00      	nop
  4018ec:	bd80      	pop	{r7, pc}
  4018ee:	bf00      	nop
  4018f0:	400e1200 	.word	0x400e1200
  4018f4:	004017e7 	.word	0x004017e7

004018f8 <spi_mp3_mmc_csdisable>:

// disable -> cs inactive: communicating with the VS1053
void spi_mp3_mmc_csdisable(void) 
{
  4018f8:	b580      	push	{r7, lr}
  4018fa:	af00      	add	r7, sp, #0
	ATSAME70_PIO_SetOutput(EN_SPI_PORT, EN_SPI);
  4018fc:	f44f 7100 	mov.w	r1, #512	; 0x200
  401900:	4802      	ldr	r0, [pc, #8]	; (40190c <spi_mp3_mmc_csdisable+0x14>)
  401902:	4b03      	ldr	r3, [pc, #12]	; (401910 <spi_mp3_mmc_csdisable+0x18>)
  401904:	4798      	blx	r3
}
  401906:	bf00      	nop
  401908:	bd80      	pop	{r7, pc}
  40190a:	bf00      	nop
  40190c:	400e1200 	.word	0x400e1200
  401910:	004017cd 	.word	0x004017cd

00401914 <spi_init>:

void spi_init(void) 
{
  401914:	b580      	push	{r7, lr}
  401916:	af00      	add	r7, sp, #0
	PMC_EnablePeripheral(ID_SPI0); // ID_SPI0
  401918:	2015      	movs	r0, #21
  40191a:	4b09      	ldr	r3, [pc, #36]	; (401940 <spi_init+0x2c>)
  40191c:	4798      	blx	r3
	SPI_INTERFACE->SPI_CR = SPI_CR_SWRST; //spi reset
  40191e:	4b09      	ldr	r3, [pc, #36]	; (401944 <spi_init+0x30>)
  401920:	2280      	movs	r2, #128	; 0x80
  401922:	601a      	str	r2, [r3, #0]
	
	spi_mp3_mmc_csenable();
  401924:	4b08      	ldr	r3, [pc, #32]	; (401948 <spi_init+0x34>)
  401926:	4798      	blx	r3
	
	SPI_INTERFACE->SPI_IDR = 0xff; //first test with all interrupts disabled
  401928:	4b06      	ldr	r3, [pc, #24]	; (401944 <spi_init+0x30>)
  40192a:	22ff      	movs	r2, #255	; 0xff
  40192c:	619a      	str	r2, [r3, #24]
	SPI_INTERFACE->SPI_MR = SPI_MR_MSTR
  40192e:	4b05      	ldr	r3, [pc, #20]	; (401944 <spi_init+0x30>)
  401930:	4a06      	ldr	r2, [pc, #24]	; (40194c <spi_init+0x38>)
  401932:	605a      	str	r2, [r3, #4]
		| SPI_MR_PS
		| SPI_MR_PCSDEC
		| (SELECT_SPI_MP3_MMC << 16)
		| SPI_MR_MODFDIS; //spi mode configuration
	
	SPI_INTERFACE->SPI_CR = SPI_CR_SPIEN //spi enable
  401934:	4b03      	ldr	r3, [pc, #12]	; (401944 <spi_init+0x30>)
  401936:	4a06      	ldr	r2, [pc, #24]	; (401950 <spi_init+0x3c>)
  401938:	601a      	str	r2, [r3, #0]
		| SPI_CR_FIFODIS;
}
  40193a:	bf00      	nop
  40193c:	bd80      	pop	{r7, pc}
  40193e:	bf00      	nop
  401940:	00400a6d 	.word	0x00400a6d
  401944:	40008000 	.word	0x40008000
  401948:	004018dd 	.word	0x004018dd
  40194c:	000b0017 	.word	0x000b0017
  401950:	80000001 	.word	0x80000001

00401954 <spi_init_devices>:
#if BOARD_MCK > (255 * FLASH_RAM_CLK)
#error FLASH spi shift clk too slow!
#endif

void spi_init_devices(void)
{
  401954:	b480      	push	{r7}
  401956:	af00      	add	r7, sp, #0
	// Kontrollinterface VS1053
	SPI_INTERFACE->SPI_CSR[SELECT_SPI_CSR_MP3_CTRL] =
  401958:	4b04      	ldr	r3, [pc, #16]	; (40196c <spi_init_devices+0x18>)
  40195a:	4a05      	ldr	r2, [pc, #20]	; (401970 <spi_init_devices+0x1c>)
  40195c:	631a      	str	r2, [r3, #48]	; 0x30
	| ((SPI_MP3_CTRL_MCK_DIV50 << 8 ))
	| SPI_CSR_DLYBS(SPI_DELAY_BEFORE_CLK_FLASH_RAM)
	| SPI_CSR_DLYBCT(SPI_DELAY_BETWEEN_TRANSFERS_FLASH_RAM);
	
	// Dateninterface VS1053
	SPI_INTERFACE->SPI_CSR[SELECT_SPI_CSR_MP3_DATA] =
  40195e:	4b03      	ldr	r3, [pc, #12]	; (40196c <spi_init_devices+0x18>)
  401960:	4a04      	ldr	r2, [pc, #16]	; (401974 <spi_init_devices+0x20>)
  401962:	635a      	str	r2, [r3, #52]	; 0x34
	| ((SPI_CS_AFTER_TRANSFER_ACTIVE << 3) & SPI_CSR_CSAAT)
	| SPI_CSR_BITS_8_BIT
	| ((SPI_MP3_DATA_MCK_DIV25 << 8 ))
	| SPI_CSR_DLYBS(SPI_DELAY_BEFORE_CLK_FLASH_RAM)
	| SPI_CSR_DLYBCT(SPI_DELAY_BETWEEN_TRANSFERS_FLASH_RAM);
}
  401964:	bf00      	nop
  401966:	46bd      	mov	sp, r7
  401968:	bc80      	pop	{r7}
  40196a:	4770      	bx	lr
  40196c:	40008000 	.word	0x40008000
  401970:	0101328a 	.word	0x0101328a
  401974:	0101190a 	.word	0x0101190a

00401978 <SPI_PutChar>:

static inline void SPI_PutChar (unsigned short character, unsigned char cs_number )
{
  401978:	b480      	push	{r7}
  40197a:	b083      	sub	sp, #12
  40197c:	af00      	add	r7, sp, #0
  40197e:	4603      	mov	r3, r0
  401980:	460a      	mov	r2, r1
  401982:	80fb      	strh	r3, [r7, #6]
  401984:	4613      	mov	r3, r2
  401986:	717b      	strb	r3, [r7, #5]
	SPI_INTERFACE->SPI_TDR = (character & 0xffff) | ((cs_number & 0x0f) << 16);
  401988:	4906      	ldr	r1, [pc, #24]	; (4019a4 <SPI_PutChar+0x2c>)
  40198a:	88fa      	ldrh	r2, [r7, #6]
  40198c:	797b      	ldrb	r3, [r7, #5]
  40198e:	041b      	lsls	r3, r3, #16
  401990:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  401994:	4313      	orrs	r3, r2
  401996:	60cb      	str	r3, [r1, #12]
}
  401998:	bf00      	nop
  40199a:	370c      	adds	r7, #12
  40199c:	46bd      	mov	sp, r7
  40199e:	bc80      	pop	{r7}
  4019a0:	4770      	bx	lr
  4019a2:	bf00      	nop
  4019a4:	40008000 	.word	0x40008000

004019a8 <SPI_GetChar>:

static inline int SPI_GetChar (void)
{
  4019a8:	b480      	push	{r7}
  4019aa:	af00      	add	r7, sp, #0
	return((SPI_INTERFACE->SPI_RDR) & 0xFFFF);
  4019ac:	4b03      	ldr	r3, [pc, #12]	; (4019bc <SPI_GetChar+0x14>)
  4019ae:	689b      	ldr	r3, [r3, #8]
  4019b0:	b29b      	uxth	r3, r3
}
  4019b2:	4618      	mov	r0, r3
  4019b4:	46bd      	mov	sp, r7
  4019b6:	bc80      	pop	{r7}
  4019b8:	4770      	bx	lr
  4019ba:	bf00      	nop
  4019bc:	40008000 	.word	0x40008000

004019c0 <VS1053_write>:
	spi_mp3_mmc_csdisable();
	delay20ns(4);
	spi_mp3_mmc_csenable();
	
}
void VS1053_write(unsigned char address, unsigned short count,unsigned short *pData){	
  4019c0:	b580      	push	{r7, lr}
  4019c2:	b084      	sub	sp, #16
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	4603      	mov	r3, r0
  4019c8:	603a      	str	r2, [r7, #0]
  4019ca:	71fb      	strb	r3, [r7, #7]
  4019cc:	460b      	mov	r3, r1
  4019ce:	80bb      	strh	r3, [r7, #4]
	SPI_INTERFACE->SPI_TDR = (VS1053_WRITE << 8) + address | (SELECT_SPI_MP3_CTRL << 16);
  4019d0:	4a1f      	ldr	r2, [pc, #124]	; (401a50 <VS1053_write+0x90>)
  4019d2:	79fb      	ldrb	r3, [r7, #7]
  4019d4:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4019d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4019dc:	60d3      	str	r3, [r2, #12]
	for (int i = 0; i < count; ++i){
  4019de:	2300      	movs	r3, #0
  4019e0:	60fb      	str	r3, [r7, #12]
  4019e2:	e026      	b.n	401a32 <VS1053_write+0x72>
		while(! (SPI_INTERFACE->SPI_SR & SPI_SR_TXEMPTY));
  4019e4:	bf00      	nop
  4019e6:	4b1a      	ldr	r3, [pc, #104]	; (401a50 <VS1053_write+0x90>)
  4019e8:	691b      	ldr	r3, [r3, #16]
  4019ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4019ee:	2b00      	cmp	r3, #0
  4019f0:	d0f9      	beq.n	4019e6 <VS1053_write+0x26>
		SPI_GetChar();
  4019f2:	4b18      	ldr	r3, [pc, #96]	; (401a54 <VS1053_write+0x94>)
  4019f4:	4798      	blx	r3
		SPI_PutChar(pData[i], SELECT_SPI_MP3_CTRL);	// send actual data
  4019f6:	68fb      	ldr	r3, [r7, #12]
  4019f8:	005b      	lsls	r3, r3, #1
  4019fa:	683a      	ldr	r2, [r7, #0]
  4019fc:	4413      	add	r3, r2
  4019fe:	881b      	ldrh	r3, [r3, #0]
  401a00:	2101      	movs	r1, #1
  401a02:	4618      	mov	r0, r3
  401a04:	4b14      	ldr	r3, [pc, #80]	; (401a58 <VS1053_write+0x98>)
  401a06:	4798      	blx	r3
		while(! (SPI_INTERFACE->SPI_SR & SPI_SR_TXEMPTY));
  401a08:	bf00      	nop
  401a0a:	4b11      	ldr	r3, [pc, #68]	; (401a50 <VS1053_write+0x90>)
  401a0c:	691b      	ldr	r3, [r3, #16]
  401a0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401a12:	2b00      	cmp	r3, #0
  401a14:	d0f9      	beq.n	401a0a <VS1053_write+0x4a>
		SPI_GetChar();
  401a16:	4b0f      	ldr	r3, [pc, #60]	; (401a54 <VS1053_write+0x94>)
  401a18:	4798      	blx	r3
		while(!(ATSAME70_PIO_GetInput(MP3_DREQ_PORT) & MP3_DREQ));
  401a1a:	bf00      	nop
  401a1c:	480f      	ldr	r0, [pc, #60]	; (401a5c <VS1053_write+0x9c>)
  401a1e:	4b10      	ldr	r3, [pc, #64]	; (401a60 <VS1053_write+0xa0>)
  401a20:	4798      	blx	r3
  401a22:	4603      	mov	r3, r0
  401a24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401a28:	2b00      	cmp	r3, #0
  401a2a:	d0f7      	beq.n	401a1c <VS1053_write+0x5c>
	for (int i = 0; i < count; ++i){
  401a2c:	68fb      	ldr	r3, [r7, #12]
  401a2e:	3301      	adds	r3, #1
  401a30:	60fb      	str	r3, [r7, #12]
  401a32:	88ba      	ldrh	r2, [r7, #4]
  401a34:	68fb      	ldr	r3, [r7, #12]
  401a36:	429a      	cmp	r2, r3
  401a38:	dcd4      	bgt.n	4019e4 <VS1053_write+0x24>
	}
	
	spi_mp3_mmc_csdisable();
  401a3a:	4b0a      	ldr	r3, [pc, #40]	; (401a64 <VS1053_write+0xa4>)
  401a3c:	4798      	blx	r3
	delay20ns(4);
  401a3e:	2004      	movs	r0, #4
  401a40:	4b09      	ldr	r3, [pc, #36]	; (401a68 <VS1053_write+0xa8>)
  401a42:	4798      	blx	r3
	spi_mp3_mmc_csenable();
  401a44:	4b09      	ldr	r3, [pc, #36]	; (401a6c <VS1053_write+0xac>)
  401a46:	4798      	blx	r3
}
  401a48:	bf00      	nop
  401a4a:	3710      	adds	r7, #16
  401a4c:	46bd      	mov	sp, r7
  401a4e:	bd80      	pop	{r7, pc}
  401a50:	40008000 	.word	0x40008000
  401a54:	004019a9 	.word	0x004019a9
  401a58:	00401979 	.word	0x00401979
  401a5c:	400e1200 	.word	0x400e1200
  401a60:	00401801 	.word	0x00401801
  401a64:	004018f9 	.word	0x004018f9
  401a68:	004009c1 	.word	0x004009c1
  401a6c:	004018dd 	.word	0x004018dd

00401a70 <VS1053_write_data>:

void VS1053_write_data(unsigned char data){
  401a70:	b580      	push	{r7, lr}
  401a72:	b082      	sub	sp, #8
  401a74:	af00      	add	r7, sp, #0
  401a76:	4603      	mov	r3, r0
  401a78:	71fb      	strb	r3, [r7, #7]
	while(!(ATSAME70_PIO_GetInput(MP3_DREQ_PORT) & MP3_DREQ)); // VS1053 ready for communication?
  401a7a:	bf00      	nop
  401a7c:	480f      	ldr	r0, [pc, #60]	; (401abc <VS1053_write_data+0x4c>)
  401a7e:	4b10      	ldr	r3, [pc, #64]	; (401ac0 <VS1053_write_data+0x50>)
  401a80:	4798      	blx	r3
  401a82:	4603      	mov	r3, r0
  401a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401a88:	2b00      	cmp	r3, #0
  401a8a:	d0f7      	beq.n	401a7c <VS1053_write_data+0xc>
	SPI_INTERFACE->SPI_TDR = data | (SELECT_SPI_MP3_DATA << 16);
  401a8c:	4a0d      	ldr	r2, [pc, #52]	; (401ac4 <VS1053_write_data+0x54>)
  401a8e:	79fb      	ldrb	r3, [r7, #7]
  401a90:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
  401a94:	60d3      	str	r3, [r2, #12]
	while(! (SPI_INTERFACE->SPI_SR & SPI_SR_TXEMPTY));
  401a96:	bf00      	nop
  401a98:	4b0a      	ldr	r3, [pc, #40]	; (401ac4 <VS1053_write_data+0x54>)
  401a9a:	691b      	ldr	r3, [r3, #16]
  401a9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401aa0:	2b00      	cmp	r3, #0
  401aa2:	d0f9      	beq.n	401a98 <VS1053_write_data+0x28>
	
	spi_mp3_mmc_csdisable();
  401aa4:	4b08      	ldr	r3, [pc, #32]	; (401ac8 <VS1053_write_data+0x58>)
  401aa6:	4798      	blx	r3
	delay20ns(4);
  401aa8:	2004      	movs	r0, #4
  401aaa:	4b08      	ldr	r3, [pc, #32]	; (401acc <VS1053_write_data+0x5c>)
  401aac:	4798      	blx	r3
	spi_mp3_mmc_csenable();
  401aae:	4b08      	ldr	r3, [pc, #32]	; (401ad0 <VS1053_write_data+0x60>)
  401ab0:	4798      	blx	r3
}
  401ab2:	bf00      	nop
  401ab4:	3708      	adds	r7, #8
  401ab6:	46bd      	mov	sp, r7
  401ab8:	bd80      	pop	{r7, pc}
  401aba:	bf00      	nop
  401abc:	400e1200 	.word	0x400e1200
  401ac0:	00401801 	.word	0x00401801
  401ac4:	40008000 	.word	0x40008000
  401ac8:	004018f9 	.word	0x004018f9
  401acc:	004009c1 	.word	0x004009c1
  401ad0:	004018dd 	.word	0x004018dd

00401ad4 <main>:
#define SC_ADD2 0x1000 // 1.5 *
#define VS1053_SC_ADD SC_ADD2


int main(void)
{
  401ad4:	b580      	push	{r7, lr}
  401ad6:	b082      	sub	sp, #8
  401ad8:	af00      	add	r7, sp, #0
	/* Initialize the SAM system */
	SystemClkInit();
  401ada:	4b47      	ldr	r3, [pc, #284]	; (401bf8 <main+0x124>)
  401adc:	4798      	blx	r3
	SystemInit();
  401ade:	4b47      	ldr	r3, [pc, #284]	; (401bfc <main+0x128>)
  401ae0:	4798      	blx	r3
	soft_reset();				//reset VS1053, LCD, SI4684,  ...
  401ae2:	4b47      	ldr	r3, [pc, #284]	; (401c00 <main+0x12c>)
  401ae4:	4798      	blx	r3
	SCB_InvalidateDCache();		//after reset, you must invalidate each cache before enabling it.
  401ae6:	4b47      	ldr	r3, [pc, #284]	; (401c04 <main+0x130>)
  401ae8:	4798      	blx	r3
	SCB_InvalidateICache();
  401aea:	4b47      	ldr	r3, [pc, #284]	; (401c08 <main+0x134>)
  401aec:	4798      	blx	r3
	WDT_Disable(WDT);
  401aee:	4847      	ldr	r0, [pc, #284]	; (401c0c <main+0x138>)
  401af0:	4b47      	ldr	r3, [pc, #284]	; (401c10 <main+0x13c>)
  401af2:	4798      	blx	r3
	MPU_Configure();
  401af4:	4b47      	ldr	r3, [pc, #284]	; (401c14 <main+0x140>)
  401af6:	4798      	blx	r3
	SCB_EnableICache();
  401af8:	4b47      	ldr	r3, [pc, #284]	; (401c18 <main+0x144>)
  401afa:	4798      	blx	r3
	board_init();
  401afc:	4b47      	ldr	r3, [pc, #284]	; (401c1c <main+0x148>)
  401afe:	4798      	blx	r3
	dbgu_uart_init();
  401b00:	4b47      	ldr	r3, [pc, #284]	; (401c20 <main+0x14c>)
  401b02:	4798      	blx	r3
	dbgu_clear();
  401b04:	4b47      	ldr	r3, [pc, #284]	; (401c24 <main+0x150>)
  401b06:	4798      	blx	r3
	dbgu_puts("\n");
  401b08:	4847      	ldr	r0, [pc, #284]	; (401c28 <main+0x154>)
  401b0a:	4b48      	ldr	r3, [pc, #288]	; (401c2c <main+0x158>)
  401b0c:	4798      	blx	r3
	dbgu_puts("Hello World! (" __DATE__ " " __TIME__ ")\n");
  401b0e:	4848      	ldr	r0, [pc, #288]	; (401c30 <main+0x15c>)
  401b10:	4b46      	ldr	r3, [pc, #280]	; (401c2c <main+0x158>)
  401b12:	4798      	blx	r3
	penrose();
  401b14:	4b47      	ldr	r3, [pc, #284]	; (401c34 <main+0x160>)
  401b16:	4798      	blx	r3
	printf("MCK: %ld Hz\n",(int32_t) BOARD_MCK);
  401b18:	4947      	ldr	r1, [pc, #284]	; (401c38 <main+0x164>)
  401b1a:	4848      	ldr	r0, [pc, #288]	; (401c3c <main+0x168>)
  401b1c:	4b48      	ldr	r3, [pc, #288]	; (401c40 <main+0x16c>)
  401b1e:	4798      	blx	r3
	calibrate_delayus();
  401b20:	4b48      	ldr	r3, [pc, #288]	; (401c44 <main+0x170>)
  401b22:	4798      	blx	r3
	
	
	spi_init();
  401b24:	4b48      	ldr	r3, [pc, #288]	; (401c48 <main+0x174>)
  401b26:	4798      	blx	r3
	spi_init_devices();
  401b28:	4b48      	ldr	r3, [pc, #288]	; (401c4c <main+0x178>)
  401b2a:	4798      	blx	r3
	
	unsigned short buffer = VS1053_SOFT_RESET;
  401b2c:	2304      	movs	r3, #4
  401b2e:	807b      	strh	r3, [r7, #2]
	VS1053_write(0, 1, &buffer);		// init control register of VS1053
  401b30:	1cbb      	adds	r3, r7, #2
  401b32:	461a      	mov	r2, r3
  401b34:	2101      	movs	r1, #1
  401b36:	2000      	movs	r0, #0
  401b38:	4b45      	ldr	r3, [pc, #276]	; (401c50 <main+0x17c>)
  401b3a:	4798      	blx	r3
	
	dbgu_puts("1\n");
  401b3c:	4845      	ldr	r0, [pc, #276]	; (401c54 <main+0x180>)
  401b3e:	4b3b      	ldr	r3, [pc, #236]	; (401c2c <main+0x158>)
  401b40:	4798      	blx	r3
	
	buffer = (VS1002_NATIVE_SPI_MODE + VS1053_SM_TESTS
  401b42:	f44f 6302 	mov.w	r3, #2080	; 0x820
  401b46:	807b      	strh	r3, [r7, #2]
	+ VS1053_DCLK_RAISING_EDGE + VS1053_CLK_RANGE12_13MHZ);
	
	VS1053_write(0, 1, &buffer);		// init control register of VS1053
  401b48:	1cbb      	adds	r3, r7, #2
  401b4a:	461a      	mov	r2, r3
  401b4c:	2101      	movs	r1, #1
  401b4e:	2000      	movs	r0, #0
  401b50:	4b3f      	ldr	r3, [pc, #252]	; (401c50 <main+0x17c>)
  401b52:	4798      	blx	r3
	
	buffer =(VS1053_SC_FREQ + VS1053_SC_ADD + VS1053_SC_MULT);
  401b54:	f24f 4330 	movw	r3, #62512	; 0xf430
  401b58:	807b      	strh	r3, [r7, #2]
	
	VS1053_write(0x03, 1, &buffer);		// init clock register of VS1053
  401b5a:	1cbb      	adds	r3, r7, #2
  401b5c:	461a      	mov	r2, r3
  401b5e:	2101      	movs	r1, #1
  401b60:	2003      	movs	r0, #3
  401b62:	4b3b      	ldr	r3, [pc, #236]	; (401c50 <main+0x17c>)
  401b64:	4798      	blx	r3
	
	for(int i = 0; i < 2; ++i){
  401b66:	2300      	movs	r3, #0
  401b68:	607b      	str	r3, [r7, #4]
  401b6a:	e01a      	b.n	401ba2 <main+0xce>
		VS1053_write_data(0x53);
  401b6c:	2053      	movs	r0, #83	; 0x53
  401b6e:	4b3a      	ldr	r3, [pc, #232]	; (401c58 <main+0x184>)
  401b70:	4798      	blx	r3
		VS1053_write_data(0xef);
  401b72:	20ef      	movs	r0, #239	; 0xef
  401b74:	4b38      	ldr	r3, [pc, #224]	; (401c58 <main+0x184>)
  401b76:	4798      	blx	r3
		VS1053_write_data(0x6e);
  401b78:	206e      	movs	r0, #110	; 0x6e
  401b7a:	4b37      	ldr	r3, [pc, #220]	; (401c58 <main+0x184>)
  401b7c:	4798      	blx	r3
		VS1053_write_data(0x7e);	// frequency in this byte
  401b7e:	207e      	movs	r0, #126	; 0x7e
  401b80:	4b35      	ldr	r3, [pc, #212]	; (401c58 <main+0x184>)
  401b82:	4798      	blx	r3
		
		VS1053_write_data(0);
  401b84:	2000      	movs	r0, #0
  401b86:	4b34      	ldr	r3, [pc, #208]	; (401c58 <main+0x184>)
  401b88:	4798      	blx	r3
		VS1053_write_data(0);
  401b8a:	2000      	movs	r0, #0
  401b8c:	4b32      	ldr	r3, [pc, #200]	; (401c58 <main+0x184>)
  401b8e:	4798      	blx	r3
		VS1053_write_data(0);
  401b90:	2000      	movs	r0, #0
  401b92:	4b31      	ldr	r3, [pc, #196]	; (401c58 <main+0x184>)
  401b94:	4798      	blx	r3
		VS1053_write_data(0);
  401b96:	2000      	movs	r0, #0
  401b98:	4b2f      	ldr	r3, [pc, #188]	; (401c58 <main+0x184>)
  401b9a:	4798      	blx	r3
	for(int i = 0; i < 2; ++i){
  401b9c:	687b      	ldr	r3, [r7, #4]
  401b9e:	3301      	adds	r3, #1
  401ba0:	607b      	str	r3, [r7, #4]
  401ba2:	687b      	ldr	r3, [r7, #4]
  401ba4:	2b01      	cmp	r3, #1
  401ba6:	dde1      	ble.n	401b6c <main+0x98>
	}
	
	
	buffer = 0x0000;
  401ba8:	2300      	movs	r3, #0
  401baa:	807b      	strh	r3, [r7, #2]
	VS1053_write(0x0B, 0, &buffer);		// set volume
  401bac:	1cbb      	adds	r3, r7, #2
  401bae:	461a      	mov	r2, r3
  401bb0:	2100      	movs	r1, #0
  401bb2:	200b      	movs	r0, #11
  401bb4:	4b26      	ldr	r3, [pc, #152]	; (401c50 <main+0x17c>)
  401bb6:	4798      	blx	r3
	
	
	
	while (1)
	{
		led0_on();
  401bb8:	4b28      	ldr	r3, [pc, #160]	; (401c5c <main+0x188>)
  401bba:	4798      	blx	r3
		delayms(300);
  401bbc:	f44f 7096 	mov.w	r0, #300	; 0x12c
  401bc0:	4b27      	ldr	r3, [pc, #156]	; (401c60 <main+0x18c>)
  401bc2:	4798      	blx	r3
		led1_on();
  401bc4:	4b27      	ldr	r3, [pc, #156]	; (401c64 <main+0x190>)
  401bc6:	4798      	blx	r3
		delayms(500);
  401bc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401bcc:	4b24      	ldr	r3, [pc, #144]	; (401c60 <main+0x18c>)
  401bce:	4798      	blx	r3
		dbgu_puts("leds on!\n");
  401bd0:	4825      	ldr	r0, [pc, #148]	; (401c68 <main+0x194>)
  401bd2:	4b16      	ldr	r3, [pc, #88]	; (401c2c <main+0x158>)
  401bd4:	4798      	blx	r3
		led0_off();
  401bd6:	4b25      	ldr	r3, [pc, #148]	; (401c6c <main+0x198>)
  401bd8:	4798      	blx	r3
		delayms(800);
  401bda:	f44f 7048 	mov.w	r0, #800	; 0x320
  401bde:	4b20      	ldr	r3, [pc, #128]	; (401c60 <main+0x18c>)
  401be0:	4798      	blx	r3
		led1_off();
  401be2:	4b23      	ldr	r3, [pc, #140]	; (401c70 <main+0x19c>)
  401be4:	4798      	blx	r3
		delayms(1000);
  401be6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  401bea:	4b1d      	ldr	r3, [pc, #116]	; (401c60 <main+0x18c>)
  401bec:	4798      	blx	r3
		dbgu_puts("leds off!\n");
  401bee:	4821      	ldr	r0, [pc, #132]	; (401c74 <main+0x1a0>)
  401bf0:	4b0e      	ldr	r3, [pc, #56]	; (401c2c <main+0x158>)
  401bf2:	4798      	blx	r3
		led0_on();
  401bf4:	e7e0      	b.n	401bb8 <main+0xe4>
  401bf6:	bf00      	nop
  401bf8:	00400ae1 	.word	0x00400ae1
  401bfc:	004016c1 	.word	0x004016c1
  401c00:	00400979 	.word	0x00400979
  401c04:	00401739 	.word	0x00401739
  401c08:	00401711 	.word	0x00401711
  401c0c:	400e1850 	.word	0x400e1850
  401c10:	00401851 	.word	0x00401851
  401c14:	00401d39 	.word	0x00401d39
  401c18:	004016dd 	.word	0x004016dd
  401c1c:	0040038d 	.word	0x0040038d
  401c20:	00401025 	.word	0x00401025
  401c24:	004011a9 	.word	0x004011a9
  401c28:	00408c5c 	.word	0x00408c5c
  401c2c:	00401175 	.word	0x00401175
  401c30:	00408c60 	.word	0x00408c60
  401c34:	00401819 	.word	0x00401819
  401c38:	08f0d180 	.word	0x08f0d180
  401c3c:	00408c88 	.word	0x00408c88
  401c40:	00401f81 	.word	0x00401f81
  401c44:	00400c8d 	.word	0x00400c8d
  401c48:	00401915 	.word	0x00401915
  401c4c:	00401955 	.word	0x00401955
  401c50:	004019c1 	.word	0x004019c1
  401c54:	00408c98 	.word	0x00408c98
  401c58:	00401a71 	.word	0x00401a71
  401c5c:	0040186d 	.word	0x0040186d
  401c60:	00400a39 	.word	0x00400a39
  401c64:	00401889 	.word	0x00401889
  401c68:	00408c9c 	.word	0x00408c9c
  401c6c:	004018a5 	.word	0x004018a5
  401c70:	004018c1 	.word	0x004018c1
  401c74:	00408ca8 	.word	0x00408ca8

00401c78 <MPU_Enable>:
 * \brief Enables the MPU module.
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void MPU_Enable(uint32_t dwMPUEnable)
{
  401c78:	b480      	push	{r7}
  401c7a:	b083      	sub	sp, #12
  401c7c:	af00      	add	r7, sp, #0
  401c7e:	6078      	str	r0, [r7, #4]
	MPU->CTRL = dwMPUEnable;
  401c80:	4a03      	ldr	r2, [pc, #12]	; (401c90 <MPU_Enable+0x18>)
  401c82:	687b      	ldr	r3, [r7, #4]
  401c84:	6053      	str	r3, [r2, #4]
}
  401c86:	bf00      	nop
  401c88:	370c      	adds	r7, #12
  401c8a:	46bd      	mov	sp, r7
  401c8c:	bc80      	pop	{r7}
  401c8e:	4770      	bx	lr
  401c90:	e000ed90 	.word	0xe000ed90

00401c94 <MPU_SetRegionNum>:
 * \brief Set active memory region.
 *
 * \param dwRegionNum  The memory region to be active.
 */
void MPU_SetRegionNum(uint32_t dwRegionNum)
{
  401c94:	b480      	push	{r7}
  401c96:	b083      	sub	sp, #12
  401c98:	af00      	add	r7, sp, #0
  401c9a:	6078      	str	r0, [r7, #4]
	MPU->RNR = dwRegionNum;
  401c9c:	4a03      	ldr	r2, [pc, #12]	; (401cac <MPU_SetRegionNum+0x18>)
  401c9e:	687b      	ldr	r3, [r7, #4]
  401ca0:	6093      	str	r3, [r2, #8]
}
  401ca2:	bf00      	nop
  401ca4:	370c      	adds	r7, #12
  401ca6:	46bd      	mov	sp, r7
  401ca8:	bc80      	pop	{r7}
  401caa:	4770      	bx	lr
  401cac:	e000ed90 	.word	0xe000ed90

00401cb0 <MPU_DisableRegion>:

/**
 * \brief Disable the current active region.
 */
extern void MPU_DisableRegion(void)
{
  401cb0:	b480      	push	{r7}
  401cb2:	af00      	add	r7, sp, #0
	MPU->RASR &= 0xfffffffe;
  401cb4:	4a04      	ldr	r2, [pc, #16]	; (401cc8 <MPU_DisableRegion+0x18>)
  401cb6:	4b04      	ldr	r3, [pc, #16]	; (401cc8 <MPU_DisableRegion+0x18>)
  401cb8:	691b      	ldr	r3, [r3, #16]
  401cba:	f023 0301 	bic.w	r3, r3, #1
  401cbe:	6113      	str	r3, [r2, #16]
}
  401cc0:	bf00      	nop
  401cc2:	46bd      	mov	sp, r7
  401cc4:	bc80      	pop	{r7}
  401cc6:	4770      	bx	lr
  401cc8:	e000ed90 	.word	0xe000ed90

00401ccc <MPU_SetRegion>:
 *
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void MPU_SetRegion(uint32_t dwRegionBaseAddr, uint32_t dwRegionAttr)
{
  401ccc:	b480      	push	{r7}
  401cce:	b083      	sub	sp, #12
  401cd0:	af00      	add	r7, sp, #0
  401cd2:	6078      	str	r0, [r7, #4]
  401cd4:	6039      	str	r1, [r7, #0]
	MPU->RBAR = dwRegionBaseAddr;
  401cd6:	4a05      	ldr	r2, [pc, #20]	; (401cec <MPU_SetRegion+0x20>)
  401cd8:	687b      	ldr	r3, [r7, #4]
  401cda:	60d3      	str	r3, [r2, #12]
	MPU->RASR = dwRegionAttr;
  401cdc:	4a03      	ldr	r2, [pc, #12]	; (401cec <MPU_SetRegion+0x20>)
  401cde:	683b      	ldr	r3, [r7, #0]
  401ce0:	6113      	str	r3, [r2, #16]
}
  401ce2:	bf00      	nop
  401ce4:	370c      	adds	r7, #12
  401ce6:	46bd      	mov	sp, r7
  401ce8:	bc80      	pop	{r7}
  401cea:	4770      	bx	lr
  401cec:	e000ed90 	.word	0xe000ed90

00401cf0 <MPU_UpdateRegions>:
 *
 *  \return Unused (ANSI-C compatibility).
 */
void MPU_UpdateRegions(uint32_t dwRegionNum, uint32_t dwRegionBaseAddr,
						uint32_t dwRegionAttr)
{
  401cf0:	b580      	push	{r7, lr}
  401cf2:	b084      	sub	sp, #16
  401cf4:	af00      	add	r7, sp, #0
  401cf6:	60f8      	str	r0, [r7, #12]
  401cf8:	60b9      	str	r1, [r7, #8]
  401cfa:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401cfc:	b672      	cpsid	i
  __ASM volatile ("dsb");
  401cfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d02:	f3bf 8f6f 	isb	sy
	/* Clean up data and instruction buffer */
	__DSB();
	__ISB();

	/* Set active region */
	MPU_SetRegionNum(dwRegionNum);
  401d06:	68f8      	ldr	r0, [r7, #12]
  401d08:	4b08      	ldr	r3, [pc, #32]	; (401d2c <MPU_UpdateRegions+0x3c>)
  401d0a:	4798      	blx	r3

	/* Disable region */
	MPU_DisableRegion();
  401d0c:	4b08      	ldr	r3, [pc, #32]	; (401d30 <MPU_UpdateRegions+0x40>)
  401d0e:	4798      	blx	r3

	/* Update region attribute */
	MPU_SetRegion(dwRegionBaseAddr, dwRegionAttr);
  401d10:	6879      	ldr	r1, [r7, #4]
  401d12:	68b8      	ldr	r0, [r7, #8]
  401d14:	4b07      	ldr	r3, [pc, #28]	; (401d34 <MPU_UpdateRegions+0x44>)
  401d16:	4798      	blx	r3
  __ASM volatile ("dsb");
  401d18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d1c:	f3bf 8f6f 	isb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401d20:	b662      	cpsie	i
	__DSB();
	__ISB();

	/* Enable the interrupt */
	__enable_irq();
}
  401d22:	bf00      	nop
  401d24:	3710      	adds	r7, #16
  401d26:	46bd      	mov	sp, r7
  401d28:	bd80      	pop	{r7, pc}
  401d2a:	bf00      	nop
  401d2c:	00401c95 	.word	0x00401c95
  401d30:	00401cb1 	.word	0x00401cb1
  401d34:	00401ccd 	.word	0x00401ccd

00401d38 <MPU_Configure>:
#define MPU_REGION0					MPU_EXT_EBI_REGION
#define MPU_REGION0_BASE_ADDRESS	EXT_EBI_START_ADDRESS
#define MPU_REGION0_ATTRIBUTE       MPU_ENABLE | MPU_REGION_SIZE | MPU_ATTRIBUTE                             //MPU_RSAR register

void MPU_Configure (void)
{
  401d38:	b580      	push	{r7, lr}
  401d3a:	af00      	add	r7, sp, #0
	MPU_UpdateRegions(MPU_REGION0,MPU_REGION0_BASE_ADDRESS,MPU_REGION0_ATTRIBUTE);
  401d3c:	4a05      	ldr	r2, [pc, #20]	; (401d54 <MPU_Configure+0x1c>)
  401d3e:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  401d42:	2007      	movs	r0, #7
  401d44:	4b04      	ldr	r3, [pc, #16]	; (401d58 <MPU_Configure+0x20>)
  401d46:	4798      	blx	r3
	MPU_Enable(MPU_REGION0);
  401d48:	2007      	movs	r0, #7
  401d4a:	4b04      	ldr	r3, [pc, #16]	; (401d5c <MPU_Configure+0x24>)
  401d4c:	4798      	blx	r3
  401d4e:	bf00      	nop
  401d50:	bd80      	pop	{r7, pc}
  401d52:	bf00      	nop
  401d54:	13000037 	.word	0x13000037
  401d58:	00401cf1 	.word	0x00401cf1
  401d5c:	00401c79 	.word	0x00401c79

00401d60 <__libc_init_array>:
  401d60:	b570      	push	{r4, r5, r6, lr}
  401d62:	4e0f      	ldr	r6, [pc, #60]	; (401da0 <__libc_init_array+0x40>)
  401d64:	4d0f      	ldr	r5, [pc, #60]	; (401da4 <__libc_init_array+0x44>)
  401d66:	1b76      	subs	r6, r6, r5
  401d68:	10b6      	asrs	r6, r6, #2
  401d6a:	bf18      	it	ne
  401d6c:	2400      	movne	r4, #0
  401d6e:	d005      	beq.n	401d7c <__libc_init_array+0x1c>
  401d70:	3401      	adds	r4, #1
  401d72:	f855 3b04 	ldr.w	r3, [r5], #4
  401d76:	4798      	blx	r3
  401d78:	42a6      	cmp	r6, r4
  401d7a:	d1f9      	bne.n	401d70 <__libc_init_array+0x10>
  401d7c:	4e0a      	ldr	r6, [pc, #40]	; (401da8 <__libc_init_array+0x48>)
  401d7e:	4d0b      	ldr	r5, [pc, #44]	; (401dac <__libc_init_array+0x4c>)
  401d80:	1b76      	subs	r6, r6, r5
  401d82:	f007 f8ed 	bl	408f60 <_init>
  401d86:	10b6      	asrs	r6, r6, #2
  401d88:	bf18      	it	ne
  401d8a:	2400      	movne	r4, #0
  401d8c:	d006      	beq.n	401d9c <__libc_init_array+0x3c>
  401d8e:	3401      	adds	r4, #1
  401d90:	f855 3b04 	ldr.w	r3, [r5], #4
  401d94:	4798      	blx	r3
  401d96:	42a6      	cmp	r6, r4
  401d98:	d1f9      	bne.n	401d8e <__libc_init_array+0x2e>
  401d9a:	bd70      	pop	{r4, r5, r6, pc}
  401d9c:	bd70      	pop	{r4, r5, r6, pc}
  401d9e:	bf00      	nop
  401da0:	00408f6c 	.word	0x00408f6c
  401da4:	00408f6c 	.word	0x00408f6c
  401da8:	00408f74 	.word	0x00408f74
  401dac:	00408f6c 	.word	0x00408f6c

00401db0 <memcpy>:
  401db0:	4684      	mov	ip, r0
  401db2:	ea41 0300 	orr.w	r3, r1, r0
  401db6:	f013 0303 	ands.w	r3, r3, #3
  401dba:	d16d      	bne.n	401e98 <memcpy+0xe8>
  401dbc:	3a40      	subs	r2, #64	; 0x40
  401dbe:	d341      	bcc.n	401e44 <memcpy+0x94>
  401dc0:	f851 3b04 	ldr.w	r3, [r1], #4
  401dc4:	f840 3b04 	str.w	r3, [r0], #4
  401dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  401dcc:	f840 3b04 	str.w	r3, [r0], #4
  401dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  401dd4:	f840 3b04 	str.w	r3, [r0], #4
  401dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  401ddc:	f840 3b04 	str.w	r3, [r0], #4
  401de0:	f851 3b04 	ldr.w	r3, [r1], #4
  401de4:	f840 3b04 	str.w	r3, [r0], #4
  401de8:	f851 3b04 	ldr.w	r3, [r1], #4
  401dec:	f840 3b04 	str.w	r3, [r0], #4
  401df0:	f851 3b04 	ldr.w	r3, [r1], #4
  401df4:	f840 3b04 	str.w	r3, [r0], #4
  401df8:	f851 3b04 	ldr.w	r3, [r1], #4
  401dfc:	f840 3b04 	str.w	r3, [r0], #4
  401e00:	f851 3b04 	ldr.w	r3, [r1], #4
  401e04:	f840 3b04 	str.w	r3, [r0], #4
  401e08:	f851 3b04 	ldr.w	r3, [r1], #4
  401e0c:	f840 3b04 	str.w	r3, [r0], #4
  401e10:	f851 3b04 	ldr.w	r3, [r1], #4
  401e14:	f840 3b04 	str.w	r3, [r0], #4
  401e18:	f851 3b04 	ldr.w	r3, [r1], #4
  401e1c:	f840 3b04 	str.w	r3, [r0], #4
  401e20:	f851 3b04 	ldr.w	r3, [r1], #4
  401e24:	f840 3b04 	str.w	r3, [r0], #4
  401e28:	f851 3b04 	ldr.w	r3, [r1], #4
  401e2c:	f840 3b04 	str.w	r3, [r0], #4
  401e30:	f851 3b04 	ldr.w	r3, [r1], #4
  401e34:	f840 3b04 	str.w	r3, [r0], #4
  401e38:	f851 3b04 	ldr.w	r3, [r1], #4
  401e3c:	f840 3b04 	str.w	r3, [r0], #4
  401e40:	3a40      	subs	r2, #64	; 0x40
  401e42:	d2bd      	bcs.n	401dc0 <memcpy+0x10>
  401e44:	3230      	adds	r2, #48	; 0x30
  401e46:	d311      	bcc.n	401e6c <memcpy+0xbc>
  401e48:	f851 3b04 	ldr.w	r3, [r1], #4
  401e4c:	f840 3b04 	str.w	r3, [r0], #4
  401e50:	f851 3b04 	ldr.w	r3, [r1], #4
  401e54:	f840 3b04 	str.w	r3, [r0], #4
  401e58:	f851 3b04 	ldr.w	r3, [r1], #4
  401e5c:	f840 3b04 	str.w	r3, [r0], #4
  401e60:	f851 3b04 	ldr.w	r3, [r1], #4
  401e64:	f840 3b04 	str.w	r3, [r0], #4
  401e68:	3a10      	subs	r2, #16
  401e6a:	d2ed      	bcs.n	401e48 <memcpy+0x98>
  401e6c:	320c      	adds	r2, #12
  401e6e:	d305      	bcc.n	401e7c <memcpy+0xcc>
  401e70:	f851 3b04 	ldr.w	r3, [r1], #4
  401e74:	f840 3b04 	str.w	r3, [r0], #4
  401e78:	3a04      	subs	r2, #4
  401e7a:	d2f9      	bcs.n	401e70 <memcpy+0xc0>
  401e7c:	3204      	adds	r2, #4
  401e7e:	d008      	beq.n	401e92 <memcpy+0xe2>
  401e80:	07d2      	lsls	r2, r2, #31
  401e82:	bf1c      	itt	ne
  401e84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401e88:	f800 3b01 	strbne.w	r3, [r0], #1
  401e8c:	d301      	bcc.n	401e92 <memcpy+0xe2>
  401e8e:	880b      	ldrh	r3, [r1, #0]
  401e90:	8003      	strh	r3, [r0, #0]
  401e92:	4660      	mov	r0, ip
  401e94:	4770      	bx	lr
  401e96:	bf00      	nop
  401e98:	2a08      	cmp	r2, #8
  401e9a:	d313      	bcc.n	401ec4 <memcpy+0x114>
  401e9c:	078b      	lsls	r3, r1, #30
  401e9e:	d08d      	beq.n	401dbc <memcpy+0xc>
  401ea0:	f010 0303 	ands.w	r3, r0, #3
  401ea4:	d08a      	beq.n	401dbc <memcpy+0xc>
  401ea6:	f1c3 0304 	rsb	r3, r3, #4
  401eaa:	1ad2      	subs	r2, r2, r3
  401eac:	07db      	lsls	r3, r3, #31
  401eae:	bf1c      	itt	ne
  401eb0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401eb4:	f800 3b01 	strbne.w	r3, [r0], #1
  401eb8:	d380      	bcc.n	401dbc <memcpy+0xc>
  401eba:	f831 3b02 	ldrh.w	r3, [r1], #2
  401ebe:	f820 3b02 	strh.w	r3, [r0], #2
  401ec2:	e77b      	b.n	401dbc <memcpy+0xc>
  401ec4:	3a04      	subs	r2, #4
  401ec6:	d3d9      	bcc.n	401e7c <memcpy+0xcc>
  401ec8:	3a01      	subs	r2, #1
  401eca:	f811 3b01 	ldrb.w	r3, [r1], #1
  401ece:	f800 3b01 	strb.w	r3, [r0], #1
  401ed2:	d2f9      	bcs.n	401ec8 <memcpy+0x118>
  401ed4:	780b      	ldrb	r3, [r1, #0]
  401ed6:	7003      	strb	r3, [r0, #0]
  401ed8:	784b      	ldrb	r3, [r1, #1]
  401eda:	7043      	strb	r3, [r0, #1]
  401edc:	788b      	ldrb	r3, [r1, #2]
  401ede:	7083      	strb	r3, [r0, #2]
  401ee0:	4660      	mov	r0, ip
  401ee2:	4770      	bx	lr

00401ee4 <memset>:
  401ee4:	b470      	push	{r4, r5, r6}
  401ee6:	0786      	lsls	r6, r0, #30
  401ee8:	d046      	beq.n	401f78 <memset+0x94>
  401eea:	1e54      	subs	r4, r2, #1
  401eec:	2a00      	cmp	r2, #0
  401eee:	d041      	beq.n	401f74 <memset+0x90>
  401ef0:	b2ca      	uxtb	r2, r1
  401ef2:	4603      	mov	r3, r0
  401ef4:	e002      	b.n	401efc <memset+0x18>
  401ef6:	f114 34ff 	adds.w	r4, r4, #4294967295
  401efa:	d33b      	bcc.n	401f74 <memset+0x90>
  401efc:	f803 2b01 	strb.w	r2, [r3], #1
  401f00:	079d      	lsls	r5, r3, #30
  401f02:	d1f8      	bne.n	401ef6 <memset+0x12>
  401f04:	2c03      	cmp	r4, #3
  401f06:	d92e      	bls.n	401f66 <memset+0x82>
  401f08:	b2cd      	uxtb	r5, r1
  401f0a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401f0e:	2c0f      	cmp	r4, #15
  401f10:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401f14:	d919      	bls.n	401f4a <memset+0x66>
  401f16:	f103 0210 	add.w	r2, r3, #16
  401f1a:	4626      	mov	r6, r4
  401f1c:	3e10      	subs	r6, #16
  401f1e:	2e0f      	cmp	r6, #15
  401f20:	f842 5c10 	str.w	r5, [r2, #-16]
  401f24:	f842 5c0c 	str.w	r5, [r2, #-12]
  401f28:	f842 5c08 	str.w	r5, [r2, #-8]
  401f2c:	f842 5c04 	str.w	r5, [r2, #-4]
  401f30:	f102 0210 	add.w	r2, r2, #16
  401f34:	d8f2      	bhi.n	401f1c <memset+0x38>
  401f36:	f1a4 0210 	sub.w	r2, r4, #16
  401f3a:	f022 020f 	bic.w	r2, r2, #15
  401f3e:	f004 040f 	and.w	r4, r4, #15
  401f42:	3210      	adds	r2, #16
  401f44:	2c03      	cmp	r4, #3
  401f46:	4413      	add	r3, r2
  401f48:	d90d      	bls.n	401f66 <memset+0x82>
  401f4a:	461e      	mov	r6, r3
  401f4c:	4622      	mov	r2, r4
  401f4e:	3a04      	subs	r2, #4
  401f50:	2a03      	cmp	r2, #3
  401f52:	f846 5b04 	str.w	r5, [r6], #4
  401f56:	d8fa      	bhi.n	401f4e <memset+0x6a>
  401f58:	1f22      	subs	r2, r4, #4
  401f5a:	f022 0203 	bic.w	r2, r2, #3
  401f5e:	3204      	adds	r2, #4
  401f60:	4413      	add	r3, r2
  401f62:	f004 0403 	and.w	r4, r4, #3
  401f66:	b12c      	cbz	r4, 401f74 <memset+0x90>
  401f68:	b2c9      	uxtb	r1, r1
  401f6a:	441c      	add	r4, r3
  401f6c:	f803 1b01 	strb.w	r1, [r3], #1
  401f70:	429c      	cmp	r4, r3
  401f72:	d1fb      	bne.n	401f6c <memset+0x88>
  401f74:	bc70      	pop	{r4, r5, r6}
  401f76:	4770      	bx	lr
  401f78:	4614      	mov	r4, r2
  401f7a:	4603      	mov	r3, r0
  401f7c:	e7c2      	b.n	401f04 <memset+0x20>
  401f7e:	bf00      	nop

00401f80 <printf>:
  401f80:	b40f      	push	{r0, r1, r2, r3}
  401f82:	b500      	push	{lr}
  401f84:	4907      	ldr	r1, [pc, #28]	; (401fa4 <printf+0x24>)
  401f86:	b083      	sub	sp, #12
  401f88:	ab04      	add	r3, sp, #16
  401f8a:	6808      	ldr	r0, [r1, #0]
  401f8c:	f853 2b04 	ldr.w	r2, [r3], #4
  401f90:	6881      	ldr	r1, [r0, #8]
  401f92:	9301      	str	r3, [sp, #4]
  401f94:	f001 fb1a 	bl	4035cc <_vfprintf_r>
  401f98:	b003      	add	sp, #12
  401f9a:	f85d eb04 	ldr.w	lr, [sp], #4
  401f9e:	b004      	add	sp, #16
  401fa0:	4770      	bx	lr
  401fa2:	bf00      	nop
  401fa4:	20400008 	.word	0x20400008

00401fa8 <sprintf>:
  401fa8:	b40e      	push	{r1, r2, r3}
  401faa:	b5f0      	push	{r4, r5, r6, r7, lr}
  401fac:	b09c      	sub	sp, #112	; 0x70
  401fae:	ab21      	add	r3, sp, #132	; 0x84
  401fb0:	490f      	ldr	r1, [pc, #60]	; (401ff0 <sprintf+0x48>)
  401fb2:	f853 2b04 	ldr.w	r2, [r3], #4
  401fb6:	9301      	str	r3, [sp, #4]
  401fb8:	4605      	mov	r5, r0
  401fba:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401fbe:	6808      	ldr	r0, [r1, #0]
  401fc0:	9502      	str	r5, [sp, #8]
  401fc2:	f44f 7702 	mov.w	r7, #520	; 0x208
  401fc6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401fca:	a902      	add	r1, sp, #8
  401fcc:	9506      	str	r5, [sp, #24]
  401fce:	f8ad 7014 	strh.w	r7, [sp, #20]
  401fd2:	9404      	str	r4, [sp, #16]
  401fd4:	9407      	str	r4, [sp, #28]
  401fd6:	f8ad 6016 	strh.w	r6, [sp, #22]
  401fda:	f000 f87f 	bl	4020dc <_svfprintf_r>
  401fde:	9b02      	ldr	r3, [sp, #8]
  401fe0:	2200      	movs	r2, #0
  401fe2:	701a      	strb	r2, [r3, #0]
  401fe4:	b01c      	add	sp, #112	; 0x70
  401fe6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401fea:	b003      	add	sp, #12
  401fec:	4770      	bx	lr
  401fee:	bf00      	nop
  401ff0:	20400008 	.word	0x20400008
	...

00402000 <strlen>:
  402000:	f890 f000 	pld	[r0]
  402004:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402008:	f020 0107 	bic.w	r1, r0, #7
  40200c:	f06f 0c00 	mvn.w	ip, #0
  402010:	f010 0407 	ands.w	r4, r0, #7
  402014:	f891 f020 	pld	[r1, #32]
  402018:	f040 8049 	bne.w	4020ae <strlen+0xae>
  40201c:	f04f 0400 	mov.w	r4, #0
  402020:	f06f 0007 	mvn.w	r0, #7
  402024:	e9d1 2300 	ldrd	r2, r3, [r1]
  402028:	f891 f040 	pld	[r1, #64]	; 0x40
  40202c:	f100 0008 	add.w	r0, r0, #8
  402030:	fa82 f24c 	uadd8	r2, r2, ip
  402034:	faa4 f28c 	sel	r2, r4, ip
  402038:	fa83 f34c 	uadd8	r3, r3, ip
  40203c:	faa2 f38c 	sel	r3, r2, ip
  402040:	bb4b      	cbnz	r3, 402096 <strlen+0x96>
  402042:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402046:	fa82 f24c 	uadd8	r2, r2, ip
  40204a:	f100 0008 	add.w	r0, r0, #8
  40204e:	faa4 f28c 	sel	r2, r4, ip
  402052:	fa83 f34c 	uadd8	r3, r3, ip
  402056:	faa2 f38c 	sel	r3, r2, ip
  40205a:	b9e3      	cbnz	r3, 402096 <strlen+0x96>
  40205c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402060:	fa82 f24c 	uadd8	r2, r2, ip
  402064:	f100 0008 	add.w	r0, r0, #8
  402068:	faa4 f28c 	sel	r2, r4, ip
  40206c:	fa83 f34c 	uadd8	r3, r3, ip
  402070:	faa2 f38c 	sel	r3, r2, ip
  402074:	b97b      	cbnz	r3, 402096 <strlen+0x96>
  402076:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40207a:	f101 0120 	add.w	r1, r1, #32
  40207e:	fa82 f24c 	uadd8	r2, r2, ip
  402082:	f100 0008 	add.w	r0, r0, #8
  402086:	faa4 f28c 	sel	r2, r4, ip
  40208a:	fa83 f34c 	uadd8	r3, r3, ip
  40208e:	faa2 f38c 	sel	r3, r2, ip
  402092:	2b00      	cmp	r3, #0
  402094:	d0c6      	beq.n	402024 <strlen+0x24>
  402096:	2a00      	cmp	r2, #0
  402098:	bf04      	itt	eq
  40209a:	3004      	addeq	r0, #4
  40209c:	461a      	moveq	r2, r3
  40209e:	ba12      	rev	r2, r2
  4020a0:	fab2 f282 	clz	r2, r2
  4020a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4020a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4020ac:	4770      	bx	lr
  4020ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4020b2:	f004 0503 	and.w	r5, r4, #3
  4020b6:	f1c4 0000 	rsb	r0, r4, #0
  4020ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4020be:	f014 0f04 	tst.w	r4, #4
  4020c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4020c6:	fa0c f505 	lsl.w	r5, ip, r5
  4020ca:	ea62 0205 	orn	r2, r2, r5
  4020ce:	bf1c      	itt	ne
  4020d0:	ea63 0305 	ornne	r3, r3, r5
  4020d4:	4662      	movne	r2, ip
  4020d6:	f04f 0400 	mov.w	r4, #0
  4020da:	e7a9      	b.n	402030 <strlen+0x30>

004020dc <_svfprintf_r>:
  4020dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020e0:	b0c3      	sub	sp, #268	; 0x10c
  4020e2:	460c      	mov	r4, r1
  4020e4:	910b      	str	r1, [sp, #44]	; 0x2c
  4020e6:	4692      	mov	sl, r2
  4020e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4020ea:	900c      	str	r0, [sp, #48]	; 0x30
  4020ec:	f004 fa42 	bl	406574 <_localeconv_r>
  4020f0:	6803      	ldr	r3, [r0, #0]
  4020f2:	931a      	str	r3, [sp, #104]	; 0x68
  4020f4:	4618      	mov	r0, r3
  4020f6:	f7ff ff83 	bl	402000 <strlen>
  4020fa:	89a3      	ldrh	r3, [r4, #12]
  4020fc:	9019      	str	r0, [sp, #100]	; 0x64
  4020fe:	0619      	lsls	r1, r3, #24
  402100:	d503      	bpl.n	40210a <_svfprintf_r+0x2e>
  402102:	6923      	ldr	r3, [r4, #16]
  402104:	2b00      	cmp	r3, #0
  402106:	f001 8003 	beq.w	403110 <_svfprintf_r+0x1034>
  40210a:	2300      	movs	r3, #0
  40210c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402110:	9313      	str	r3, [sp, #76]	; 0x4c
  402112:	9315      	str	r3, [sp, #84]	; 0x54
  402114:	9314      	str	r3, [sp, #80]	; 0x50
  402116:	9327      	str	r3, [sp, #156]	; 0x9c
  402118:	9326      	str	r3, [sp, #152]	; 0x98
  40211a:	9318      	str	r3, [sp, #96]	; 0x60
  40211c:	931b      	str	r3, [sp, #108]	; 0x6c
  40211e:	9309      	str	r3, [sp, #36]	; 0x24
  402120:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402124:	46c8      	mov	r8, r9
  402126:	9316      	str	r3, [sp, #88]	; 0x58
  402128:	9317      	str	r3, [sp, #92]	; 0x5c
  40212a:	f89a 3000 	ldrb.w	r3, [sl]
  40212e:	4654      	mov	r4, sl
  402130:	b1e3      	cbz	r3, 40216c <_svfprintf_r+0x90>
  402132:	2b25      	cmp	r3, #37	; 0x25
  402134:	d102      	bne.n	40213c <_svfprintf_r+0x60>
  402136:	e019      	b.n	40216c <_svfprintf_r+0x90>
  402138:	2b25      	cmp	r3, #37	; 0x25
  40213a:	d003      	beq.n	402144 <_svfprintf_r+0x68>
  40213c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402140:	2b00      	cmp	r3, #0
  402142:	d1f9      	bne.n	402138 <_svfprintf_r+0x5c>
  402144:	eba4 050a 	sub.w	r5, r4, sl
  402148:	b185      	cbz	r5, 40216c <_svfprintf_r+0x90>
  40214a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40214c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40214e:	f8c8 a000 	str.w	sl, [r8]
  402152:	3301      	adds	r3, #1
  402154:	442a      	add	r2, r5
  402156:	2b07      	cmp	r3, #7
  402158:	f8c8 5004 	str.w	r5, [r8, #4]
  40215c:	9227      	str	r2, [sp, #156]	; 0x9c
  40215e:	9326      	str	r3, [sp, #152]	; 0x98
  402160:	dc7f      	bgt.n	402262 <_svfprintf_r+0x186>
  402162:	f108 0808 	add.w	r8, r8, #8
  402166:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402168:	442b      	add	r3, r5
  40216a:	9309      	str	r3, [sp, #36]	; 0x24
  40216c:	7823      	ldrb	r3, [r4, #0]
  40216e:	2b00      	cmp	r3, #0
  402170:	d07f      	beq.n	402272 <_svfprintf_r+0x196>
  402172:	2300      	movs	r3, #0
  402174:	461a      	mov	r2, r3
  402176:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40217a:	4619      	mov	r1, r3
  40217c:	930d      	str	r3, [sp, #52]	; 0x34
  40217e:	469b      	mov	fp, r3
  402180:	f04f 30ff 	mov.w	r0, #4294967295
  402184:	7863      	ldrb	r3, [r4, #1]
  402186:	900a      	str	r0, [sp, #40]	; 0x28
  402188:	f104 0a01 	add.w	sl, r4, #1
  40218c:	f10a 0a01 	add.w	sl, sl, #1
  402190:	f1a3 0020 	sub.w	r0, r3, #32
  402194:	2858      	cmp	r0, #88	; 0x58
  402196:	f200 83c1 	bhi.w	40291c <_svfprintf_r+0x840>
  40219a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40219e:	0238      	.short	0x0238
  4021a0:	03bf03bf 	.word	0x03bf03bf
  4021a4:	03bf0240 	.word	0x03bf0240
  4021a8:	03bf03bf 	.word	0x03bf03bf
  4021ac:	03bf03bf 	.word	0x03bf03bf
  4021b0:	024503bf 	.word	0x024503bf
  4021b4:	03bf0203 	.word	0x03bf0203
  4021b8:	026b005d 	.word	0x026b005d
  4021bc:	028603bf 	.word	0x028603bf
  4021c0:	039d039d 	.word	0x039d039d
  4021c4:	039d039d 	.word	0x039d039d
  4021c8:	039d039d 	.word	0x039d039d
  4021cc:	039d039d 	.word	0x039d039d
  4021d0:	03bf039d 	.word	0x03bf039d
  4021d4:	03bf03bf 	.word	0x03bf03bf
  4021d8:	03bf03bf 	.word	0x03bf03bf
  4021dc:	03bf03bf 	.word	0x03bf03bf
  4021e0:	03bf03bf 	.word	0x03bf03bf
  4021e4:	033703bf 	.word	0x033703bf
  4021e8:	03bf0357 	.word	0x03bf0357
  4021ec:	03bf0357 	.word	0x03bf0357
  4021f0:	03bf03bf 	.word	0x03bf03bf
  4021f4:	039803bf 	.word	0x039803bf
  4021f8:	03bf03bf 	.word	0x03bf03bf
  4021fc:	03bf03ad 	.word	0x03bf03ad
  402200:	03bf03bf 	.word	0x03bf03bf
  402204:	03bf03bf 	.word	0x03bf03bf
  402208:	03bf0259 	.word	0x03bf0259
  40220c:	031e03bf 	.word	0x031e03bf
  402210:	03bf03bf 	.word	0x03bf03bf
  402214:	03bf03bf 	.word	0x03bf03bf
  402218:	03bf03bf 	.word	0x03bf03bf
  40221c:	03bf03bf 	.word	0x03bf03bf
  402220:	03bf03bf 	.word	0x03bf03bf
  402224:	02db02c6 	.word	0x02db02c6
  402228:	03570357 	.word	0x03570357
  40222c:	028b0357 	.word	0x028b0357
  402230:	03bf02db 	.word	0x03bf02db
  402234:	029003bf 	.word	0x029003bf
  402238:	029d03bf 	.word	0x029d03bf
  40223c:	02b401cc 	.word	0x02b401cc
  402240:	03bf0208 	.word	0x03bf0208
  402244:	03bf01e1 	.word	0x03bf01e1
  402248:	03bf007e 	.word	0x03bf007e
  40224c:	020d03bf 	.word	0x020d03bf
  402250:	980d      	ldr	r0, [sp, #52]	; 0x34
  402252:	930f      	str	r3, [sp, #60]	; 0x3c
  402254:	4240      	negs	r0, r0
  402256:	900d      	str	r0, [sp, #52]	; 0x34
  402258:	f04b 0b04 	orr.w	fp, fp, #4
  40225c:	f89a 3000 	ldrb.w	r3, [sl]
  402260:	e794      	b.n	40218c <_svfprintf_r+0xb0>
  402262:	aa25      	add	r2, sp, #148	; 0x94
  402264:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402266:	980c      	ldr	r0, [sp, #48]	; 0x30
  402268:	f005 fa7e 	bl	407768 <__ssprint_r>
  40226c:	b940      	cbnz	r0, 402280 <_svfprintf_r+0x1a4>
  40226e:	46c8      	mov	r8, r9
  402270:	e779      	b.n	402166 <_svfprintf_r+0x8a>
  402272:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402274:	b123      	cbz	r3, 402280 <_svfprintf_r+0x1a4>
  402276:	980c      	ldr	r0, [sp, #48]	; 0x30
  402278:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40227a:	aa25      	add	r2, sp, #148	; 0x94
  40227c:	f005 fa74 	bl	407768 <__ssprint_r>
  402280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402282:	899b      	ldrh	r3, [r3, #12]
  402284:	f013 0f40 	tst.w	r3, #64	; 0x40
  402288:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40228a:	bf18      	it	ne
  40228c:	f04f 33ff 	movne.w	r3, #4294967295
  402290:	9309      	str	r3, [sp, #36]	; 0x24
  402292:	9809      	ldr	r0, [sp, #36]	; 0x24
  402294:	b043      	add	sp, #268	; 0x10c
  402296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40229a:	f01b 0f20 	tst.w	fp, #32
  40229e:	9311      	str	r3, [sp, #68]	; 0x44
  4022a0:	f040 81dd 	bne.w	40265e <_svfprintf_r+0x582>
  4022a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022a6:	f01b 0f10 	tst.w	fp, #16
  4022aa:	4613      	mov	r3, r2
  4022ac:	f040 856e 	bne.w	402d8c <_svfprintf_r+0xcb0>
  4022b0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022b4:	f000 856a 	beq.w	402d8c <_svfprintf_r+0xcb0>
  4022b8:	8814      	ldrh	r4, [r2, #0]
  4022ba:	3204      	adds	r2, #4
  4022bc:	2500      	movs	r5, #0
  4022be:	2301      	movs	r3, #1
  4022c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4022c2:	2700      	movs	r7, #0
  4022c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4022c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4022ca:	1c4a      	adds	r2, r1, #1
  4022cc:	f000 8265 	beq.w	40279a <_svfprintf_r+0x6be>
  4022d0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4022d4:	9207      	str	r2, [sp, #28]
  4022d6:	ea54 0205 	orrs.w	r2, r4, r5
  4022da:	f040 8264 	bne.w	4027a6 <_svfprintf_r+0x6ca>
  4022de:	2900      	cmp	r1, #0
  4022e0:	f040 843c 	bne.w	402b5c <_svfprintf_r+0xa80>
  4022e4:	2b00      	cmp	r3, #0
  4022e6:	f040 84d7 	bne.w	402c98 <_svfprintf_r+0xbbc>
  4022ea:	f01b 0301 	ands.w	r3, fp, #1
  4022ee:	930e      	str	r3, [sp, #56]	; 0x38
  4022f0:	f000 8604 	beq.w	402efc <_svfprintf_r+0xe20>
  4022f4:	ae42      	add	r6, sp, #264	; 0x108
  4022f6:	2330      	movs	r3, #48	; 0x30
  4022f8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4022fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402300:	4293      	cmp	r3, r2
  402302:	bfb8      	it	lt
  402304:	4613      	movlt	r3, r2
  402306:	9308      	str	r3, [sp, #32]
  402308:	2300      	movs	r3, #0
  40230a:	9312      	str	r3, [sp, #72]	; 0x48
  40230c:	b117      	cbz	r7, 402314 <_svfprintf_r+0x238>
  40230e:	9b08      	ldr	r3, [sp, #32]
  402310:	3301      	adds	r3, #1
  402312:	9308      	str	r3, [sp, #32]
  402314:	9b07      	ldr	r3, [sp, #28]
  402316:	f013 0302 	ands.w	r3, r3, #2
  40231a:	9310      	str	r3, [sp, #64]	; 0x40
  40231c:	d002      	beq.n	402324 <_svfprintf_r+0x248>
  40231e:	9b08      	ldr	r3, [sp, #32]
  402320:	3302      	adds	r3, #2
  402322:	9308      	str	r3, [sp, #32]
  402324:	9b07      	ldr	r3, [sp, #28]
  402326:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40232a:	f040 830e 	bne.w	40294a <_svfprintf_r+0x86e>
  40232e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402330:	9a08      	ldr	r2, [sp, #32]
  402332:	eba3 0b02 	sub.w	fp, r3, r2
  402336:	f1bb 0f00 	cmp.w	fp, #0
  40233a:	f340 8306 	ble.w	40294a <_svfprintf_r+0x86e>
  40233e:	f1bb 0f10 	cmp.w	fp, #16
  402342:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402344:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402346:	dd29      	ble.n	40239c <_svfprintf_r+0x2c0>
  402348:	4643      	mov	r3, r8
  40234a:	4621      	mov	r1, r4
  40234c:	46a8      	mov	r8, r5
  40234e:	2710      	movs	r7, #16
  402350:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402352:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402354:	e006      	b.n	402364 <_svfprintf_r+0x288>
  402356:	f1ab 0b10 	sub.w	fp, fp, #16
  40235a:	f1bb 0f10 	cmp.w	fp, #16
  40235e:	f103 0308 	add.w	r3, r3, #8
  402362:	dd18      	ble.n	402396 <_svfprintf_r+0x2ba>
  402364:	3201      	adds	r2, #1
  402366:	48b7      	ldr	r0, [pc, #732]	; (402644 <_svfprintf_r+0x568>)
  402368:	9226      	str	r2, [sp, #152]	; 0x98
  40236a:	3110      	adds	r1, #16
  40236c:	2a07      	cmp	r2, #7
  40236e:	9127      	str	r1, [sp, #156]	; 0x9c
  402370:	e883 0081 	stmia.w	r3, {r0, r7}
  402374:	ddef      	ble.n	402356 <_svfprintf_r+0x27a>
  402376:	aa25      	add	r2, sp, #148	; 0x94
  402378:	4629      	mov	r1, r5
  40237a:	4620      	mov	r0, r4
  40237c:	f005 f9f4 	bl	407768 <__ssprint_r>
  402380:	2800      	cmp	r0, #0
  402382:	f47f af7d 	bne.w	402280 <_svfprintf_r+0x1a4>
  402386:	f1ab 0b10 	sub.w	fp, fp, #16
  40238a:	f1bb 0f10 	cmp.w	fp, #16
  40238e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402390:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402392:	464b      	mov	r3, r9
  402394:	dce6      	bgt.n	402364 <_svfprintf_r+0x288>
  402396:	4645      	mov	r5, r8
  402398:	460c      	mov	r4, r1
  40239a:	4698      	mov	r8, r3
  40239c:	3201      	adds	r2, #1
  40239e:	4ba9      	ldr	r3, [pc, #676]	; (402644 <_svfprintf_r+0x568>)
  4023a0:	9226      	str	r2, [sp, #152]	; 0x98
  4023a2:	445c      	add	r4, fp
  4023a4:	2a07      	cmp	r2, #7
  4023a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4023a8:	e888 0808 	stmia.w	r8, {r3, fp}
  4023ac:	f300 8498 	bgt.w	402ce0 <_svfprintf_r+0xc04>
  4023b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023b4:	f108 0808 	add.w	r8, r8, #8
  4023b8:	b177      	cbz	r7, 4023d8 <_svfprintf_r+0x2fc>
  4023ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023bc:	3301      	adds	r3, #1
  4023be:	3401      	adds	r4, #1
  4023c0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4023c4:	2201      	movs	r2, #1
  4023c6:	2b07      	cmp	r3, #7
  4023c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4023ca:	9326      	str	r3, [sp, #152]	; 0x98
  4023cc:	e888 0006 	stmia.w	r8, {r1, r2}
  4023d0:	f300 83db 	bgt.w	402b8a <_svfprintf_r+0xaae>
  4023d4:	f108 0808 	add.w	r8, r8, #8
  4023d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4023da:	b16b      	cbz	r3, 4023f8 <_svfprintf_r+0x31c>
  4023dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023de:	3301      	adds	r3, #1
  4023e0:	3402      	adds	r4, #2
  4023e2:	a91e      	add	r1, sp, #120	; 0x78
  4023e4:	2202      	movs	r2, #2
  4023e6:	2b07      	cmp	r3, #7
  4023e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4023ea:	9326      	str	r3, [sp, #152]	; 0x98
  4023ec:	e888 0006 	stmia.w	r8, {r1, r2}
  4023f0:	f300 83d6 	bgt.w	402ba0 <_svfprintf_r+0xac4>
  4023f4:	f108 0808 	add.w	r8, r8, #8
  4023f8:	2d80      	cmp	r5, #128	; 0x80
  4023fa:	f000 8315 	beq.w	402a28 <_svfprintf_r+0x94c>
  4023fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402402:	1a9f      	subs	r7, r3, r2
  402404:	2f00      	cmp	r7, #0
  402406:	dd36      	ble.n	402476 <_svfprintf_r+0x39a>
  402408:	2f10      	cmp	r7, #16
  40240a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40240c:	4d8e      	ldr	r5, [pc, #568]	; (402648 <_svfprintf_r+0x56c>)
  40240e:	dd27      	ble.n	402460 <_svfprintf_r+0x384>
  402410:	4642      	mov	r2, r8
  402412:	4621      	mov	r1, r4
  402414:	46b0      	mov	r8, r6
  402416:	f04f 0b10 	mov.w	fp, #16
  40241a:	462e      	mov	r6, r5
  40241c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40241e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402420:	e004      	b.n	40242c <_svfprintf_r+0x350>
  402422:	3f10      	subs	r7, #16
  402424:	2f10      	cmp	r7, #16
  402426:	f102 0208 	add.w	r2, r2, #8
  40242a:	dd15      	ble.n	402458 <_svfprintf_r+0x37c>
  40242c:	3301      	adds	r3, #1
  40242e:	3110      	adds	r1, #16
  402430:	2b07      	cmp	r3, #7
  402432:	9127      	str	r1, [sp, #156]	; 0x9c
  402434:	9326      	str	r3, [sp, #152]	; 0x98
  402436:	e882 0840 	stmia.w	r2, {r6, fp}
  40243a:	ddf2      	ble.n	402422 <_svfprintf_r+0x346>
  40243c:	aa25      	add	r2, sp, #148	; 0x94
  40243e:	4629      	mov	r1, r5
  402440:	4620      	mov	r0, r4
  402442:	f005 f991 	bl	407768 <__ssprint_r>
  402446:	2800      	cmp	r0, #0
  402448:	f47f af1a 	bne.w	402280 <_svfprintf_r+0x1a4>
  40244c:	3f10      	subs	r7, #16
  40244e:	2f10      	cmp	r7, #16
  402450:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402452:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402454:	464a      	mov	r2, r9
  402456:	dce9      	bgt.n	40242c <_svfprintf_r+0x350>
  402458:	4635      	mov	r5, r6
  40245a:	460c      	mov	r4, r1
  40245c:	4646      	mov	r6, r8
  40245e:	4690      	mov	r8, r2
  402460:	3301      	adds	r3, #1
  402462:	443c      	add	r4, r7
  402464:	2b07      	cmp	r3, #7
  402466:	9427      	str	r4, [sp, #156]	; 0x9c
  402468:	9326      	str	r3, [sp, #152]	; 0x98
  40246a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40246e:	f300 8381 	bgt.w	402b74 <_svfprintf_r+0xa98>
  402472:	f108 0808 	add.w	r8, r8, #8
  402476:	9b07      	ldr	r3, [sp, #28]
  402478:	05df      	lsls	r7, r3, #23
  40247a:	f100 8268 	bmi.w	40294e <_svfprintf_r+0x872>
  40247e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402480:	990e      	ldr	r1, [sp, #56]	; 0x38
  402482:	f8c8 6000 	str.w	r6, [r8]
  402486:	3301      	adds	r3, #1
  402488:	440c      	add	r4, r1
  40248a:	2b07      	cmp	r3, #7
  40248c:	9427      	str	r4, [sp, #156]	; 0x9c
  40248e:	f8c8 1004 	str.w	r1, [r8, #4]
  402492:	9326      	str	r3, [sp, #152]	; 0x98
  402494:	f300 834d 	bgt.w	402b32 <_svfprintf_r+0xa56>
  402498:	f108 0808 	add.w	r8, r8, #8
  40249c:	9b07      	ldr	r3, [sp, #28]
  40249e:	075b      	lsls	r3, r3, #29
  4024a0:	d53a      	bpl.n	402518 <_svfprintf_r+0x43c>
  4024a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024a4:	9a08      	ldr	r2, [sp, #32]
  4024a6:	1a9d      	subs	r5, r3, r2
  4024a8:	2d00      	cmp	r5, #0
  4024aa:	dd35      	ble.n	402518 <_svfprintf_r+0x43c>
  4024ac:	2d10      	cmp	r5, #16
  4024ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024b0:	dd20      	ble.n	4024f4 <_svfprintf_r+0x418>
  4024b2:	2610      	movs	r6, #16
  4024b4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4024b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4024ba:	e004      	b.n	4024c6 <_svfprintf_r+0x3ea>
  4024bc:	3d10      	subs	r5, #16
  4024be:	2d10      	cmp	r5, #16
  4024c0:	f108 0808 	add.w	r8, r8, #8
  4024c4:	dd16      	ble.n	4024f4 <_svfprintf_r+0x418>
  4024c6:	3301      	adds	r3, #1
  4024c8:	4a5e      	ldr	r2, [pc, #376]	; (402644 <_svfprintf_r+0x568>)
  4024ca:	9326      	str	r3, [sp, #152]	; 0x98
  4024cc:	3410      	adds	r4, #16
  4024ce:	2b07      	cmp	r3, #7
  4024d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4024d2:	e888 0044 	stmia.w	r8, {r2, r6}
  4024d6:	ddf1      	ble.n	4024bc <_svfprintf_r+0x3e0>
  4024d8:	aa25      	add	r2, sp, #148	; 0x94
  4024da:	4659      	mov	r1, fp
  4024dc:	4638      	mov	r0, r7
  4024de:	f005 f943 	bl	407768 <__ssprint_r>
  4024e2:	2800      	cmp	r0, #0
  4024e4:	f47f aecc 	bne.w	402280 <_svfprintf_r+0x1a4>
  4024e8:	3d10      	subs	r5, #16
  4024ea:	2d10      	cmp	r5, #16
  4024ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024f0:	46c8      	mov	r8, r9
  4024f2:	dce8      	bgt.n	4024c6 <_svfprintf_r+0x3ea>
  4024f4:	3301      	adds	r3, #1
  4024f6:	4a53      	ldr	r2, [pc, #332]	; (402644 <_svfprintf_r+0x568>)
  4024f8:	9326      	str	r3, [sp, #152]	; 0x98
  4024fa:	442c      	add	r4, r5
  4024fc:	2b07      	cmp	r3, #7
  4024fe:	9427      	str	r4, [sp, #156]	; 0x9c
  402500:	e888 0024 	stmia.w	r8, {r2, r5}
  402504:	dd08      	ble.n	402518 <_svfprintf_r+0x43c>
  402506:	aa25      	add	r2, sp, #148	; 0x94
  402508:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40250a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40250c:	f005 f92c 	bl	407768 <__ssprint_r>
  402510:	2800      	cmp	r0, #0
  402512:	f47f aeb5 	bne.w	402280 <_svfprintf_r+0x1a4>
  402516:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402518:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40251a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40251c:	9908      	ldr	r1, [sp, #32]
  40251e:	428a      	cmp	r2, r1
  402520:	bfac      	ite	ge
  402522:	189b      	addge	r3, r3, r2
  402524:	185b      	addlt	r3, r3, r1
  402526:	9309      	str	r3, [sp, #36]	; 0x24
  402528:	2c00      	cmp	r4, #0
  40252a:	f040 830d 	bne.w	402b48 <_svfprintf_r+0xa6c>
  40252e:	2300      	movs	r3, #0
  402530:	9326      	str	r3, [sp, #152]	; 0x98
  402532:	46c8      	mov	r8, r9
  402534:	e5f9      	b.n	40212a <_svfprintf_r+0x4e>
  402536:	9311      	str	r3, [sp, #68]	; 0x44
  402538:	f01b 0320 	ands.w	r3, fp, #32
  40253c:	f040 81e3 	bne.w	402906 <_svfprintf_r+0x82a>
  402540:	f01b 0210 	ands.w	r2, fp, #16
  402544:	f040 842e 	bne.w	402da4 <_svfprintf_r+0xcc8>
  402548:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40254c:	f000 842a 	beq.w	402da4 <_svfprintf_r+0xcc8>
  402550:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402552:	4613      	mov	r3, r2
  402554:	460a      	mov	r2, r1
  402556:	3204      	adds	r2, #4
  402558:	880c      	ldrh	r4, [r1, #0]
  40255a:	920f      	str	r2, [sp, #60]	; 0x3c
  40255c:	2500      	movs	r5, #0
  40255e:	e6b0      	b.n	4022c2 <_svfprintf_r+0x1e6>
  402560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402562:	9311      	str	r3, [sp, #68]	; 0x44
  402564:	6816      	ldr	r6, [r2, #0]
  402566:	2400      	movs	r4, #0
  402568:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40256c:	1d15      	adds	r5, r2, #4
  40256e:	2e00      	cmp	r6, #0
  402570:	f000 86a7 	beq.w	4032c2 <_svfprintf_r+0x11e6>
  402574:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402576:	1c53      	adds	r3, r2, #1
  402578:	f000 8609 	beq.w	40318e <_svfprintf_r+0x10b2>
  40257c:	4621      	mov	r1, r4
  40257e:	4630      	mov	r0, r6
  402580:	f004 fb4e 	bl	406c20 <memchr>
  402584:	2800      	cmp	r0, #0
  402586:	f000 86e1 	beq.w	40334c <_svfprintf_r+0x1270>
  40258a:	1b83      	subs	r3, r0, r6
  40258c:	930e      	str	r3, [sp, #56]	; 0x38
  40258e:	940a      	str	r4, [sp, #40]	; 0x28
  402590:	950f      	str	r5, [sp, #60]	; 0x3c
  402592:	f8cd b01c 	str.w	fp, [sp, #28]
  402596:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40259a:	9308      	str	r3, [sp, #32]
  40259c:	9412      	str	r4, [sp, #72]	; 0x48
  40259e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025a2:	e6b3      	b.n	40230c <_svfprintf_r+0x230>
  4025a4:	f89a 3000 	ldrb.w	r3, [sl]
  4025a8:	2201      	movs	r2, #1
  4025aa:	212b      	movs	r1, #43	; 0x2b
  4025ac:	e5ee      	b.n	40218c <_svfprintf_r+0xb0>
  4025ae:	f04b 0b20 	orr.w	fp, fp, #32
  4025b2:	f89a 3000 	ldrb.w	r3, [sl]
  4025b6:	e5e9      	b.n	40218c <_svfprintf_r+0xb0>
  4025b8:	9311      	str	r3, [sp, #68]	; 0x44
  4025ba:	2a00      	cmp	r2, #0
  4025bc:	f040 8795 	bne.w	4034ea <_svfprintf_r+0x140e>
  4025c0:	4b22      	ldr	r3, [pc, #136]	; (40264c <_svfprintf_r+0x570>)
  4025c2:	9318      	str	r3, [sp, #96]	; 0x60
  4025c4:	f01b 0f20 	tst.w	fp, #32
  4025c8:	f040 8111 	bne.w	4027ee <_svfprintf_r+0x712>
  4025cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025ce:	f01b 0f10 	tst.w	fp, #16
  4025d2:	4613      	mov	r3, r2
  4025d4:	f040 83e1 	bne.w	402d9a <_svfprintf_r+0xcbe>
  4025d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025dc:	f000 83dd 	beq.w	402d9a <_svfprintf_r+0xcbe>
  4025e0:	3304      	adds	r3, #4
  4025e2:	8814      	ldrh	r4, [r2, #0]
  4025e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4025e6:	2500      	movs	r5, #0
  4025e8:	f01b 0f01 	tst.w	fp, #1
  4025ec:	f000 810c 	beq.w	402808 <_svfprintf_r+0x72c>
  4025f0:	ea54 0305 	orrs.w	r3, r4, r5
  4025f4:	f000 8108 	beq.w	402808 <_svfprintf_r+0x72c>
  4025f8:	2330      	movs	r3, #48	; 0x30
  4025fa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4025fe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402602:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402606:	f04b 0b02 	orr.w	fp, fp, #2
  40260a:	2302      	movs	r3, #2
  40260c:	e659      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40260e:	f89a 3000 	ldrb.w	r3, [sl]
  402612:	2900      	cmp	r1, #0
  402614:	f47f adba 	bne.w	40218c <_svfprintf_r+0xb0>
  402618:	2201      	movs	r2, #1
  40261a:	2120      	movs	r1, #32
  40261c:	e5b6      	b.n	40218c <_svfprintf_r+0xb0>
  40261e:	f04b 0b01 	orr.w	fp, fp, #1
  402622:	f89a 3000 	ldrb.w	r3, [sl]
  402626:	e5b1      	b.n	40218c <_svfprintf_r+0xb0>
  402628:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40262a:	6823      	ldr	r3, [r4, #0]
  40262c:	930d      	str	r3, [sp, #52]	; 0x34
  40262e:	4618      	mov	r0, r3
  402630:	2800      	cmp	r0, #0
  402632:	4623      	mov	r3, r4
  402634:	f103 0304 	add.w	r3, r3, #4
  402638:	f6ff ae0a 	blt.w	402250 <_svfprintf_r+0x174>
  40263c:	930f      	str	r3, [sp, #60]	; 0x3c
  40263e:	f89a 3000 	ldrb.w	r3, [sl]
  402642:	e5a3      	b.n	40218c <_svfprintf_r+0xb0>
  402644:	00408cfc 	.word	0x00408cfc
  402648:	00408d0c 	.word	0x00408d0c
  40264c:	00408cdc 	.word	0x00408cdc
  402650:	f04b 0b10 	orr.w	fp, fp, #16
  402654:	f01b 0f20 	tst.w	fp, #32
  402658:	9311      	str	r3, [sp, #68]	; 0x44
  40265a:	f43f ae23 	beq.w	4022a4 <_svfprintf_r+0x1c8>
  40265e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402660:	3507      	adds	r5, #7
  402662:	f025 0307 	bic.w	r3, r5, #7
  402666:	f103 0208 	add.w	r2, r3, #8
  40266a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40266e:	920f      	str	r2, [sp, #60]	; 0x3c
  402670:	2301      	movs	r3, #1
  402672:	e626      	b.n	4022c2 <_svfprintf_r+0x1e6>
  402674:	f89a 3000 	ldrb.w	r3, [sl]
  402678:	2b2a      	cmp	r3, #42	; 0x2a
  40267a:	f10a 0401 	add.w	r4, sl, #1
  40267e:	f000 8727 	beq.w	4034d0 <_svfprintf_r+0x13f4>
  402682:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402686:	2809      	cmp	r0, #9
  402688:	46a2      	mov	sl, r4
  40268a:	f200 86ad 	bhi.w	4033e8 <_svfprintf_r+0x130c>
  40268e:	2300      	movs	r3, #0
  402690:	461c      	mov	r4, r3
  402692:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402696:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40269a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40269e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4026a2:	2809      	cmp	r0, #9
  4026a4:	d9f5      	bls.n	402692 <_svfprintf_r+0x5b6>
  4026a6:	940a      	str	r4, [sp, #40]	; 0x28
  4026a8:	e572      	b.n	402190 <_svfprintf_r+0xb4>
  4026aa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4026ae:	f89a 3000 	ldrb.w	r3, [sl]
  4026b2:	e56b      	b.n	40218c <_svfprintf_r+0xb0>
  4026b4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4026b8:	f89a 3000 	ldrb.w	r3, [sl]
  4026bc:	e566      	b.n	40218c <_svfprintf_r+0xb0>
  4026be:	f89a 3000 	ldrb.w	r3, [sl]
  4026c2:	2b6c      	cmp	r3, #108	; 0x6c
  4026c4:	bf03      	ittte	eq
  4026c6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4026ca:	f04b 0b20 	orreq.w	fp, fp, #32
  4026ce:	f10a 0a01 	addeq.w	sl, sl, #1
  4026d2:	f04b 0b10 	orrne.w	fp, fp, #16
  4026d6:	e559      	b.n	40218c <_svfprintf_r+0xb0>
  4026d8:	2a00      	cmp	r2, #0
  4026da:	f040 8711 	bne.w	403500 <_svfprintf_r+0x1424>
  4026de:	f01b 0f20 	tst.w	fp, #32
  4026e2:	f040 84f9 	bne.w	4030d8 <_svfprintf_r+0xffc>
  4026e6:	f01b 0f10 	tst.w	fp, #16
  4026ea:	f040 84ac 	bne.w	403046 <_svfprintf_r+0xf6a>
  4026ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4026f2:	f000 84a8 	beq.w	403046 <_svfprintf_r+0xf6a>
  4026f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026f8:	6813      	ldr	r3, [r2, #0]
  4026fa:	3204      	adds	r2, #4
  4026fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4026fe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402702:	801a      	strh	r2, [r3, #0]
  402704:	e511      	b.n	40212a <_svfprintf_r+0x4e>
  402706:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402708:	4bb3      	ldr	r3, [pc, #716]	; (4029d8 <_svfprintf_r+0x8fc>)
  40270a:	680c      	ldr	r4, [r1, #0]
  40270c:	9318      	str	r3, [sp, #96]	; 0x60
  40270e:	2230      	movs	r2, #48	; 0x30
  402710:	2378      	movs	r3, #120	; 0x78
  402712:	3104      	adds	r1, #4
  402714:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402718:	9311      	str	r3, [sp, #68]	; 0x44
  40271a:	f04b 0b02 	orr.w	fp, fp, #2
  40271e:	910f      	str	r1, [sp, #60]	; 0x3c
  402720:	2500      	movs	r5, #0
  402722:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402726:	2302      	movs	r3, #2
  402728:	e5cb      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40272a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40272c:	9311      	str	r3, [sp, #68]	; 0x44
  40272e:	680a      	ldr	r2, [r1, #0]
  402730:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402734:	2300      	movs	r3, #0
  402736:	460a      	mov	r2, r1
  402738:	461f      	mov	r7, r3
  40273a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40273e:	3204      	adds	r2, #4
  402740:	2301      	movs	r3, #1
  402742:	9308      	str	r3, [sp, #32]
  402744:	f8cd b01c 	str.w	fp, [sp, #28]
  402748:	970a      	str	r7, [sp, #40]	; 0x28
  40274a:	9712      	str	r7, [sp, #72]	; 0x48
  40274c:	920f      	str	r2, [sp, #60]	; 0x3c
  40274e:	930e      	str	r3, [sp, #56]	; 0x38
  402750:	ae28      	add	r6, sp, #160	; 0xa0
  402752:	e5df      	b.n	402314 <_svfprintf_r+0x238>
  402754:	9311      	str	r3, [sp, #68]	; 0x44
  402756:	2a00      	cmp	r2, #0
  402758:	f040 86ea 	bne.w	403530 <_svfprintf_r+0x1454>
  40275c:	f01b 0f20 	tst.w	fp, #32
  402760:	d15d      	bne.n	40281e <_svfprintf_r+0x742>
  402762:	f01b 0f10 	tst.w	fp, #16
  402766:	f040 8308 	bne.w	402d7a <_svfprintf_r+0xc9e>
  40276a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40276e:	f000 8304 	beq.w	402d7a <_svfprintf_r+0xc9e>
  402772:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402774:	f9b1 4000 	ldrsh.w	r4, [r1]
  402778:	3104      	adds	r1, #4
  40277a:	17e5      	asrs	r5, r4, #31
  40277c:	4622      	mov	r2, r4
  40277e:	462b      	mov	r3, r5
  402780:	910f      	str	r1, [sp, #60]	; 0x3c
  402782:	2a00      	cmp	r2, #0
  402784:	f173 0300 	sbcs.w	r3, r3, #0
  402788:	db58      	blt.n	40283c <_svfprintf_r+0x760>
  40278a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40278c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402790:	1c4a      	adds	r2, r1, #1
  402792:	f04f 0301 	mov.w	r3, #1
  402796:	f47f ad9b 	bne.w	4022d0 <_svfprintf_r+0x1f4>
  40279a:	ea54 0205 	orrs.w	r2, r4, r5
  40279e:	f000 81df 	beq.w	402b60 <_svfprintf_r+0xa84>
  4027a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4027a6:	2b01      	cmp	r3, #1
  4027a8:	f000 827b 	beq.w	402ca2 <_svfprintf_r+0xbc6>
  4027ac:	2b02      	cmp	r3, #2
  4027ae:	f040 8206 	bne.w	402bbe <_svfprintf_r+0xae2>
  4027b2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4027b4:	464e      	mov	r6, r9
  4027b6:	0923      	lsrs	r3, r4, #4
  4027b8:	f004 010f 	and.w	r1, r4, #15
  4027bc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4027c0:	092a      	lsrs	r2, r5, #4
  4027c2:	461c      	mov	r4, r3
  4027c4:	4615      	mov	r5, r2
  4027c6:	5c43      	ldrb	r3, [r0, r1]
  4027c8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4027cc:	ea54 0305 	orrs.w	r3, r4, r5
  4027d0:	d1f1      	bne.n	4027b6 <_svfprintf_r+0x6da>
  4027d2:	eba9 0306 	sub.w	r3, r9, r6
  4027d6:	930e      	str	r3, [sp, #56]	; 0x38
  4027d8:	e590      	b.n	4022fc <_svfprintf_r+0x220>
  4027da:	9311      	str	r3, [sp, #68]	; 0x44
  4027dc:	2a00      	cmp	r2, #0
  4027de:	f040 86a3 	bne.w	403528 <_svfprintf_r+0x144c>
  4027e2:	4b7e      	ldr	r3, [pc, #504]	; (4029dc <_svfprintf_r+0x900>)
  4027e4:	9318      	str	r3, [sp, #96]	; 0x60
  4027e6:	f01b 0f20 	tst.w	fp, #32
  4027ea:	f43f aeef 	beq.w	4025cc <_svfprintf_r+0x4f0>
  4027ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027f0:	3507      	adds	r5, #7
  4027f2:	f025 0307 	bic.w	r3, r5, #7
  4027f6:	f103 0208 	add.w	r2, r3, #8
  4027fa:	f01b 0f01 	tst.w	fp, #1
  4027fe:	920f      	str	r2, [sp, #60]	; 0x3c
  402800:	e9d3 4500 	ldrd	r4, r5, [r3]
  402804:	f47f aef4 	bne.w	4025f0 <_svfprintf_r+0x514>
  402808:	2302      	movs	r3, #2
  40280a:	e55a      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40280c:	9311      	str	r3, [sp, #68]	; 0x44
  40280e:	2a00      	cmp	r2, #0
  402810:	f040 8686 	bne.w	403520 <_svfprintf_r+0x1444>
  402814:	f04b 0b10 	orr.w	fp, fp, #16
  402818:	f01b 0f20 	tst.w	fp, #32
  40281c:	d0a1      	beq.n	402762 <_svfprintf_r+0x686>
  40281e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402820:	3507      	adds	r5, #7
  402822:	f025 0507 	bic.w	r5, r5, #7
  402826:	e9d5 2300 	ldrd	r2, r3, [r5]
  40282a:	2a00      	cmp	r2, #0
  40282c:	f105 0108 	add.w	r1, r5, #8
  402830:	461d      	mov	r5, r3
  402832:	f173 0300 	sbcs.w	r3, r3, #0
  402836:	910f      	str	r1, [sp, #60]	; 0x3c
  402838:	4614      	mov	r4, r2
  40283a:	daa6      	bge.n	40278a <_svfprintf_r+0x6ae>
  40283c:	272d      	movs	r7, #45	; 0x2d
  40283e:	4264      	negs	r4, r4
  402840:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402844:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402848:	2301      	movs	r3, #1
  40284a:	e53d      	b.n	4022c8 <_svfprintf_r+0x1ec>
  40284c:	9311      	str	r3, [sp, #68]	; 0x44
  40284e:	2a00      	cmp	r2, #0
  402850:	f040 8662 	bne.w	403518 <_svfprintf_r+0x143c>
  402854:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402856:	3507      	adds	r5, #7
  402858:	f025 0307 	bic.w	r3, r5, #7
  40285c:	f103 0208 	add.w	r2, r3, #8
  402860:	920f      	str	r2, [sp, #60]	; 0x3c
  402862:	681a      	ldr	r2, [r3, #0]
  402864:	9215      	str	r2, [sp, #84]	; 0x54
  402866:	685b      	ldr	r3, [r3, #4]
  402868:	9314      	str	r3, [sp, #80]	; 0x50
  40286a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40286c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40286e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402872:	4628      	mov	r0, r5
  402874:	4621      	mov	r1, r4
  402876:	f04f 32ff 	mov.w	r2, #4294967295
  40287a:	4b59      	ldr	r3, [pc, #356]	; (4029e0 <_svfprintf_r+0x904>)
  40287c:	f005 fdda 	bl	408434 <__aeabi_dcmpun>
  402880:	2800      	cmp	r0, #0
  402882:	f040 834a 	bne.w	402f1a <_svfprintf_r+0xe3e>
  402886:	4628      	mov	r0, r5
  402888:	4621      	mov	r1, r4
  40288a:	f04f 32ff 	mov.w	r2, #4294967295
  40288e:	4b54      	ldr	r3, [pc, #336]	; (4029e0 <_svfprintf_r+0x904>)
  402890:	f005 fdb2 	bl	4083f8 <__aeabi_dcmple>
  402894:	2800      	cmp	r0, #0
  402896:	f040 8340 	bne.w	402f1a <_svfprintf_r+0xe3e>
  40289a:	a815      	add	r0, sp, #84	; 0x54
  40289c:	c80d      	ldmia	r0, {r0, r2, r3}
  40289e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4028a0:	f005 fda0 	bl	4083e4 <__aeabi_dcmplt>
  4028a4:	2800      	cmp	r0, #0
  4028a6:	f040 8530 	bne.w	40330a <_svfprintf_r+0x122e>
  4028aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028ae:	4e4d      	ldr	r6, [pc, #308]	; (4029e4 <_svfprintf_r+0x908>)
  4028b0:	4b4d      	ldr	r3, [pc, #308]	; (4029e8 <_svfprintf_r+0x90c>)
  4028b2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4028b6:	9007      	str	r0, [sp, #28]
  4028b8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4028ba:	2203      	movs	r2, #3
  4028bc:	2100      	movs	r1, #0
  4028be:	9208      	str	r2, [sp, #32]
  4028c0:	910a      	str	r1, [sp, #40]	; 0x28
  4028c2:	2847      	cmp	r0, #71	; 0x47
  4028c4:	bfd8      	it	le
  4028c6:	461e      	movle	r6, r3
  4028c8:	920e      	str	r2, [sp, #56]	; 0x38
  4028ca:	9112      	str	r1, [sp, #72]	; 0x48
  4028cc:	e51e      	b.n	40230c <_svfprintf_r+0x230>
  4028ce:	f04b 0b08 	orr.w	fp, fp, #8
  4028d2:	f89a 3000 	ldrb.w	r3, [sl]
  4028d6:	e459      	b.n	40218c <_svfprintf_r+0xb0>
  4028d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028dc:	2300      	movs	r3, #0
  4028de:	461c      	mov	r4, r3
  4028e0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4028e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4028e8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4028ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028f0:	2809      	cmp	r0, #9
  4028f2:	d9f5      	bls.n	4028e0 <_svfprintf_r+0x804>
  4028f4:	940d      	str	r4, [sp, #52]	; 0x34
  4028f6:	e44b      	b.n	402190 <_svfprintf_r+0xb4>
  4028f8:	f04b 0b10 	orr.w	fp, fp, #16
  4028fc:	9311      	str	r3, [sp, #68]	; 0x44
  4028fe:	f01b 0320 	ands.w	r3, fp, #32
  402902:	f43f ae1d 	beq.w	402540 <_svfprintf_r+0x464>
  402906:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402908:	3507      	adds	r5, #7
  40290a:	f025 0307 	bic.w	r3, r5, #7
  40290e:	f103 0208 	add.w	r2, r3, #8
  402912:	e9d3 4500 	ldrd	r4, r5, [r3]
  402916:	920f      	str	r2, [sp, #60]	; 0x3c
  402918:	2300      	movs	r3, #0
  40291a:	e4d2      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40291c:	9311      	str	r3, [sp, #68]	; 0x44
  40291e:	2a00      	cmp	r2, #0
  402920:	f040 85e7 	bne.w	4034f2 <_svfprintf_r+0x1416>
  402924:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402926:	2a00      	cmp	r2, #0
  402928:	f43f aca3 	beq.w	402272 <_svfprintf_r+0x196>
  40292c:	2300      	movs	r3, #0
  40292e:	2101      	movs	r1, #1
  402930:	461f      	mov	r7, r3
  402932:	9108      	str	r1, [sp, #32]
  402934:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402938:	f8cd b01c 	str.w	fp, [sp, #28]
  40293c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402940:	930a      	str	r3, [sp, #40]	; 0x28
  402942:	9312      	str	r3, [sp, #72]	; 0x48
  402944:	910e      	str	r1, [sp, #56]	; 0x38
  402946:	ae28      	add	r6, sp, #160	; 0xa0
  402948:	e4e4      	b.n	402314 <_svfprintf_r+0x238>
  40294a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40294c:	e534      	b.n	4023b8 <_svfprintf_r+0x2dc>
  40294e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402950:	2b65      	cmp	r3, #101	; 0x65
  402952:	f340 80a7 	ble.w	402aa4 <_svfprintf_r+0x9c8>
  402956:	a815      	add	r0, sp, #84	; 0x54
  402958:	c80d      	ldmia	r0, {r0, r2, r3}
  40295a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40295c:	f005 fd38 	bl	4083d0 <__aeabi_dcmpeq>
  402960:	2800      	cmp	r0, #0
  402962:	f000 8150 	beq.w	402c06 <_svfprintf_r+0xb2a>
  402966:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402968:	4a20      	ldr	r2, [pc, #128]	; (4029ec <_svfprintf_r+0x910>)
  40296a:	f8c8 2000 	str.w	r2, [r8]
  40296e:	3301      	adds	r3, #1
  402970:	3401      	adds	r4, #1
  402972:	2201      	movs	r2, #1
  402974:	2b07      	cmp	r3, #7
  402976:	9427      	str	r4, [sp, #156]	; 0x9c
  402978:	9326      	str	r3, [sp, #152]	; 0x98
  40297a:	f8c8 2004 	str.w	r2, [r8, #4]
  40297e:	f300 836a 	bgt.w	403056 <_svfprintf_r+0xf7a>
  402982:	f108 0808 	add.w	r8, r8, #8
  402986:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40298a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40298c:	4293      	cmp	r3, r2
  40298e:	db03      	blt.n	402998 <_svfprintf_r+0x8bc>
  402990:	9b07      	ldr	r3, [sp, #28]
  402992:	07dd      	lsls	r5, r3, #31
  402994:	f57f ad82 	bpl.w	40249c <_svfprintf_r+0x3c0>
  402998:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40299a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40299c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40299e:	f8c8 2000 	str.w	r2, [r8]
  4029a2:	3301      	adds	r3, #1
  4029a4:	440c      	add	r4, r1
  4029a6:	2b07      	cmp	r3, #7
  4029a8:	f8c8 1004 	str.w	r1, [r8, #4]
  4029ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4029ae:	9326      	str	r3, [sp, #152]	; 0x98
  4029b0:	f300 839e 	bgt.w	4030f0 <_svfprintf_r+0x1014>
  4029b4:	f108 0808 	add.w	r8, r8, #8
  4029b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029ba:	1e5e      	subs	r6, r3, #1
  4029bc:	2e00      	cmp	r6, #0
  4029be:	f77f ad6d 	ble.w	40249c <_svfprintf_r+0x3c0>
  4029c2:	2e10      	cmp	r6, #16
  4029c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029c6:	4d0a      	ldr	r5, [pc, #40]	; (4029f0 <_svfprintf_r+0x914>)
  4029c8:	f340 81f5 	ble.w	402db6 <_svfprintf_r+0xcda>
  4029cc:	4622      	mov	r2, r4
  4029ce:	2710      	movs	r7, #16
  4029d0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4029d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4029d6:	e013      	b.n	402a00 <_svfprintf_r+0x924>
  4029d8:	00408cdc 	.word	0x00408cdc
  4029dc:	00408cc8 	.word	0x00408cc8
  4029e0:	7fefffff 	.word	0x7fefffff
  4029e4:	00408cbc 	.word	0x00408cbc
  4029e8:	00408cb8 	.word	0x00408cb8
  4029ec:	00408cf8 	.word	0x00408cf8
  4029f0:	00408d0c 	.word	0x00408d0c
  4029f4:	f108 0808 	add.w	r8, r8, #8
  4029f8:	3e10      	subs	r6, #16
  4029fa:	2e10      	cmp	r6, #16
  4029fc:	f340 81da 	ble.w	402db4 <_svfprintf_r+0xcd8>
  402a00:	3301      	adds	r3, #1
  402a02:	3210      	adds	r2, #16
  402a04:	2b07      	cmp	r3, #7
  402a06:	9227      	str	r2, [sp, #156]	; 0x9c
  402a08:	9326      	str	r3, [sp, #152]	; 0x98
  402a0a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a0e:	ddf1      	ble.n	4029f4 <_svfprintf_r+0x918>
  402a10:	aa25      	add	r2, sp, #148	; 0x94
  402a12:	4621      	mov	r1, r4
  402a14:	4658      	mov	r0, fp
  402a16:	f004 fea7 	bl	407768 <__ssprint_r>
  402a1a:	2800      	cmp	r0, #0
  402a1c:	f47f ac30 	bne.w	402280 <_svfprintf_r+0x1a4>
  402a20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a24:	46c8      	mov	r8, r9
  402a26:	e7e7      	b.n	4029f8 <_svfprintf_r+0x91c>
  402a28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402a2a:	9a08      	ldr	r2, [sp, #32]
  402a2c:	1a9f      	subs	r7, r3, r2
  402a2e:	2f00      	cmp	r7, #0
  402a30:	f77f ace5 	ble.w	4023fe <_svfprintf_r+0x322>
  402a34:	2f10      	cmp	r7, #16
  402a36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a38:	4db6      	ldr	r5, [pc, #728]	; (402d14 <_svfprintf_r+0xc38>)
  402a3a:	dd27      	ble.n	402a8c <_svfprintf_r+0x9b0>
  402a3c:	4642      	mov	r2, r8
  402a3e:	4621      	mov	r1, r4
  402a40:	46b0      	mov	r8, r6
  402a42:	f04f 0b10 	mov.w	fp, #16
  402a46:	462e      	mov	r6, r5
  402a48:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402a4c:	e004      	b.n	402a58 <_svfprintf_r+0x97c>
  402a4e:	3f10      	subs	r7, #16
  402a50:	2f10      	cmp	r7, #16
  402a52:	f102 0208 	add.w	r2, r2, #8
  402a56:	dd15      	ble.n	402a84 <_svfprintf_r+0x9a8>
  402a58:	3301      	adds	r3, #1
  402a5a:	3110      	adds	r1, #16
  402a5c:	2b07      	cmp	r3, #7
  402a5e:	9127      	str	r1, [sp, #156]	; 0x9c
  402a60:	9326      	str	r3, [sp, #152]	; 0x98
  402a62:	e882 0840 	stmia.w	r2, {r6, fp}
  402a66:	ddf2      	ble.n	402a4e <_svfprintf_r+0x972>
  402a68:	aa25      	add	r2, sp, #148	; 0x94
  402a6a:	4629      	mov	r1, r5
  402a6c:	4620      	mov	r0, r4
  402a6e:	f004 fe7b 	bl	407768 <__ssprint_r>
  402a72:	2800      	cmp	r0, #0
  402a74:	f47f ac04 	bne.w	402280 <_svfprintf_r+0x1a4>
  402a78:	3f10      	subs	r7, #16
  402a7a:	2f10      	cmp	r7, #16
  402a7c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402a7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a80:	464a      	mov	r2, r9
  402a82:	dce9      	bgt.n	402a58 <_svfprintf_r+0x97c>
  402a84:	4635      	mov	r5, r6
  402a86:	460c      	mov	r4, r1
  402a88:	4646      	mov	r6, r8
  402a8a:	4690      	mov	r8, r2
  402a8c:	3301      	adds	r3, #1
  402a8e:	443c      	add	r4, r7
  402a90:	2b07      	cmp	r3, #7
  402a92:	9427      	str	r4, [sp, #156]	; 0x9c
  402a94:	9326      	str	r3, [sp, #152]	; 0x98
  402a96:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a9a:	f300 8232 	bgt.w	402f02 <_svfprintf_r+0xe26>
  402a9e:	f108 0808 	add.w	r8, r8, #8
  402aa2:	e4ac      	b.n	4023fe <_svfprintf_r+0x322>
  402aa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aa6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402aa8:	2b01      	cmp	r3, #1
  402aaa:	f340 81fe 	ble.w	402eaa <_svfprintf_r+0xdce>
  402aae:	3701      	adds	r7, #1
  402ab0:	3401      	adds	r4, #1
  402ab2:	2301      	movs	r3, #1
  402ab4:	2f07      	cmp	r7, #7
  402ab6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ab8:	9726      	str	r7, [sp, #152]	; 0x98
  402aba:	f8c8 6000 	str.w	r6, [r8]
  402abe:	f8c8 3004 	str.w	r3, [r8, #4]
  402ac2:	f300 8203 	bgt.w	402ecc <_svfprintf_r+0xdf0>
  402ac6:	f108 0808 	add.w	r8, r8, #8
  402aca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402acc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402ace:	f8c8 3000 	str.w	r3, [r8]
  402ad2:	3701      	adds	r7, #1
  402ad4:	4414      	add	r4, r2
  402ad6:	2f07      	cmp	r7, #7
  402ad8:	9427      	str	r4, [sp, #156]	; 0x9c
  402ada:	9726      	str	r7, [sp, #152]	; 0x98
  402adc:	f8c8 2004 	str.w	r2, [r8, #4]
  402ae0:	f300 8200 	bgt.w	402ee4 <_svfprintf_r+0xe08>
  402ae4:	f108 0808 	add.w	r8, r8, #8
  402ae8:	a815      	add	r0, sp, #84	; 0x54
  402aea:	c80d      	ldmia	r0, {r0, r2, r3}
  402aec:	9914      	ldr	r1, [sp, #80]	; 0x50
  402aee:	f005 fc6f 	bl	4083d0 <__aeabi_dcmpeq>
  402af2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402af4:	2800      	cmp	r0, #0
  402af6:	f040 8101 	bne.w	402cfc <_svfprintf_r+0xc20>
  402afa:	3b01      	subs	r3, #1
  402afc:	3701      	adds	r7, #1
  402afe:	3601      	adds	r6, #1
  402b00:	441c      	add	r4, r3
  402b02:	2f07      	cmp	r7, #7
  402b04:	9726      	str	r7, [sp, #152]	; 0x98
  402b06:	9427      	str	r4, [sp, #156]	; 0x9c
  402b08:	f8c8 6000 	str.w	r6, [r8]
  402b0c:	f8c8 3004 	str.w	r3, [r8, #4]
  402b10:	f300 8127 	bgt.w	402d62 <_svfprintf_r+0xc86>
  402b14:	f108 0808 	add.w	r8, r8, #8
  402b18:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402b1a:	f8c8 2004 	str.w	r2, [r8, #4]
  402b1e:	3701      	adds	r7, #1
  402b20:	4414      	add	r4, r2
  402b22:	ab21      	add	r3, sp, #132	; 0x84
  402b24:	2f07      	cmp	r7, #7
  402b26:	9427      	str	r4, [sp, #156]	; 0x9c
  402b28:	9726      	str	r7, [sp, #152]	; 0x98
  402b2a:	f8c8 3000 	str.w	r3, [r8]
  402b2e:	f77f acb3 	ble.w	402498 <_svfprintf_r+0x3bc>
  402b32:	aa25      	add	r2, sp, #148	; 0x94
  402b34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b38:	f004 fe16 	bl	407768 <__ssprint_r>
  402b3c:	2800      	cmp	r0, #0
  402b3e:	f47f ab9f 	bne.w	402280 <_svfprintf_r+0x1a4>
  402b42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b44:	46c8      	mov	r8, r9
  402b46:	e4a9      	b.n	40249c <_svfprintf_r+0x3c0>
  402b48:	aa25      	add	r2, sp, #148	; 0x94
  402b4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b4e:	f004 fe0b 	bl	407768 <__ssprint_r>
  402b52:	2800      	cmp	r0, #0
  402b54:	f43f aceb 	beq.w	40252e <_svfprintf_r+0x452>
  402b58:	f7ff bb92 	b.w	402280 <_svfprintf_r+0x1a4>
  402b5c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402b60:	2b01      	cmp	r3, #1
  402b62:	f000 8134 	beq.w	402dce <_svfprintf_r+0xcf2>
  402b66:	2b02      	cmp	r3, #2
  402b68:	d125      	bne.n	402bb6 <_svfprintf_r+0xada>
  402b6a:	f8cd b01c 	str.w	fp, [sp, #28]
  402b6e:	2400      	movs	r4, #0
  402b70:	2500      	movs	r5, #0
  402b72:	e61e      	b.n	4027b2 <_svfprintf_r+0x6d6>
  402b74:	aa25      	add	r2, sp, #148	; 0x94
  402b76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b7a:	f004 fdf5 	bl	407768 <__ssprint_r>
  402b7e:	2800      	cmp	r0, #0
  402b80:	f47f ab7e 	bne.w	402280 <_svfprintf_r+0x1a4>
  402b84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b86:	46c8      	mov	r8, r9
  402b88:	e475      	b.n	402476 <_svfprintf_r+0x39a>
  402b8a:	aa25      	add	r2, sp, #148	; 0x94
  402b8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b90:	f004 fdea 	bl	407768 <__ssprint_r>
  402b94:	2800      	cmp	r0, #0
  402b96:	f47f ab73 	bne.w	402280 <_svfprintf_r+0x1a4>
  402b9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b9c:	46c8      	mov	r8, r9
  402b9e:	e41b      	b.n	4023d8 <_svfprintf_r+0x2fc>
  402ba0:	aa25      	add	r2, sp, #148	; 0x94
  402ba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ba4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ba6:	f004 fddf 	bl	407768 <__ssprint_r>
  402baa:	2800      	cmp	r0, #0
  402bac:	f47f ab68 	bne.w	402280 <_svfprintf_r+0x1a4>
  402bb0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bb2:	46c8      	mov	r8, r9
  402bb4:	e420      	b.n	4023f8 <_svfprintf_r+0x31c>
  402bb6:	f8cd b01c 	str.w	fp, [sp, #28]
  402bba:	2400      	movs	r4, #0
  402bbc:	2500      	movs	r5, #0
  402bbe:	4649      	mov	r1, r9
  402bc0:	e000      	b.n	402bc4 <_svfprintf_r+0xae8>
  402bc2:	4631      	mov	r1, r6
  402bc4:	08e2      	lsrs	r2, r4, #3
  402bc6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402bca:	08e8      	lsrs	r0, r5, #3
  402bcc:	f004 0307 	and.w	r3, r4, #7
  402bd0:	4605      	mov	r5, r0
  402bd2:	4614      	mov	r4, r2
  402bd4:	3330      	adds	r3, #48	; 0x30
  402bd6:	ea54 0205 	orrs.w	r2, r4, r5
  402bda:	f801 3c01 	strb.w	r3, [r1, #-1]
  402bde:	f101 36ff 	add.w	r6, r1, #4294967295
  402be2:	d1ee      	bne.n	402bc2 <_svfprintf_r+0xae6>
  402be4:	9a07      	ldr	r2, [sp, #28]
  402be6:	07d2      	lsls	r2, r2, #31
  402be8:	f57f adf3 	bpl.w	4027d2 <_svfprintf_r+0x6f6>
  402bec:	2b30      	cmp	r3, #48	; 0x30
  402bee:	f43f adf0 	beq.w	4027d2 <_svfprintf_r+0x6f6>
  402bf2:	3902      	subs	r1, #2
  402bf4:	2330      	movs	r3, #48	; 0x30
  402bf6:	f806 3c01 	strb.w	r3, [r6, #-1]
  402bfa:	eba9 0301 	sub.w	r3, r9, r1
  402bfe:	930e      	str	r3, [sp, #56]	; 0x38
  402c00:	460e      	mov	r6, r1
  402c02:	f7ff bb7b 	b.w	4022fc <_svfprintf_r+0x220>
  402c06:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402c08:	2900      	cmp	r1, #0
  402c0a:	f340 822e 	ble.w	40306a <_svfprintf_r+0xf8e>
  402c0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c12:	4293      	cmp	r3, r2
  402c14:	bfa8      	it	ge
  402c16:	4613      	movge	r3, r2
  402c18:	2b00      	cmp	r3, #0
  402c1a:	461f      	mov	r7, r3
  402c1c:	dd0d      	ble.n	402c3a <_svfprintf_r+0xb5e>
  402c1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c20:	f8c8 6000 	str.w	r6, [r8]
  402c24:	3301      	adds	r3, #1
  402c26:	443c      	add	r4, r7
  402c28:	2b07      	cmp	r3, #7
  402c2a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c2c:	f8c8 7004 	str.w	r7, [r8, #4]
  402c30:	9326      	str	r3, [sp, #152]	; 0x98
  402c32:	f300 831f 	bgt.w	403274 <_svfprintf_r+0x1198>
  402c36:	f108 0808 	add.w	r8, r8, #8
  402c3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c3c:	2f00      	cmp	r7, #0
  402c3e:	bfa8      	it	ge
  402c40:	1bdb      	subge	r3, r3, r7
  402c42:	2b00      	cmp	r3, #0
  402c44:	461f      	mov	r7, r3
  402c46:	f340 80d6 	ble.w	402df6 <_svfprintf_r+0xd1a>
  402c4a:	2f10      	cmp	r7, #16
  402c4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c4e:	4d31      	ldr	r5, [pc, #196]	; (402d14 <_svfprintf_r+0xc38>)
  402c50:	f340 81ed 	ble.w	40302e <_svfprintf_r+0xf52>
  402c54:	4642      	mov	r2, r8
  402c56:	4621      	mov	r1, r4
  402c58:	46b0      	mov	r8, r6
  402c5a:	f04f 0b10 	mov.w	fp, #16
  402c5e:	462e      	mov	r6, r5
  402c60:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c62:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c64:	e004      	b.n	402c70 <_svfprintf_r+0xb94>
  402c66:	3208      	adds	r2, #8
  402c68:	3f10      	subs	r7, #16
  402c6a:	2f10      	cmp	r7, #16
  402c6c:	f340 81db 	ble.w	403026 <_svfprintf_r+0xf4a>
  402c70:	3301      	adds	r3, #1
  402c72:	3110      	adds	r1, #16
  402c74:	2b07      	cmp	r3, #7
  402c76:	9127      	str	r1, [sp, #156]	; 0x9c
  402c78:	9326      	str	r3, [sp, #152]	; 0x98
  402c7a:	e882 0840 	stmia.w	r2, {r6, fp}
  402c7e:	ddf2      	ble.n	402c66 <_svfprintf_r+0xb8a>
  402c80:	aa25      	add	r2, sp, #148	; 0x94
  402c82:	4629      	mov	r1, r5
  402c84:	4620      	mov	r0, r4
  402c86:	f004 fd6f 	bl	407768 <__ssprint_r>
  402c8a:	2800      	cmp	r0, #0
  402c8c:	f47f aaf8 	bne.w	402280 <_svfprintf_r+0x1a4>
  402c90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c94:	464a      	mov	r2, r9
  402c96:	e7e7      	b.n	402c68 <_svfprintf_r+0xb8c>
  402c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c9a:	930e      	str	r3, [sp, #56]	; 0x38
  402c9c:	464e      	mov	r6, r9
  402c9e:	f7ff bb2d 	b.w	4022fc <_svfprintf_r+0x220>
  402ca2:	2d00      	cmp	r5, #0
  402ca4:	bf08      	it	eq
  402ca6:	2c0a      	cmpeq	r4, #10
  402ca8:	f0c0 808f 	bcc.w	402dca <_svfprintf_r+0xcee>
  402cac:	464e      	mov	r6, r9
  402cae:	4620      	mov	r0, r4
  402cb0:	4629      	mov	r1, r5
  402cb2:	220a      	movs	r2, #10
  402cb4:	2300      	movs	r3, #0
  402cb6:	f005 fbfb 	bl	4084b0 <__aeabi_uldivmod>
  402cba:	3230      	adds	r2, #48	; 0x30
  402cbc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402cc0:	4620      	mov	r0, r4
  402cc2:	4629      	mov	r1, r5
  402cc4:	2300      	movs	r3, #0
  402cc6:	220a      	movs	r2, #10
  402cc8:	f005 fbf2 	bl	4084b0 <__aeabi_uldivmod>
  402ccc:	4604      	mov	r4, r0
  402cce:	460d      	mov	r5, r1
  402cd0:	ea54 0305 	orrs.w	r3, r4, r5
  402cd4:	d1eb      	bne.n	402cae <_svfprintf_r+0xbd2>
  402cd6:	eba9 0306 	sub.w	r3, r9, r6
  402cda:	930e      	str	r3, [sp, #56]	; 0x38
  402cdc:	f7ff bb0e 	b.w	4022fc <_svfprintf_r+0x220>
  402ce0:	aa25      	add	r2, sp, #148	; 0x94
  402ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ce4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ce6:	f004 fd3f 	bl	407768 <__ssprint_r>
  402cea:	2800      	cmp	r0, #0
  402cec:	f47f aac8 	bne.w	402280 <_svfprintf_r+0x1a4>
  402cf0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402cf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cf6:	46c8      	mov	r8, r9
  402cf8:	f7ff bb5e 	b.w	4023b8 <_svfprintf_r+0x2dc>
  402cfc:	1e5e      	subs	r6, r3, #1
  402cfe:	2e00      	cmp	r6, #0
  402d00:	f77f af0a 	ble.w	402b18 <_svfprintf_r+0xa3c>
  402d04:	2e10      	cmp	r6, #16
  402d06:	4d03      	ldr	r5, [pc, #12]	; (402d14 <_svfprintf_r+0xc38>)
  402d08:	dd22      	ble.n	402d50 <_svfprintf_r+0xc74>
  402d0a:	4622      	mov	r2, r4
  402d0c:	f04f 0b10 	mov.w	fp, #16
  402d10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d12:	e006      	b.n	402d22 <_svfprintf_r+0xc46>
  402d14:	00408d0c 	.word	0x00408d0c
  402d18:	3e10      	subs	r6, #16
  402d1a:	2e10      	cmp	r6, #16
  402d1c:	f108 0808 	add.w	r8, r8, #8
  402d20:	dd15      	ble.n	402d4e <_svfprintf_r+0xc72>
  402d22:	3701      	adds	r7, #1
  402d24:	3210      	adds	r2, #16
  402d26:	2f07      	cmp	r7, #7
  402d28:	9227      	str	r2, [sp, #156]	; 0x9c
  402d2a:	9726      	str	r7, [sp, #152]	; 0x98
  402d2c:	e888 0820 	stmia.w	r8, {r5, fp}
  402d30:	ddf2      	ble.n	402d18 <_svfprintf_r+0xc3c>
  402d32:	aa25      	add	r2, sp, #148	; 0x94
  402d34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d36:	4620      	mov	r0, r4
  402d38:	f004 fd16 	bl	407768 <__ssprint_r>
  402d3c:	2800      	cmp	r0, #0
  402d3e:	f47f aa9f 	bne.w	402280 <_svfprintf_r+0x1a4>
  402d42:	3e10      	subs	r6, #16
  402d44:	2e10      	cmp	r6, #16
  402d46:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d48:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d4a:	46c8      	mov	r8, r9
  402d4c:	dce9      	bgt.n	402d22 <_svfprintf_r+0xc46>
  402d4e:	4614      	mov	r4, r2
  402d50:	3701      	adds	r7, #1
  402d52:	4434      	add	r4, r6
  402d54:	2f07      	cmp	r7, #7
  402d56:	9427      	str	r4, [sp, #156]	; 0x9c
  402d58:	9726      	str	r7, [sp, #152]	; 0x98
  402d5a:	e888 0060 	stmia.w	r8, {r5, r6}
  402d5e:	f77f aed9 	ble.w	402b14 <_svfprintf_r+0xa38>
  402d62:	aa25      	add	r2, sp, #148	; 0x94
  402d64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d68:	f004 fcfe 	bl	407768 <__ssprint_r>
  402d6c:	2800      	cmp	r0, #0
  402d6e:	f47f aa87 	bne.w	402280 <_svfprintf_r+0x1a4>
  402d72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d74:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d76:	46c8      	mov	r8, r9
  402d78:	e6ce      	b.n	402b18 <_svfprintf_r+0xa3c>
  402d7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d7c:	6814      	ldr	r4, [r2, #0]
  402d7e:	4613      	mov	r3, r2
  402d80:	3304      	adds	r3, #4
  402d82:	17e5      	asrs	r5, r4, #31
  402d84:	930f      	str	r3, [sp, #60]	; 0x3c
  402d86:	4622      	mov	r2, r4
  402d88:	462b      	mov	r3, r5
  402d8a:	e4fa      	b.n	402782 <_svfprintf_r+0x6a6>
  402d8c:	3204      	adds	r2, #4
  402d8e:	681c      	ldr	r4, [r3, #0]
  402d90:	920f      	str	r2, [sp, #60]	; 0x3c
  402d92:	2301      	movs	r3, #1
  402d94:	2500      	movs	r5, #0
  402d96:	f7ff ba94 	b.w	4022c2 <_svfprintf_r+0x1e6>
  402d9a:	681c      	ldr	r4, [r3, #0]
  402d9c:	3304      	adds	r3, #4
  402d9e:	930f      	str	r3, [sp, #60]	; 0x3c
  402da0:	2500      	movs	r5, #0
  402da2:	e421      	b.n	4025e8 <_svfprintf_r+0x50c>
  402da4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402da6:	460a      	mov	r2, r1
  402da8:	3204      	adds	r2, #4
  402daa:	680c      	ldr	r4, [r1, #0]
  402dac:	920f      	str	r2, [sp, #60]	; 0x3c
  402dae:	2500      	movs	r5, #0
  402db0:	f7ff ba87 	b.w	4022c2 <_svfprintf_r+0x1e6>
  402db4:	4614      	mov	r4, r2
  402db6:	3301      	adds	r3, #1
  402db8:	4434      	add	r4, r6
  402dba:	2b07      	cmp	r3, #7
  402dbc:	9427      	str	r4, [sp, #156]	; 0x9c
  402dbe:	9326      	str	r3, [sp, #152]	; 0x98
  402dc0:	e888 0060 	stmia.w	r8, {r5, r6}
  402dc4:	f77f ab68 	ble.w	402498 <_svfprintf_r+0x3bc>
  402dc8:	e6b3      	b.n	402b32 <_svfprintf_r+0xa56>
  402dca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402dce:	f8cd b01c 	str.w	fp, [sp, #28]
  402dd2:	ae42      	add	r6, sp, #264	; 0x108
  402dd4:	3430      	adds	r4, #48	; 0x30
  402dd6:	2301      	movs	r3, #1
  402dd8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402ddc:	930e      	str	r3, [sp, #56]	; 0x38
  402dde:	f7ff ba8d 	b.w	4022fc <_svfprintf_r+0x220>
  402de2:	aa25      	add	r2, sp, #148	; 0x94
  402de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402de6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402de8:	f004 fcbe 	bl	407768 <__ssprint_r>
  402dec:	2800      	cmp	r0, #0
  402dee:	f47f aa47 	bne.w	402280 <_svfprintf_r+0x1a4>
  402df2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402df4:	46c8      	mov	r8, r9
  402df6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402df8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dfa:	429a      	cmp	r2, r3
  402dfc:	db44      	blt.n	402e88 <_svfprintf_r+0xdac>
  402dfe:	9b07      	ldr	r3, [sp, #28]
  402e00:	07d9      	lsls	r1, r3, #31
  402e02:	d441      	bmi.n	402e88 <_svfprintf_r+0xdac>
  402e04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e06:	9812      	ldr	r0, [sp, #72]	; 0x48
  402e08:	1a9a      	subs	r2, r3, r2
  402e0a:	1a1d      	subs	r5, r3, r0
  402e0c:	4295      	cmp	r5, r2
  402e0e:	bfa8      	it	ge
  402e10:	4615      	movge	r5, r2
  402e12:	2d00      	cmp	r5, #0
  402e14:	dd0e      	ble.n	402e34 <_svfprintf_r+0xd58>
  402e16:	9926      	ldr	r1, [sp, #152]	; 0x98
  402e18:	f8c8 5004 	str.w	r5, [r8, #4]
  402e1c:	3101      	adds	r1, #1
  402e1e:	4406      	add	r6, r0
  402e20:	442c      	add	r4, r5
  402e22:	2907      	cmp	r1, #7
  402e24:	f8c8 6000 	str.w	r6, [r8]
  402e28:	9427      	str	r4, [sp, #156]	; 0x9c
  402e2a:	9126      	str	r1, [sp, #152]	; 0x98
  402e2c:	f300 823b 	bgt.w	4032a6 <_svfprintf_r+0x11ca>
  402e30:	f108 0808 	add.w	r8, r8, #8
  402e34:	2d00      	cmp	r5, #0
  402e36:	bfac      	ite	ge
  402e38:	1b56      	subge	r6, r2, r5
  402e3a:	4616      	movlt	r6, r2
  402e3c:	2e00      	cmp	r6, #0
  402e3e:	f77f ab2d 	ble.w	40249c <_svfprintf_r+0x3c0>
  402e42:	2e10      	cmp	r6, #16
  402e44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e46:	4db0      	ldr	r5, [pc, #704]	; (403108 <_svfprintf_r+0x102c>)
  402e48:	ddb5      	ble.n	402db6 <_svfprintf_r+0xcda>
  402e4a:	4622      	mov	r2, r4
  402e4c:	2710      	movs	r7, #16
  402e4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e52:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e54:	e004      	b.n	402e60 <_svfprintf_r+0xd84>
  402e56:	f108 0808 	add.w	r8, r8, #8
  402e5a:	3e10      	subs	r6, #16
  402e5c:	2e10      	cmp	r6, #16
  402e5e:	dda9      	ble.n	402db4 <_svfprintf_r+0xcd8>
  402e60:	3301      	adds	r3, #1
  402e62:	3210      	adds	r2, #16
  402e64:	2b07      	cmp	r3, #7
  402e66:	9227      	str	r2, [sp, #156]	; 0x9c
  402e68:	9326      	str	r3, [sp, #152]	; 0x98
  402e6a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e6e:	ddf2      	ble.n	402e56 <_svfprintf_r+0xd7a>
  402e70:	aa25      	add	r2, sp, #148	; 0x94
  402e72:	4621      	mov	r1, r4
  402e74:	4658      	mov	r0, fp
  402e76:	f004 fc77 	bl	407768 <__ssprint_r>
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f47f aa00 	bne.w	402280 <_svfprintf_r+0x1a4>
  402e80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e84:	46c8      	mov	r8, r9
  402e86:	e7e8      	b.n	402e5a <_svfprintf_r+0xd7e>
  402e88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e8a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402e8c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402e8e:	f8c8 1000 	str.w	r1, [r8]
  402e92:	3301      	adds	r3, #1
  402e94:	4404      	add	r4, r0
  402e96:	2b07      	cmp	r3, #7
  402e98:	9427      	str	r4, [sp, #156]	; 0x9c
  402e9a:	f8c8 0004 	str.w	r0, [r8, #4]
  402e9e:	9326      	str	r3, [sp, #152]	; 0x98
  402ea0:	f300 81f5 	bgt.w	40328e <_svfprintf_r+0x11b2>
  402ea4:	f108 0808 	add.w	r8, r8, #8
  402ea8:	e7ac      	b.n	402e04 <_svfprintf_r+0xd28>
  402eaa:	9b07      	ldr	r3, [sp, #28]
  402eac:	07da      	lsls	r2, r3, #31
  402eae:	f53f adfe 	bmi.w	402aae <_svfprintf_r+0x9d2>
  402eb2:	3701      	adds	r7, #1
  402eb4:	3401      	adds	r4, #1
  402eb6:	2301      	movs	r3, #1
  402eb8:	2f07      	cmp	r7, #7
  402eba:	9427      	str	r4, [sp, #156]	; 0x9c
  402ebc:	9726      	str	r7, [sp, #152]	; 0x98
  402ebe:	f8c8 6000 	str.w	r6, [r8]
  402ec2:	f8c8 3004 	str.w	r3, [r8, #4]
  402ec6:	f77f ae25 	ble.w	402b14 <_svfprintf_r+0xa38>
  402eca:	e74a      	b.n	402d62 <_svfprintf_r+0xc86>
  402ecc:	aa25      	add	r2, sp, #148	; 0x94
  402ece:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ed0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ed2:	f004 fc49 	bl	407768 <__ssprint_r>
  402ed6:	2800      	cmp	r0, #0
  402ed8:	f47f a9d2 	bne.w	402280 <_svfprintf_r+0x1a4>
  402edc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ede:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ee0:	46c8      	mov	r8, r9
  402ee2:	e5f2      	b.n	402aca <_svfprintf_r+0x9ee>
  402ee4:	aa25      	add	r2, sp, #148	; 0x94
  402ee6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ee8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eea:	f004 fc3d 	bl	407768 <__ssprint_r>
  402eee:	2800      	cmp	r0, #0
  402ef0:	f47f a9c6 	bne.w	402280 <_svfprintf_r+0x1a4>
  402ef4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ef6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ef8:	46c8      	mov	r8, r9
  402efa:	e5f5      	b.n	402ae8 <_svfprintf_r+0xa0c>
  402efc:	464e      	mov	r6, r9
  402efe:	f7ff b9fd 	b.w	4022fc <_svfprintf_r+0x220>
  402f02:	aa25      	add	r2, sp, #148	; 0x94
  402f04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f06:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f08:	f004 fc2e 	bl	407768 <__ssprint_r>
  402f0c:	2800      	cmp	r0, #0
  402f0e:	f47f a9b7 	bne.w	402280 <_svfprintf_r+0x1a4>
  402f12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f14:	46c8      	mov	r8, r9
  402f16:	f7ff ba72 	b.w	4023fe <_svfprintf_r+0x322>
  402f1a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402f1c:	4622      	mov	r2, r4
  402f1e:	4620      	mov	r0, r4
  402f20:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402f22:	4623      	mov	r3, r4
  402f24:	4621      	mov	r1, r4
  402f26:	f005 fa85 	bl	408434 <__aeabi_dcmpun>
  402f2a:	2800      	cmp	r0, #0
  402f2c:	f040 8286 	bne.w	40343c <_svfprintf_r+0x1360>
  402f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f32:	3301      	adds	r3, #1
  402f34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f36:	f023 0320 	bic.w	r3, r3, #32
  402f3a:	930e      	str	r3, [sp, #56]	; 0x38
  402f3c:	f000 81e2 	beq.w	403304 <_svfprintf_r+0x1228>
  402f40:	2b47      	cmp	r3, #71	; 0x47
  402f42:	f000 811e 	beq.w	403182 <_svfprintf_r+0x10a6>
  402f46:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402f4a:	9307      	str	r3, [sp, #28]
  402f4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402f4e:	1e1f      	subs	r7, r3, #0
  402f50:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f52:	9308      	str	r3, [sp, #32]
  402f54:	bfbb      	ittet	lt
  402f56:	463b      	movlt	r3, r7
  402f58:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402f5c:	2300      	movge	r3, #0
  402f5e:	232d      	movlt	r3, #45	; 0x2d
  402f60:	9310      	str	r3, [sp, #64]	; 0x40
  402f62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f64:	2b66      	cmp	r3, #102	; 0x66
  402f66:	f000 81bb 	beq.w	4032e0 <_svfprintf_r+0x1204>
  402f6a:	2b46      	cmp	r3, #70	; 0x46
  402f6c:	f000 80df 	beq.w	40312e <_svfprintf_r+0x1052>
  402f70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f72:	9a08      	ldr	r2, [sp, #32]
  402f74:	2b45      	cmp	r3, #69	; 0x45
  402f76:	bf0c      	ite	eq
  402f78:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402f7a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402f7c:	a823      	add	r0, sp, #140	; 0x8c
  402f7e:	a920      	add	r1, sp, #128	; 0x80
  402f80:	bf08      	it	eq
  402f82:	1c5d      	addeq	r5, r3, #1
  402f84:	9004      	str	r0, [sp, #16]
  402f86:	9103      	str	r1, [sp, #12]
  402f88:	a81f      	add	r0, sp, #124	; 0x7c
  402f8a:	2102      	movs	r1, #2
  402f8c:	463b      	mov	r3, r7
  402f8e:	9002      	str	r0, [sp, #8]
  402f90:	9501      	str	r5, [sp, #4]
  402f92:	9100      	str	r1, [sp, #0]
  402f94:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f96:	f001 ff0f 	bl	404db8 <_dtoa_r>
  402f9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f9c:	2b67      	cmp	r3, #103	; 0x67
  402f9e:	4606      	mov	r6, r0
  402fa0:	f040 81e0 	bne.w	403364 <_svfprintf_r+0x1288>
  402fa4:	f01b 0f01 	tst.w	fp, #1
  402fa8:	f000 8246 	beq.w	403438 <_svfprintf_r+0x135c>
  402fac:	1974      	adds	r4, r6, r5
  402fae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402fb0:	9808      	ldr	r0, [sp, #32]
  402fb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402fb4:	4639      	mov	r1, r7
  402fb6:	f005 fa0b 	bl	4083d0 <__aeabi_dcmpeq>
  402fba:	2800      	cmp	r0, #0
  402fbc:	f040 8165 	bne.w	40328a <_svfprintf_r+0x11ae>
  402fc0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fc2:	42a3      	cmp	r3, r4
  402fc4:	d206      	bcs.n	402fd4 <_svfprintf_r+0xef8>
  402fc6:	2130      	movs	r1, #48	; 0x30
  402fc8:	1c5a      	adds	r2, r3, #1
  402fca:	9223      	str	r2, [sp, #140]	; 0x8c
  402fcc:	7019      	strb	r1, [r3, #0]
  402fce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fd0:	429c      	cmp	r4, r3
  402fd2:	d8f9      	bhi.n	402fc8 <_svfprintf_r+0xeec>
  402fd4:	1b9b      	subs	r3, r3, r6
  402fd6:	9313      	str	r3, [sp, #76]	; 0x4c
  402fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fda:	2b47      	cmp	r3, #71	; 0x47
  402fdc:	f000 80e9 	beq.w	4031b2 <_svfprintf_r+0x10d6>
  402fe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fe2:	2b65      	cmp	r3, #101	; 0x65
  402fe4:	f340 81cd 	ble.w	403382 <_svfprintf_r+0x12a6>
  402fe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fea:	2b66      	cmp	r3, #102	; 0x66
  402fec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402fee:	9312      	str	r3, [sp, #72]	; 0x48
  402ff0:	f000 819e 	beq.w	403330 <_svfprintf_r+0x1254>
  402ff4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ff6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ff8:	4619      	mov	r1, r3
  402ffa:	4291      	cmp	r1, r2
  402ffc:	f300 818a 	bgt.w	403314 <_svfprintf_r+0x1238>
  403000:	f01b 0f01 	tst.w	fp, #1
  403004:	f040 8213 	bne.w	40342e <_svfprintf_r+0x1352>
  403008:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40300c:	9308      	str	r3, [sp, #32]
  40300e:	2367      	movs	r3, #103	; 0x67
  403010:	920e      	str	r2, [sp, #56]	; 0x38
  403012:	9311      	str	r3, [sp, #68]	; 0x44
  403014:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403016:	2b00      	cmp	r3, #0
  403018:	f040 80c4 	bne.w	4031a4 <_svfprintf_r+0x10c8>
  40301c:	930a      	str	r3, [sp, #40]	; 0x28
  40301e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403022:	f7ff b973 	b.w	40230c <_svfprintf_r+0x230>
  403026:	4635      	mov	r5, r6
  403028:	460c      	mov	r4, r1
  40302a:	4646      	mov	r6, r8
  40302c:	4690      	mov	r8, r2
  40302e:	3301      	adds	r3, #1
  403030:	443c      	add	r4, r7
  403032:	2b07      	cmp	r3, #7
  403034:	9427      	str	r4, [sp, #156]	; 0x9c
  403036:	9326      	str	r3, [sp, #152]	; 0x98
  403038:	e888 00a0 	stmia.w	r8, {r5, r7}
  40303c:	f73f aed1 	bgt.w	402de2 <_svfprintf_r+0xd06>
  403040:	f108 0808 	add.w	r8, r8, #8
  403044:	e6d7      	b.n	402df6 <_svfprintf_r+0xd1a>
  403046:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403048:	6813      	ldr	r3, [r2, #0]
  40304a:	3204      	adds	r2, #4
  40304c:	920f      	str	r2, [sp, #60]	; 0x3c
  40304e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403050:	601a      	str	r2, [r3, #0]
  403052:	f7ff b86a 	b.w	40212a <_svfprintf_r+0x4e>
  403056:	aa25      	add	r2, sp, #148	; 0x94
  403058:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40305a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40305c:	f004 fb84 	bl	407768 <__ssprint_r>
  403060:	2800      	cmp	r0, #0
  403062:	f47f a90d 	bne.w	402280 <_svfprintf_r+0x1a4>
  403066:	46c8      	mov	r8, r9
  403068:	e48d      	b.n	402986 <_svfprintf_r+0x8aa>
  40306a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40306c:	4a27      	ldr	r2, [pc, #156]	; (40310c <_svfprintf_r+0x1030>)
  40306e:	f8c8 2000 	str.w	r2, [r8]
  403072:	3301      	adds	r3, #1
  403074:	3401      	adds	r4, #1
  403076:	2201      	movs	r2, #1
  403078:	2b07      	cmp	r3, #7
  40307a:	9427      	str	r4, [sp, #156]	; 0x9c
  40307c:	9326      	str	r3, [sp, #152]	; 0x98
  40307e:	f8c8 2004 	str.w	r2, [r8, #4]
  403082:	dc72      	bgt.n	40316a <_svfprintf_r+0x108e>
  403084:	f108 0808 	add.w	r8, r8, #8
  403088:	b929      	cbnz	r1, 403096 <_svfprintf_r+0xfba>
  40308a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40308c:	b91b      	cbnz	r3, 403096 <_svfprintf_r+0xfba>
  40308e:	9b07      	ldr	r3, [sp, #28]
  403090:	07d8      	lsls	r0, r3, #31
  403092:	f57f aa03 	bpl.w	40249c <_svfprintf_r+0x3c0>
  403096:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403098:	9819      	ldr	r0, [sp, #100]	; 0x64
  40309a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40309c:	f8c8 2000 	str.w	r2, [r8]
  4030a0:	3301      	adds	r3, #1
  4030a2:	4602      	mov	r2, r0
  4030a4:	4422      	add	r2, r4
  4030a6:	2b07      	cmp	r3, #7
  4030a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4030aa:	f8c8 0004 	str.w	r0, [r8, #4]
  4030ae:	9326      	str	r3, [sp, #152]	; 0x98
  4030b0:	f300 818d 	bgt.w	4033ce <_svfprintf_r+0x12f2>
  4030b4:	f108 0808 	add.w	r8, r8, #8
  4030b8:	2900      	cmp	r1, #0
  4030ba:	f2c0 8165 	blt.w	403388 <_svfprintf_r+0x12ac>
  4030be:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4030c0:	f8c8 6000 	str.w	r6, [r8]
  4030c4:	3301      	adds	r3, #1
  4030c6:	188c      	adds	r4, r1, r2
  4030c8:	2b07      	cmp	r3, #7
  4030ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4030cc:	9326      	str	r3, [sp, #152]	; 0x98
  4030ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4030d2:	f77f a9e1 	ble.w	402498 <_svfprintf_r+0x3bc>
  4030d6:	e52c      	b.n	402b32 <_svfprintf_r+0xa56>
  4030d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4030dc:	6813      	ldr	r3, [r2, #0]
  4030de:	17cd      	asrs	r5, r1, #31
  4030e0:	4608      	mov	r0, r1
  4030e2:	3204      	adds	r2, #4
  4030e4:	4629      	mov	r1, r5
  4030e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4030e8:	e9c3 0100 	strd	r0, r1, [r3]
  4030ec:	f7ff b81d 	b.w	40212a <_svfprintf_r+0x4e>
  4030f0:	aa25      	add	r2, sp, #148	; 0x94
  4030f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030f6:	f004 fb37 	bl	407768 <__ssprint_r>
  4030fa:	2800      	cmp	r0, #0
  4030fc:	f47f a8c0 	bne.w	402280 <_svfprintf_r+0x1a4>
  403100:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403102:	46c8      	mov	r8, r9
  403104:	e458      	b.n	4029b8 <_svfprintf_r+0x8dc>
  403106:	bf00      	nop
  403108:	00408d0c 	.word	0x00408d0c
  40310c:	00408cf8 	.word	0x00408cf8
  403110:	2140      	movs	r1, #64	; 0x40
  403112:	980c      	ldr	r0, [sp, #48]	; 0x30
  403114:	f003 fabc 	bl	406690 <_malloc_r>
  403118:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40311a:	6010      	str	r0, [r2, #0]
  40311c:	6110      	str	r0, [r2, #16]
  40311e:	2800      	cmp	r0, #0
  403120:	f000 81f2 	beq.w	403508 <_svfprintf_r+0x142c>
  403124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403126:	2340      	movs	r3, #64	; 0x40
  403128:	6153      	str	r3, [r2, #20]
  40312a:	f7fe bfee 	b.w	40210a <_svfprintf_r+0x2e>
  40312e:	a823      	add	r0, sp, #140	; 0x8c
  403130:	a920      	add	r1, sp, #128	; 0x80
  403132:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403134:	9004      	str	r0, [sp, #16]
  403136:	9103      	str	r1, [sp, #12]
  403138:	a81f      	add	r0, sp, #124	; 0x7c
  40313a:	2103      	movs	r1, #3
  40313c:	9002      	str	r0, [sp, #8]
  40313e:	9a08      	ldr	r2, [sp, #32]
  403140:	9401      	str	r4, [sp, #4]
  403142:	463b      	mov	r3, r7
  403144:	9100      	str	r1, [sp, #0]
  403146:	980c      	ldr	r0, [sp, #48]	; 0x30
  403148:	f001 fe36 	bl	404db8 <_dtoa_r>
  40314c:	4625      	mov	r5, r4
  40314e:	4606      	mov	r6, r0
  403150:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403152:	2b46      	cmp	r3, #70	; 0x46
  403154:	eb06 0405 	add.w	r4, r6, r5
  403158:	f47f af29 	bne.w	402fae <_svfprintf_r+0xed2>
  40315c:	7833      	ldrb	r3, [r6, #0]
  40315e:	2b30      	cmp	r3, #48	; 0x30
  403160:	f000 8178 	beq.w	403454 <_svfprintf_r+0x1378>
  403164:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403166:	442c      	add	r4, r5
  403168:	e721      	b.n	402fae <_svfprintf_r+0xed2>
  40316a:	aa25      	add	r2, sp, #148	; 0x94
  40316c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40316e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403170:	f004 fafa 	bl	407768 <__ssprint_r>
  403174:	2800      	cmp	r0, #0
  403176:	f47f a883 	bne.w	402280 <_svfprintf_r+0x1a4>
  40317a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40317c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40317e:	46c8      	mov	r8, r9
  403180:	e782      	b.n	403088 <_svfprintf_r+0xfac>
  403182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403184:	2b00      	cmp	r3, #0
  403186:	bf08      	it	eq
  403188:	2301      	moveq	r3, #1
  40318a:	930a      	str	r3, [sp, #40]	; 0x28
  40318c:	e6db      	b.n	402f46 <_svfprintf_r+0xe6a>
  40318e:	4630      	mov	r0, r6
  403190:	940a      	str	r4, [sp, #40]	; 0x28
  403192:	f7fe ff35 	bl	402000 <strlen>
  403196:	950f      	str	r5, [sp, #60]	; 0x3c
  403198:	900e      	str	r0, [sp, #56]	; 0x38
  40319a:	f8cd b01c 	str.w	fp, [sp, #28]
  40319e:	4603      	mov	r3, r0
  4031a0:	f7ff b9f9 	b.w	402596 <_svfprintf_r+0x4ba>
  4031a4:	272d      	movs	r7, #45	; 0x2d
  4031a6:	2300      	movs	r3, #0
  4031a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4031ac:	930a      	str	r3, [sp, #40]	; 0x28
  4031ae:	f7ff b8ae 	b.w	40230e <_svfprintf_r+0x232>
  4031b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031b4:	9312      	str	r3, [sp, #72]	; 0x48
  4031b6:	461a      	mov	r2, r3
  4031b8:	3303      	adds	r3, #3
  4031ba:	db04      	blt.n	4031c6 <_svfprintf_r+0x10ea>
  4031bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031be:	4619      	mov	r1, r3
  4031c0:	4291      	cmp	r1, r2
  4031c2:	f6bf af17 	bge.w	402ff4 <_svfprintf_r+0xf18>
  4031c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031c8:	3b02      	subs	r3, #2
  4031ca:	9311      	str	r3, [sp, #68]	; 0x44
  4031cc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4031d0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4031d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031d6:	3b01      	subs	r3, #1
  4031d8:	2b00      	cmp	r3, #0
  4031da:	931f      	str	r3, [sp, #124]	; 0x7c
  4031dc:	bfbd      	ittte	lt
  4031de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4031e0:	f1c3 0301 	rsblt	r3, r3, #1
  4031e4:	222d      	movlt	r2, #45	; 0x2d
  4031e6:	222b      	movge	r2, #43	; 0x2b
  4031e8:	2b09      	cmp	r3, #9
  4031ea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4031ee:	f340 8116 	ble.w	40341e <_svfprintf_r+0x1342>
  4031f2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4031f6:	4620      	mov	r0, r4
  4031f8:	4dab      	ldr	r5, [pc, #684]	; (4034a8 <_svfprintf_r+0x13cc>)
  4031fa:	e000      	b.n	4031fe <_svfprintf_r+0x1122>
  4031fc:	4610      	mov	r0, r2
  4031fe:	fb85 1203 	smull	r1, r2, r5, r3
  403202:	17d9      	asrs	r1, r3, #31
  403204:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403208:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40320c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403210:	3230      	adds	r2, #48	; 0x30
  403212:	2909      	cmp	r1, #9
  403214:	f800 2c01 	strb.w	r2, [r0, #-1]
  403218:	460b      	mov	r3, r1
  40321a:	f100 32ff 	add.w	r2, r0, #4294967295
  40321e:	dced      	bgt.n	4031fc <_svfprintf_r+0x1120>
  403220:	3330      	adds	r3, #48	; 0x30
  403222:	3802      	subs	r0, #2
  403224:	b2d9      	uxtb	r1, r3
  403226:	4284      	cmp	r4, r0
  403228:	f802 1c01 	strb.w	r1, [r2, #-1]
  40322c:	f240 8165 	bls.w	4034fa <_svfprintf_r+0x141e>
  403230:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403234:	4613      	mov	r3, r2
  403236:	e001      	b.n	40323c <_svfprintf_r+0x1160>
  403238:	f813 1b01 	ldrb.w	r1, [r3], #1
  40323c:	f800 1b01 	strb.w	r1, [r0], #1
  403240:	42a3      	cmp	r3, r4
  403242:	d1f9      	bne.n	403238 <_svfprintf_r+0x115c>
  403244:	3301      	adds	r3, #1
  403246:	1a9b      	subs	r3, r3, r2
  403248:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40324c:	4413      	add	r3, r2
  40324e:	aa21      	add	r2, sp, #132	; 0x84
  403250:	1a9b      	subs	r3, r3, r2
  403252:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403254:	931b      	str	r3, [sp, #108]	; 0x6c
  403256:	2a01      	cmp	r2, #1
  403258:	4413      	add	r3, r2
  40325a:	930e      	str	r3, [sp, #56]	; 0x38
  40325c:	f340 8119 	ble.w	403492 <_svfprintf_r+0x13b6>
  403260:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403262:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403264:	4413      	add	r3, r2
  403266:	930e      	str	r3, [sp, #56]	; 0x38
  403268:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40326c:	9308      	str	r3, [sp, #32]
  40326e:	2300      	movs	r3, #0
  403270:	9312      	str	r3, [sp, #72]	; 0x48
  403272:	e6cf      	b.n	403014 <_svfprintf_r+0xf38>
  403274:	aa25      	add	r2, sp, #148	; 0x94
  403276:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40327a:	f004 fa75 	bl	407768 <__ssprint_r>
  40327e:	2800      	cmp	r0, #0
  403280:	f47e affe 	bne.w	402280 <_svfprintf_r+0x1a4>
  403284:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403286:	46c8      	mov	r8, r9
  403288:	e4d7      	b.n	402c3a <_svfprintf_r+0xb5e>
  40328a:	4623      	mov	r3, r4
  40328c:	e6a2      	b.n	402fd4 <_svfprintf_r+0xef8>
  40328e:	aa25      	add	r2, sp, #148	; 0x94
  403290:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403292:	980c      	ldr	r0, [sp, #48]	; 0x30
  403294:	f004 fa68 	bl	407768 <__ssprint_r>
  403298:	2800      	cmp	r0, #0
  40329a:	f47e aff1 	bne.w	402280 <_svfprintf_r+0x1a4>
  40329e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032a2:	46c8      	mov	r8, r9
  4032a4:	e5ae      	b.n	402e04 <_svfprintf_r+0xd28>
  4032a6:	aa25      	add	r2, sp, #148	; 0x94
  4032a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ac:	f004 fa5c 	bl	407768 <__ssprint_r>
  4032b0:	2800      	cmp	r0, #0
  4032b2:	f47e afe5 	bne.w	402280 <_svfprintf_r+0x1a4>
  4032b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032bc:	1a9a      	subs	r2, r3, r2
  4032be:	46c8      	mov	r8, r9
  4032c0:	e5b8      	b.n	402e34 <_svfprintf_r+0xd58>
  4032c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032c4:	9612      	str	r6, [sp, #72]	; 0x48
  4032c6:	2b06      	cmp	r3, #6
  4032c8:	bf28      	it	cs
  4032ca:	2306      	movcs	r3, #6
  4032cc:	960a      	str	r6, [sp, #40]	; 0x28
  4032ce:	4637      	mov	r7, r6
  4032d0:	9308      	str	r3, [sp, #32]
  4032d2:	950f      	str	r5, [sp, #60]	; 0x3c
  4032d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4032d8:	930e      	str	r3, [sp, #56]	; 0x38
  4032da:	4e74      	ldr	r6, [pc, #464]	; (4034ac <_svfprintf_r+0x13d0>)
  4032dc:	f7ff b816 	b.w	40230c <_svfprintf_r+0x230>
  4032e0:	a823      	add	r0, sp, #140	; 0x8c
  4032e2:	a920      	add	r1, sp, #128	; 0x80
  4032e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4032e6:	9004      	str	r0, [sp, #16]
  4032e8:	9103      	str	r1, [sp, #12]
  4032ea:	a81f      	add	r0, sp, #124	; 0x7c
  4032ec:	2103      	movs	r1, #3
  4032ee:	9002      	str	r0, [sp, #8]
  4032f0:	9a08      	ldr	r2, [sp, #32]
  4032f2:	9501      	str	r5, [sp, #4]
  4032f4:	463b      	mov	r3, r7
  4032f6:	9100      	str	r1, [sp, #0]
  4032f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032fa:	f001 fd5d 	bl	404db8 <_dtoa_r>
  4032fe:	4606      	mov	r6, r0
  403300:	1944      	adds	r4, r0, r5
  403302:	e72b      	b.n	40315c <_svfprintf_r+0x1080>
  403304:	2306      	movs	r3, #6
  403306:	930a      	str	r3, [sp, #40]	; 0x28
  403308:	e61d      	b.n	402f46 <_svfprintf_r+0xe6a>
  40330a:	272d      	movs	r7, #45	; 0x2d
  40330c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403310:	f7ff bacd 	b.w	4028ae <_svfprintf_r+0x7d2>
  403314:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403316:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403318:	4413      	add	r3, r2
  40331a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40331c:	930e      	str	r3, [sp, #56]	; 0x38
  40331e:	2a00      	cmp	r2, #0
  403320:	f340 80b0 	ble.w	403484 <_svfprintf_r+0x13a8>
  403324:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403328:	9308      	str	r3, [sp, #32]
  40332a:	2367      	movs	r3, #103	; 0x67
  40332c:	9311      	str	r3, [sp, #68]	; 0x44
  40332e:	e671      	b.n	403014 <_svfprintf_r+0xf38>
  403330:	2b00      	cmp	r3, #0
  403332:	f340 80c3 	ble.w	4034bc <_svfprintf_r+0x13e0>
  403336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403338:	2a00      	cmp	r2, #0
  40333a:	f040 8099 	bne.w	403470 <_svfprintf_r+0x1394>
  40333e:	f01b 0f01 	tst.w	fp, #1
  403342:	f040 8095 	bne.w	403470 <_svfprintf_r+0x1394>
  403346:	9308      	str	r3, [sp, #32]
  403348:	930e      	str	r3, [sp, #56]	; 0x38
  40334a:	e663      	b.n	403014 <_svfprintf_r+0xf38>
  40334c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40334e:	9308      	str	r3, [sp, #32]
  403350:	930e      	str	r3, [sp, #56]	; 0x38
  403352:	900a      	str	r0, [sp, #40]	; 0x28
  403354:	950f      	str	r5, [sp, #60]	; 0x3c
  403356:	f8cd b01c 	str.w	fp, [sp, #28]
  40335a:	9012      	str	r0, [sp, #72]	; 0x48
  40335c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403360:	f7fe bfd4 	b.w	40230c <_svfprintf_r+0x230>
  403364:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403366:	2b47      	cmp	r3, #71	; 0x47
  403368:	f47f ae20 	bne.w	402fac <_svfprintf_r+0xed0>
  40336c:	f01b 0f01 	tst.w	fp, #1
  403370:	f47f aeee 	bne.w	403150 <_svfprintf_r+0x1074>
  403374:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403376:	1b9b      	subs	r3, r3, r6
  403378:	9313      	str	r3, [sp, #76]	; 0x4c
  40337a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40337c:	2b47      	cmp	r3, #71	; 0x47
  40337e:	f43f af18 	beq.w	4031b2 <_svfprintf_r+0x10d6>
  403382:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403384:	9312      	str	r3, [sp, #72]	; 0x48
  403386:	e721      	b.n	4031cc <_svfprintf_r+0x10f0>
  403388:	424f      	negs	r7, r1
  40338a:	3110      	adds	r1, #16
  40338c:	4d48      	ldr	r5, [pc, #288]	; (4034b0 <_svfprintf_r+0x13d4>)
  40338e:	da2f      	bge.n	4033f0 <_svfprintf_r+0x1314>
  403390:	2410      	movs	r4, #16
  403392:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403396:	e004      	b.n	4033a2 <_svfprintf_r+0x12c6>
  403398:	f108 0808 	add.w	r8, r8, #8
  40339c:	3f10      	subs	r7, #16
  40339e:	2f10      	cmp	r7, #16
  4033a0:	dd26      	ble.n	4033f0 <_svfprintf_r+0x1314>
  4033a2:	3301      	adds	r3, #1
  4033a4:	3210      	adds	r2, #16
  4033a6:	2b07      	cmp	r3, #7
  4033a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4033aa:	9326      	str	r3, [sp, #152]	; 0x98
  4033ac:	f8c8 5000 	str.w	r5, [r8]
  4033b0:	f8c8 4004 	str.w	r4, [r8, #4]
  4033b4:	ddf0      	ble.n	403398 <_svfprintf_r+0x12bc>
  4033b6:	aa25      	add	r2, sp, #148	; 0x94
  4033b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033ba:	4658      	mov	r0, fp
  4033bc:	f004 f9d4 	bl	407768 <__ssprint_r>
  4033c0:	2800      	cmp	r0, #0
  4033c2:	f47e af5d 	bne.w	402280 <_svfprintf_r+0x1a4>
  4033c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033ca:	46c8      	mov	r8, r9
  4033cc:	e7e6      	b.n	40339c <_svfprintf_r+0x12c0>
  4033ce:	aa25      	add	r2, sp, #148	; 0x94
  4033d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033d4:	f004 f9c8 	bl	407768 <__ssprint_r>
  4033d8:	2800      	cmp	r0, #0
  4033da:	f47e af51 	bne.w	402280 <_svfprintf_r+0x1a4>
  4033de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4033e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033e4:	46c8      	mov	r8, r9
  4033e6:	e667      	b.n	4030b8 <_svfprintf_r+0xfdc>
  4033e8:	2000      	movs	r0, #0
  4033ea:	900a      	str	r0, [sp, #40]	; 0x28
  4033ec:	f7fe bed0 	b.w	402190 <_svfprintf_r+0xb4>
  4033f0:	3301      	adds	r3, #1
  4033f2:	443a      	add	r2, r7
  4033f4:	2b07      	cmp	r3, #7
  4033f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4033fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4033fc:	9326      	str	r3, [sp, #152]	; 0x98
  4033fe:	f108 0808 	add.w	r8, r8, #8
  403402:	f77f ae5c 	ble.w	4030be <_svfprintf_r+0xfe2>
  403406:	aa25      	add	r2, sp, #148	; 0x94
  403408:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40340a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40340c:	f004 f9ac 	bl	407768 <__ssprint_r>
  403410:	2800      	cmp	r0, #0
  403412:	f47e af35 	bne.w	402280 <_svfprintf_r+0x1a4>
  403416:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403418:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40341a:	46c8      	mov	r8, r9
  40341c:	e64f      	b.n	4030be <_svfprintf_r+0xfe2>
  40341e:	3330      	adds	r3, #48	; 0x30
  403420:	2230      	movs	r2, #48	; 0x30
  403422:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403426:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40342a:	ab22      	add	r3, sp, #136	; 0x88
  40342c:	e70f      	b.n	40324e <_svfprintf_r+0x1172>
  40342e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403430:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403432:	4413      	add	r3, r2
  403434:	930e      	str	r3, [sp, #56]	; 0x38
  403436:	e775      	b.n	403324 <_svfprintf_r+0x1248>
  403438:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40343a:	e5cb      	b.n	402fd4 <_svfprintf_r+0xef8>
  40343c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40343e:	4e1d      	ldr	r6, [pc, #116]	; (4034b4 <_svfprintf_r+0x13d8>)
  403440:	2b00      	cmp	r3, #0
  403442:	bfb6      	itet	lt
  403444:	272d      	movlt	r7, #45	; 0x2d
  403446:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40344a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40344e:	4b1a      	ldr	r3, [pc, #104]	; (4034b8 <_svfprintf_r+0x13dc>)
  403450:	f7ff ba2f 	b.w	4028b2 <_svfprintf_r+0x7d6>
  403454:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403456:	9808      	ldr	r0, [sp, #32]
  403458:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40345a:	4639      	mov	r1, r7
  40345c:	f004 ffb8 	bl	4083d0 <__aeabi_dcmpeq>
  403460:	2800      	cmp	r0, #0
  403462:	f47f ae7f 	bne.w	403164 <_svfprintf_r+0x1088>
  403466:	f1c5 0501 	rsb	r5, r5, #1
  40346a:	951f      	str	r5, [sp, #124]	; 0x7c
  40346c:	442c      	add	r4, r5
  40346e:	e59e      	b.n	402fae <_svfprintf_r+0xed2>
  403470:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403472:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403474:	4413      	add	r3, r2
  403476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403478:	441a      	add	r2, r3
  40347a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40347e:	920e      	str	r2, [sp, #56]	; 0x38
  403480:	9308      	str	r3, [sp, #32]
  403482:	e5c7      	b.n	403014 <_svfprintf_r+0xf38>
  403484:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403486:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403488:	f1c3 0301 	rsb	r3, r3, #1
  40348c:	441a      	add	r2, r3
  40348e:	4613      	mov	r3, r2
  403490:	e7d0      	b.n	403434 <_svfprintf_r+0x1358>
  403492:	f01b 0301 	ands.w	r3, fp, #1
  403496:	9312      	str	r3, [sp, #72]	; 0x48
  403498:	f47f aee2 	bne.w	403260 <_svfprintf_r+0x1184>
  40349c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40349e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034a2:	9308      	str	r3, [sp, #32]
  4034a4:	e5b6      	b.n	403014 <_svfprintf_r+0xf38>
  4034a6:	bf00      	nop
  4034a8:	66666667 	.word	0x66666667
  4034ac:	00408cf0 	.word	0x00408cf0
  4034b0:	00408d0c 	.word	0x00408d0c
  4034b4:	00408cc4 	.word	0x00408cc4
  4034b8:	00408cc0 	.word	0x00408cc0
  4034bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034be:	b913      	cbnz	r3, 4034c6 <_svfprintf_r+0x13ea>
  4034c0:	f01b 0f01 	tst.w	fp, #1
  4034c4:	d002      	beq.n	4034cc <_svfprintf_r+0x13f0>
  4034c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4034c8:	3301      	adds	r3, #1
  4034ca:	e7d4      	b.n	403476 <_svfprintf_r+0x139a>
  4034cc:	2301      	movs	r3, #1
  4034ce:	e73a      	b.n	403346 <_svfprintf_r+0x126a>
  4034d0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4034d2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4034d6:	6828      	ldr	r0, [r5, #0]
  4034d8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4034dc:	900a      	str	r0, [sp, #40]	; 0x28
  4034de:	4628      	mov	r0, r5
  4034e0:	3004      	adds	r0, #4
  4034e2:	46a2      	mov	sl, r4
  4034e4:	900f      	str	r0, [sp, #60]	; 0x3c
  4034e6:	f7fe be51 	b.w	40218c <_svfprintf_r+0xb0>
  4034ea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034ee:	f7ff b867 	b.w	4025c0 <_svfprintf_r+0x4e4>
  4034f2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034f6:	f7ff ba15 	b.w	402924 <_svfprintf_r+0x848>
  4034fa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4034fe:	e6a6      	b.n	40324e <_svfprintf_r+0x1172>
  403500:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403504:	f7ff b8eb 	b.w	4026de <_svfprintf_r+0x602>
  403508:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40350a:	230c      	movs	r3, #12
  40350c:	6013      	str	r3, [r2, #0]
  40350e:	f04f 33ff 	mov.w	r3, #4294967295
  403512:	9309      	str	r3, [sp, #36]	; 0x24
  403514:	f7fe bebd 	b.w	402292 <_svfprintf_r+0x1b6>
  403518:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40351c:	f7ff b99a 	b.w	402854 <_svfprintf_r+0x778>
  403520:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403524:	f7ff b976 	b.w	402814 <_svfprintf_r+0x738>
  403528:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40352c:	f7ff b959 	b.w	4027e2 <_svfprintf_r+0x706>
  403530:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403534:	f7ff b912 	b.w	40275c <_svfprintf_r+0x680>

00403538 <__sprint_r.part.0>:
  403538:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40353c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40353e:	049c      	lsls	r4, r3, #18
  403540:	4693      	mov	fp, r2
  403542:	d52f      	bpl.n	4035a4 <__sprint_r.part.0+0x6c>
  403544:	6893      	ldr	r3, [r2, #8]
  403546:	6812      	ldr	r2, [r2, #0]
  403548:	b353      	cbz	r3, 4035a0 <__sprint_r.part.0+0x68>
  40354a:	460e      	mov	r6, r1
  40354c:	4607      	mov	r7, r0
  40354e:	f102 0908 	add.w	r9, r2, #8
  403552:	e919 0420 	ldmdb	r9, {r5, sl}
  403556:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40355a:	d017      	beq.n	40358c <__sprint_r.part.0+0x54>
  40355c:	3d04      	subs	r5, #4
  40355e:	2400      	movs	r4, #0
  403560:	e001      	b.n	403566 <__sprint_r.part.0+0x2e>
  403562:	45a0      	cmp	r8, r4
  403564:	d010      	beq.n	403588 <__sprint_r.part.0+0x50>
  403566:	4632      	mov	r2, r6
  403568:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40356c:	4638      	mov	r0, r7
  40356e:	f002 fce7 	bl	405f40 <_fputwc_r>
  403572:	1c43      	adds	r3, r0, #1
  403574:	f104 0401 	add.w	r4, r4, #1
  403578:	d1f3      	bne.n	403562 <__sprint_r.part.0+0x2a>
  40357a:	2300      	movs	r3, #0
  40357c:	f8cb 3008 	str.w	r3, [fp, #8]
  403580:	f8cb 3004 	str.w	r3, [fp, #4]
  403584:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403588:	f8db 3008 	ldr.w	r3, [fp, #8]
  40358c:	f02a 0a03 	bic.w	sl, sl, #3
  403590:	eba3 030a 	sub.w	r3, r3, sl
  403594:	f8cb 3008 	str.w	r3, [fp, #8]
  403598:	f109 0908 	add.w	r9, r9, #8
  40359c:	2b00      	cmp	r3, #0
  40359e:	d1d8      	bne.n	403552 <__sprint_r.part.0+0x1a>
  4035a0:	2000      	movs	r0, #0
  4035a2:	e7ea      	b.n	40357a <__sprint_r.part.0+0x42>
  4035a4:	f002 fe36 	bl	406214 <__sfvwrite_r>
  4035a8:	2300      	movs	r3, #0
  4035aa:	f8cb 3008 	str.w	r3, [fp, #8]
  4035ae:	f8cb 3004 	str.w	r3, [fp, #4]
  4035b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035b6:	bf00      	nop

004035b8 <__sprint_r>:
  4035b8:	6893      	ldr	r3, [r2, #8]
  4035ba:	b10b      	cbz	r3, 4035c0 <__sprint_r+0x8>
  4035bc:	f7ff bfbc 	b.w	403538 <__sprint_r.part.0>
  4035c0:	b410      	push	{r4}
  4035c2:	4618      	mov	r0, r3
  4035c4:	6053      	str	r3, [r2, #4]
  4035c6:	bc10      	pop	{r4}
  4035c8:	4770      	bx	lr
  4035ca:	bf00      	nop

004035cc <_vfprintf_r>:
  4035cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035d0:	b0c1      	sub	sp, #260	; 0x104
  4035d2:	461d      	mov	r5, r3
  4035d4:	468a      	mov	sl, r1
  4035d6:	4691      	mov	r9, r2
  4035d8:	4604      	mov	r4, r0
  4035da:	9008      	str	r0, [sp, #32]
  4035dc:	f002 ffca 	bl	406574 <_localeconv_r>
  4035e0:	6803      	ldr	r3, [r0, #0]
  4035e2:	9315      	str	r3, [sp, #84]	; 0x54
  4035e4:	4618      	mov	r0, r3
  4035e6:	f7fe fd0b 	bl	402000 <strlen>
  4035ea:	950e      	str	r5, [sp, #56]	; 0x38
  4035ec:	9014      	str	r0, [sp, #80]	; 0x50
  4035ee:	b11c      	cbz	r4, 4035f8 <_vfprintf_r+0x2c>
  4035f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4035f2:	2b00      	cmp	r3, #0
  4035f4:	f000 825f 	beq.w	403ab6 <_vfprintf_r+0x4ea>
  4035f8:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4035fc:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403600:	f013 0f01 	tst.w	r3, #1
  403604:	b293      	uxth	r3, r2
  403606:	d102      	bne.n	40360e <_vfprintf_r+0x42>
  403608:	0599      	lsls	r1, r3, #22
  40360a:	f140 8275 	bpl.w	403af8 <_vfprintf_r+0x52c>
  40360e:	049f      	lsls	r7, r3, #18
  403610:	d40a      	bmi.n	403628 <_vfprintf_r+0x5c>
  403612:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  403616:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40361a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40361e:	f8aa 300c 	strh.w	r3, [sl, #12]
  403622:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  403626:	b29b      	uxth	r3, r3
  403628:	071e      	lsls	r6, r3, #28
  40362a:	f140 8223 	bpl.w	403a74 <_vfprintf_r+0x4a8>
  40362e:	f8da 2010 	ldr.w	r2, [sl, #16]
  403632:	2a00      	cmp	r2, #0
  403634:	f000 821e 	beq.w	403a74 <_vfprintf_r+0x4a8>
  403638:	f003 021a 	and.w	r2, r3, #26
  40363c:	2a0a      	cmp	r2, #10
  40363e:	f000 823e 	beq.w	403abe <_vfprintf_r+0x4f2>
  403642:	2300      	movs	r3, #0
  403644:	4618      	mov	r0, r3
  403646:	9311      	str	r3, [sp, #68]	; 0x44
  403648:	9313      	str	r3, [sp, #76]	; 0x4c
  40364a:	9312      	str	r3, [sp, #72]	; 0x48
  40364c:	9325      	str	r3, [sp, #148]	; 0x94
  40364e:	9324      	str	r3, [sp, #144]	; 0x90
  403650:	9318      	str	r3, [sp, #96]	; 0x60
  403652:	9319      	str	r3, [sp, #100]	; 0x64
  403654:	930b      	str	r3, [sp, #44]	; 0x2c
  403656:	ab30      	add	r3, sp, #192	; 0xc0
  403658:	9323      	str	r3, [sp, #140]	; 0x8c
  40365a:	4698      	mov	r8, r3
  40365c:	9016      	str	r0, [sp, #88]	; 0x58
  40365e:	9017      	str	r0, [sp, #92]	; 0x5c
  403660:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  403664:	f899 3000 	ldrb.w	r3, [r9]
  403668:	464c      	mov	r4, r9
  40366a:	b1eb      	cbz	r3, 4036a8 <_vfprintf_r+0xdc>
  40366c:	2b25      	cmp	r3, #37	; 0x25
  40366e:	d102      	bne.n	403676 <_vfprintf_r+0xaa>
  403670:	e01a      	b.n	4036a8 <_vfprintf_r+0xdc>
  403672:	2b25      	cmp	r3, #37	; 0x25
  403674:	d003      	beq.n	40367e <_vfprintf_r+0xb2>
  403676:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40367a:	2b00      	cmp	r3, #0
  40367c:	d1f9      	bne.n	403672 <_vfprintf_r+0xa6>
  40367e:	eba4 0509 	sub.w	r5, r4, r9
  403682:	b18d      	cbz	r5, 4036a8 <_vfprintf_r+0xdc>
  403684:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403686:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403688:	f8c8 9000 	str.w	r9, [r8]
  40368c:	3301      	adds	r3, #1
  40368e:	442a      	add	r2, r5
  403690:	2b07      	cmp	r3, #7
  403692:	f8c8 5004 	str.w	r5, [r8, #4]
  403696:	9225      	str	r2, [sp, #148]	; 0x94
  403698:	9324      	str	r3, [sp, #144]	; 0x90
  40369a:	f300 8201 	bgt.w	403aa0 <_vfprintf_r+0x4d4>
  40369e:	f108 0808 	add.w	r8, r8, #8
  4036a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4036a4:	442b      	add	r3, r5
  4036a6:	930b      	str	r3, [sp, #44]	; 0x2c
  4036a8:	7823      	ldrb	r3, [r4, #0]
  4036aa:	2b00      	cmp	r3, #0
  4036ac:	f000 83f0 	beq.w	403e90 <_vfprintf_r+0x8c4>
  4036b0:	2300      	movs	r3, #0
  4036b2:	461a      	mov	r2, r3
  4036b4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4036b8:	4619      	mov	r1, r3
  4036ba:	930c      	str	r3, [sp, #48]	; 0x30
  4036bc:	469b      	mov	fp, r3
  4036be:	7866      	ldrb	r6, [r4, #1]
  4036c0:	f04f 33ff 	mov.w	r3, #4294967295
  4036c4:	f104 0901 	add.w	r9, r4, #1
  4036c8:	9309      	str	r3, [sp, #36]	; 0x24
  4036ca:	f109 0901 	add.w	r9, r9, #1
  4036ce:	f1a6 0320 	sub.w	r3, r6, #32
  4036d2:	2b58      	cmp	r3, #88	; 0x58
  4036d4:	f200 83bf 	bhi.w	403e56 <_vfprintf_r+0x88a>
  4036d8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4036dc:	03bd02e0 	.word	0x03bd02e0
  4036e0:	034f03bd 	.word	0x034f03bd
  4036e4:	03bd03bd 	.word	0x03bd03bd
  4036e8:	03bd03bd 	.word	0x03bd03bd
  4036ec:	03bd03bd 	.word	0x03bd03bd
  4036f0:	03080354 	.word	0x03080354
  4036f4:	021a03bd 	.word	0x021a03bd
  4036f8:	03bd02e8 	.word	0x03bd02e8
  4036fc:	033a0303 	.word	0x033a0303
  403700:	033a033a 	.word	0x033a033a
  403704:	033a033a 	.word	0x033a033a
  403708:	033a033a 	.word	0x033a033a
  40370c:	033a033a 	.word	0x033a033a
  403710:	03bd03bd 	.word	0x03bd03bd
  403714:	03bd03bd 	.word	0x03bd03bd
  403718:	03bd03bd 	.word	0x03bd03bd
  40371c:	03bd03bd 	.word	0x03bd03bd
  403720:	03bd03bd 	.word	0x03bd03bd
  403724:	03620349 	.word	0x03620349
  403728:	036203bd 	.word	0x036203bd
  40372c:	03bd03bd 	.word	0x03bd03bd
  403730:	03bd03bd 	.word	0x03bd03bd
  403734:	03bd03a2 	.word	0x03bd03a2
  403738:	006f03bd 	.word	0x006f03bd
  40373c:	03bd03bd 	.word	0x03bd03bd
  403740:	03bd03bd 	.word	0x03bd03bd
  403744:	005903bd 	.word	0x005903bd
  403748:	03bd03bd 	.word	0x03bd03bd
  40374c:	03bd031e 	.word	0x03bd031e
  403750:	03bd03bd 	.word	0x03bd03bd
  403754:	03bd03bd 	.word	0x03bd03bd
  403758:	03bd03bd 	.word	0x03bd03bd
  40375c:	03bd03bd 	.word	0x03bd03bd
  403760:	032403bd 	.word	0x032403bd
  403764:	03620273 	.word	0x03620273
  403768:	03620362 	.word	0x03620362
  40376c:	027302b7 	.word	0x027302b7
  403770:	03bd03bd 	.word	0x03bd03bd
  403774:	03bd02bc 	.word	0x03bd02bc
  403778:	007102c9 	.word	0x007102c9
  40377c:	0247030d 	.word	0x0247030d
  403780:	025203bd 	.word	0x025203bd
  403784:	005b03bd 	.word	0x005b03bd
  403788:	03bd03bd 	.word	0x03bd03bd
  40378c:	021f      	.short	0x021f
  40378e:	f04b 0b10 	orr.w	fp, fp, #16
  403792:	f01b 0f20 	tst.w	fp, #32
  403796:	f040 8353 	bne.w	403e40 <_vfprintf_r+0x874>
  40379a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40379c:	f01b 0f10 	tst.w	fp, #16
  4037a0:	4613      	mov	r3, r2
  4037a2:	f040 85b4 	bne.w	40430e <_vfprintf_r+0xd42>
  4037a6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4037aa:	f000 85b0 	beq.w	40430e <_vfprintf_r+0xd42>
  4037ae:	8814      	ldrh	r4, [r2, #0]
  4037b0:	3204      	adds	r2, #4
  4037b2:	2500      	movs	r5, #0
  4037b4:	2301      	movs	r3, #1
  4037b6:	920e      	str	r2, [sp, #56]	; 0x38
  4037b8:	e014      	b.n	4037e4 <_vfprintf_r+0x218>
  4037ba:	f04b 0b10 	orr.w	fp, fp, #16
  4037be:	f01b 0320 	ands.w	r3, fp, #32
  4037c2:	f040 8332 	bne.w	403e2a <_vfprintf_r+0x85e>
  4037c6:	f01b 0210 	ands.w	r2, fp, #16
  4037ca:	f040 8589 	bne.w	4042e0 <_vfprintf_r+0xd14>
  4037ce:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4037d2:	f000 8585 	beq.w	4042e0 <_vfprintf_r+0xd14>
  4037d6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4037d8:	4613      	mov	r3, r2
  4037da:	460a      	mov	r2, r1
  4037dc:	3204      	adds	r2, #4
  4037de:	880c      	ldrh	r4, [r1, #0]
  4037e0:	920e      	str	r2, [sp, #56]	; 0x38
  4037e2:	2500      	movs	r5, #0
  4037e4:	f04f 0a00 	mov.w	sl, #0
  4037e8:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4037ec:	9909      	ldr	r1, [sp, #36]	; 0x24
  4037ee:	1c4a      	adds	r2, r1, #1
  4037f0:	f000 820b 	beq.w	403c0a <_vfprintf_r+0x63e>
  4037f4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4037f8:	9206      	str	r2, [sp, #24]
  4037fa:	ea54 0205 	orrs.w	r2, r4, r5
  4037fe:	f040 820a 	bne.w	403c16 <_vfprintf_r+0x64a>
  403802:	2900      	cmp	r1, #0
  403804:	f040 846f 	bne.w	4040e6 <_vfprintf_r+0xb1a>
  403808:	2b00      	cmp	r3, #0
  40380a:	f040 852d 	bne.w	404268 <_vfprintf_r+0xc9c>
  40380e:	f01b 0301 	ands.w	r3, fp, #1
  403812:	930d      	str	r3, [sp, #52]	; 0x34
  403814:	f000 8668 	beq.w	4044e8 <_vfprintf_r+0xf1c>
  403818:	af40      	add	r7, sp, #256	; 0x100
  40381a:	2330      	movs	r3, #48	; 0x30
  40381c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403820:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403822:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403824:	4293      	cmp	r3, r2
  403826:	bfb8      	it	lt
  403828:	4613      	movlt	r3, r2
  40382a:	9307      	str	r3, [sp, #28]
  40382c:	2300      	movs	r3, #0
  40382e:	9310      	str	r3, [sp, #64]	; 0x40
  403830:	f1ba 0f00 	cmp.w	sl, #0
  403834:	d002      	beq.n	40383c <_vfprintf_r+0x270>
  403836:	9b07      	ldr	r3, [sp, #28]
  403838:	3301      	adds	r3, #1
  40383a:	9307      	str	r3, [sp, #28]
  40383c:	9b06      	ldr	r3, [sp, #24]
  40383e:	f013 0302 	ands.w	r3, r3, #2
  403842:	930f      	str	r3, [sp, #60]	; 0x3c
  403844:	d002      	beq.n	40384c <_vfprintf_r+0x280>
  403846:	9b07      	ldr	r3, [sp, #28]
  403848:	3302      	adds	r3, #2
  40384a:	9307      	str	r3, [sp, #28]
  40384c:	9b06      	ldr	r3, [sp, #24]
  40384e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403852:	f040 831b 	bne.w	403e8c <_vfprintf_r+0x8c0>
  403856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403858:	9a07      	ldr	r2, [sp, #28]
  40385a:	eba3 0b02 	sub.w	fp, r3, r2
  40385e:	f1bb 0f00 	cmp.w	fp, #0
  403862:	f340 8313 	ble.w	403e8c <_vfprintf_r+0x8c0>
  403866:	f1bb 0f10 	cmp.w	fp, #16
  40386a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40386c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40386e:	dd28      	ble.n	4038c2 <_vfprintf_r+0x2f6>
  403870:	4643      	mov	r3, r8
  403872:	2410      	movs	r4, #16
  403874:	46a8      	mov	r8, r5
  403876:	f8dd a020 	ldr.w	sl, [sp, #32]
  40387a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40387c:	e006      	b.n	40388c <_vfprintf_r+0x2c0>
  40387e:	f1ab 0b10 	sub.w	fp, fp, #16
  403882:	f1bb 0f10 	cmp.w	fp, #16
  403886:	f103 0308 	add.w	r3, r3, #8
  40388a:	dd18      	ble.n	4038be <_vfprintf_r+0x2f2>
  40388c:	3201      	adds	r2, #1
  40388e:	48b9      	ldr	r0, [pc, #740]	; (403b74 <_vfprintf_r+0x5a8>)
  403890:	9224      	str	r2, [sp, #144]	; 0x90
  403892:	3110      	adds	r1, #16
  403894:	2a07      	cmp	r2, #7
  403896:	9125      	str	r1, [sp, #148]	; 0x94
  403898:	e883 0011 	stmia.w	r3, {r0, r4}
  40389c:	ddef      	ble.n	40387e <_vfprintf_r+0x2b2>
  40389e:	aa23      	add	r2, sp, #140	; 0x8c
  4038a0:	4629      	mov	r1, r5
  4038a2:	4650      	mov	r0, sl
  4038a4:	f7ff fe88 	bl	4035b8 <__sprint_r>
  4038a8:	2800      	cmp	r0, #0
  4038aa:	f040 836a 	bne.w	403f82 <_vfprintf_r+0x9b6>
  4038ae:	f1ab 0b10 	sub.w	fp, fp, #16
  4038b2:	f1bb 0f10 	cmp.w	fp, #16
  4038b6:	9925      	ldr	r1, [sp, #148]	; 0x94
  4038b8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4038ba:	ab30      	add	r3, sp, #192	; 0xc0
  4038bc:	dce6      	bgt.n	40388c <_vfprintf_r+0x2c0>
  4038be:	4645      	mov	r5, r8
  4038c0:	4698      	mov	r8, r3
  4038c2:	3201      	adds	r2, #1
  4038c4:	4bab      	ldr	r3, [pc, #684]	; (403b74 <_vfprintf_r+0x5a8>)
  4038c6:	9224      	str	r2, [sp, #144]	; 0x90
  4038c8:	eb0b 0401 	add.w	r4, fp, r1
  4038cc:	2a07      	cmp	r2, #7
  4038ce:	9425      	str	r4, [sp, #148]	; 0x94
  4038d0:	e888 0808 	stmia.w	r8, {r3, fp}
  4038d4:	f300 84cd 	bgt.w	404272 <_vfprintf_r+0xca6>
  4038d8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4038dc:	f108 0808 	add.w	r8, r8, #8
  4038e0:	f1ba 0f00 	cmp.w	sl, #0
  4038e4:	d00e      	beq.n	403904 <_vfprintf_r+0x338>
  4038e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4038e8:	3301      	adds	r3, #1
  4038ea:	3401      	adds	r4, #1
  4038ec:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4038f0:	2201      	movs	r2, #1
  4038f2:	2b07      	cmp	r3, #7
  4038f4:	9425      	str	r4, [sp, #148]	; 0x94
  4038f6:	9324      	str	r3, [sp, #144]	; 0x90
  4038f8:	e888 0006 	stmia.w	r8, {r1, r2}
  4038fc:	f300 840a 	bgt.w	404114 <_vfprintf_r+0xb48>
  403900:	f108 0808 	add.w	r8, r8, #8
  403904:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403906:	b16b      	cbz	r3, 403924 <_vfprintf_r+0x358>
  403908:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40390a:	3301      	adds	r3, #1
  40390c:	3402      	adds	r4, #2
  40390e:	a91c      	add	r1, sp, #112	; 0x70
  403910:	2202      	movs	r2, #2
  403912:	2b07      	cmp	r3, #7
  403914:	9425      	str	r4, [sp, #148]	; 0x94
  403916:	9324      	str	r3, [sp, #144]	; 0x90
  403918:	e888 0006 	stmia.w	r8, {r1, r2}
  40391c:	f300 8406 	bgt.w	40412c <_vfprintf_r+0xb60>
  403920:	f108 0808 	add.w	r8, r8, #8
  403924:	2d80      	cmp	r5, #128	; 0x80
  403926:	f000 832e 	beq.w	403f86 <_vfprintf_r+0x9ba>
  40392a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40392c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40392e:	eba3 0a02 	sub.w	sl, r3, r2
  403932:	f1ba 0f00 	cmp.w	sl, #0
  403936:	dd3b      	ble.n	4039b0 <_vfprintf_r+0x3e4>
  403938:	f1ba 0f10 	cmp.w	sl, #16
  40393c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40393e:	4d8e      	ldr	r5, [pc, #568]	; (403b78 <_vfprintf_r+0x5ac>)
  403940:	dd2b      	ble.n	40399a <_vfprintf_r+0x3ce>
  403942:	4642      	mov	r2, r8
  403944:	4621      	mov	r1, r4
  403946:	46b0      	mov	r8, r6
  403948:	f04f 0b10 	mov.w	fp, #16
  40394c:	462e      	mov	r6, r5
  40394e:	9c08      	ldr	r4, [sp, #32]
  403950:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403952:	e006      	b.n	403962 <_vfprintf_r+0x396>
  403954:	f1aa 0a10 	sub.w	sl, sl, #16
  403958:	f1ba 0f10 	cmp.w	sl, #16
  40395c:	f102 0208 	add.w	r2, r2, #8
  403960:	dd17      	ble.n	403992 <_vfprintf_r+0x3c6>
  403962:	3301      	adds	r3, #1
  403964:	3110      	adds	r1, #16
  403966:	2b07      	cmp	r3, #7
  403968:	9125      	str	r1, [sp, #148]	; 0x94
  40396a:	9324      	str	r3, [sp, #144]	; 0x90
  40396c:	e882 0840 	stmia.w	r2, {r6, fp}
  403970:	ddf0      	ble.n	403954 <_vfprintf_r+0x388>
  403972:	aa23      	add	r2, sp, #140	; 0x8c
  403974:	4629      	mov	r1, r5
  403976:	4620      	mov	r0, r4
  403978:	f7ff fe1e 	bl	4035b8 <__sprint_r>
  40397c:	2800      	cmp	r0, #0
  40397e:	f040 8300 	bne.w	403f82 <_vfprintf_r+0x9b6>
  403982:	f1aa 0a10 	sub.w	sl, sl, #16
  403986:	f1ba 0f10 	cmp.w	sl, #16
  40398a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40398c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40398e:	aa30      	add	r2, sp, #192	; 0xc0
  403990:	dce7      	bgt.n	403962 <_vfprintf_r+0x396>
  403992:	4635      	mov	r5, r6
  403994:	460c      	mov	r4, r1
  403996:	4646      	mov	r6, r8
  403998:	4690      	mov	r8, r2
  40399a:	3301      	adds	r3, #1
  40399c:	4454      	add	r4, sl
  40399e:	2b07      	cmp	r3, #7
  4039a0:	9425      	str	r4, [sp, #148]	; 0x94
  4039a2:	9324      	str	r3, [sp, #144]	; 0x90
  4039a4:	e888 0420 	stmia.w	r8, {r5, sl}
  4039a8:	f300 83a9 	bgt.w	4040fe <_vfprintf_r+0xb32>
  4039ac:	f108 0808 	add.w	r8, r8, #8
  4039b0:	9b06      	ldr	r3, [sp, #24]
  4039b2:	05db      	lsls	r3, r3, #23
  4039b4:	f100 8285 	bmi.w	403ec2 <_vfprintf_r+0x8f6>
  4039b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039ba:	990d      	ldr	r1, [sp, #52]	; 0x34
  4039bc:	f8c8 7000 	str.w	r7, [r8]
  4039c0:	3301      	adds	r3, #1
  4039c2:	440c      	add	r4, r1
  4039c4:	2b07      	cmp	r3, #7
  4039c6:	9425      	str	r4, [sp, #148]	; 0x94
  4039c8:	f8c8 1004 	str.w	r1, [r8, #4]
  4039cc:	9324      	str	r3, [sp, #144]	; 0x90
  4039ce:	f300 8375 	bgt.w	4040bc <_vfprintf_r+0xaf0>
  4039d2:	f108 0808 	add.w	r8, r8, #8
  4039d6:	9b06      	ldr	r3, [sp, #24]
  4039d8:	0759      	lsls	r1, r3, #29
  4039da:	d53b      	bpl.n	403a54 <_vfprintf_r+0x488>
  4039dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4039de:	9a07      	ldr	r2, [sp, #28]
  4039e0:	1a9d      	subs	r5, r3, r2
  4039e2:	2d00      	cmp	r5, #0
  4039e4:	dd36      	ble.n	403a54 <_vfprintf_r+0x488>
  4039e6:	2d10      	cmp	r5, #16
  4039e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039ea:	dd21      	ble.n	403a30 <_vfprintf_r+0x464>
  4039ec:	2610      	movs	r6, #16
  4039ee:	9f08      	ldr	r7, [sp, #32]
  4039f0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4039f4:	e004      	b.n	403a00 <_vfprintf_r+0x434>
  4039f6:	3d10      	subs	r5, #16
  4039f8:	2d10      	cmp	r5, #16
  4039fa:	f108 0808 	add.w	r8, r8, #8
  4039fe:	dd17      	ble.n	403a30 <_vfprintf_r+0x464>
  403a00:	3301      	adds	r3, #1
  403a02:	4a5c      	ldr	r2, [pc, #368]	; (403b74 <_vfprintf_r+0x5a8>)
  403a04:	9324      	str	r3, [sp, #144]	; 0x90
  403a06:	3410      	adds	r4, #16
  403a08:	2b07      	cmp	r3, #7
  403a0a:	9425      	str	r4, [sp, #148]	; 0x94
  403a0c:	e888 0044 	stmia.w	r8, {r2, r6}
  403a10:	ddf1      	ble.n	4039f6 <_vfprintf_r+0x42a>
  403a12:	aa23      	add	r2, sp, #140	; 0x8c
  403a14:	4651      	mov	r1, sl
  403a16:	4638      	mov	r0, r7
  403a18:	f7ff fdce 	bl	4035b8 <__sprint_r>
  403a1c:	2800      	cmp	r0, #0
  403a1e:	f040 823f 	bne.w	403ea0 <_vfprintf_r+0x8d4>
  403a22:	3d10      	subs	r5, #16
  403a24:	2d10      	cmp	r5, #16
  403a26:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a2a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403a2e:	dce7      	bgt.n	403a00 <_vfprintf_r+0x434>
  403a30:	3301      	adds	r3, #1
  403a32:	4a50      	ldr	r2, [pc, #320]	; (403b74 <_vfprintf_r+0x5a8>)
  403a34:	9324      	str	r3, [sp, #144]	; 0x90
  403a36:	442c      	add	r4, r5
  403a38:	2b07      	cmp	r3, #7
  403a3a:	9425      	str	r4, [sp, #148]	; 0x94
  403a3c:	e888 0024 	stmia.w	r8, {r2, r5}
  403a40:	dd08      	ble.n	403a54 <_vfprintf_r+0x488>
  403a42:	aa23      	add	r2, sp, #140	; 0x8c
  403a44:	990a      	ldr	r1, [sp, #40]	; 0x28
  403a46:	9808      	ldr	r0, [sp, #32]
  403a48:	f7ff fdb6 	bl	4035b8 <__sprint_r>
  403a4c:	2800      	cmp	r0, #0
  403a4e:	f040 8347 	bne.w	4040e0 <_vfprintf_r+0xb14>
  403a52:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a58:	9907      	ldr	r1, [sp, #28]
  403a5a:	428a      	cmp	r2, r1
  403a5c:	bfac      	ite	ge
  403a5e:	189b      	addge	r3, r3, r2
  403a60:	185b      	addlt	r3, r3, r1
  403a62:	930b      	str	r3, [sp, #44]	; 0x2c
  403a64:	2c00      	cmp	r4, #0
  403a66:	f040 8333 	bne.w	4040d0 <_vfprintf_r+0xb04>
  403a6a:	2300      	movs	r3, #0
  403a6c:	9324      	str	r3, [sp, #144]	; 0x90
  403a6e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403a72:	e5f7      	b.n	403664 <_vfprintf_r+0x98>
  403a74:	4651      	mov	r1, sl
  403a76:	9808      	ldr	r0, [sp, #32]
  403a78:	f001 f896 	bl	404ba8 <__swsetup_r>
  403a7c:	2800      	cmp	r0, #0
  403a7e:	d038      	beq.n	403af2 <_vfprintf_r+0x526>
  403a80:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403a84:	07dd      	lsls	r5, r3, #31
  403a86:	d404      	bmi.n	403a92 <_vfprintf_r+0x4c6>
  403a88:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403a8c:	059c      	lsls	r4, r3, #22
  403a8e:	f140 85ca 	bpl.w	404626 <_vfprintf_r+0x105a>
  403a92:	f04f 33ff 	mov.w	r3, #4294967295
  403a96:	930b      	str	r3, [sp, #44]	; 0x2c
  403a98:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403a9a:	b041      	add	sp, #260	; 0x104
  403a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403aa0:	aa23      	add	r2, sp, #140	; 0x8c
  403aa2:	990a      	ldr	r1, [sp, #40]	; 0x28
  403aa4:	9808      	ldr	r0, [sp, #32]
  403aa6:	f7ff fd87 	bl	4035b8 <__sprint_r>
  403aaa:	2800      	cmp	r0, #0
  403aac:	f040 8318 	bne.w	4040e0 <_vfprintf_r+0xb14>
  403ab0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403ab4:	e5f5      	b.n	4036a2 <_vfprintf_r+0xd6>
  403ab6:	9808      	ldr	r0, [sp, #32]
  403ab8:	f002 f9a0 	bl	405dfc <__sinit>
  403abc:	e59c      	b.n	4035f8 <_vfprintf_r+0x2c>
  403abe:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  403ac2:	2a00      	cmp	r2, #0
  403ac4:	f6ff adbd 	blt.w	403642 <_vfprintf_r+0x76>
  403ac8:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  403acc:	07d0      	lsls	r0, r2, #31
  403ace:	d405      	bmi.n	403adc <_vfprintf_r+0x510>
  403ad0:	0599      	lsls	r1, r3, #22
  403ad2:	d403      	bmi.n	403adc <_vfprintf_r+0x510>
  403ad4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  403ad8:	f002 fd60 	bl	40659c <__retarget_lock_release_recursive>
  403adc:	462b      	mov	r3, r5
  403ade:	464a      	mov	r2, r9
  403ae0:	4651      	mov	r1, sl
  403ae2:	9808      	ldr	r0, [sp, #32]
  403ae4:	f001 f81e 	bl	404b24 <__sbprintf>
  403ae8:	900b      	str	r0, [sp, #44]	; 0x2c
  403aea:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403aec:	b041      	add	sp, #260	; 0x104
  403aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403af2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403af6:	e59f      	b.n	403638 <_vfprintf_r+0x6c>
  403af8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  403afc:	f002 fd4c 	bl	406598 <__retarget_lock_acquire_recursive>
  403b00:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403b04:	b293      	uxth	r3, r2
  403b06:	e582      	b.n	40360e <_vfprintf_r+0x42>
  403b08:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b0a:	930e      	str	r3, [sp, #56]	; 0x38
  403b0c:	4240      	negs	r0, r0
  403b0e:	900c      	str	r0, [sp, #48]	; 0x30
  403b10:	f04b 0b04 	orr.w	fp, fp, #4
  403b14:	f899 6000 	ldrb.w	r6, [r9]
  403b18:	e5d7      	b.n	4036ca <_vfprintf_r+0xfe>
  403b1a:	2a00      	cmp	r2, #0
  403b1c:	f040 87df 	bne.w	404ade <_vfprintf_r+0x1512>
  403b20:	4b16      	ldr	r3, [pc, #88]	; (403b7c <_vfprintf_r+0x5b0>)
  403b22:	9318      	str	r3, [sp, #96]	; 0x60
  403b24:	f01b 0f20 	tst.w	fp, #32
  403b28:	f040 84b9 	bne.w	40449e <_vfprintf_r+0xed2>
  403b2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403b2e:	f01b 0f10 	tst.w	fp, #16
  403b32:	4613      	mov	r3, r2
  403b34:	f040 83dc 	bne.w	4042f0 <_vfprintf_r+0xd24>
  403b38:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403b3c:	f000 83d8 	beq.w	4042f0 <_vfprintf_r+0xd24>
  403b40:	3304      	adds	r3, #4
  403b42:	8814      	ldrh	r4, [r2, #0]
  403b44:	930e      	str	r3, [sp, #56]	; 0x38
  403b46:	2500      	movs	r5, #0
  403b48:	f01b 0f01 	tst.w	fp, #1
  403b4c:	f000 8322 	beq.w	404194 <_vfprintf_r+0xbc8>
  403b50:	ea54 0305 	orrs.w	r3, r4, r5
  403b54:	f000 831e 	beq.w	404194 <_vfprintf_r+0xbc8>
  403b58:	2330      	movs	r3, #48	; 0x30
  403b5a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403b5e:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  403b62:	f04b 0b02 	orr.w	fp, fp, #2
  403b66:	2302      	movs	r3, #2
  403b68:	e63c      	b.n	4037e4 <_vfprintf_r+0x218>
  403b6a:	f04b 0b20 	orr.w	fp, fp, #32
  403b6e:	f899 6000 	ldrb.w	r6, [r9]
  403b72:	e5aa      	b.n	4036ca <_vfprintf_r+0xfe>
  403b74:	00408d1c 	.word	0x00408d1c
  403b78:	00408d2c 	.word	0x00408d2c
  403b7c:	00408cdc 	.word	0x00408cdc
  403b80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403b82:	6817      	ldr	r7, [r2, #0]
  403b84:	2400      	movs	r4, #0
  403b86:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  403b8a:	1d15      	adds	r5, r2, #4
  403b8c:	2f00      	cmp	r7, #0
  403b8e:	f000 864e 	beq.w	40482e <_vfprintf_r+0x1262>
  403b92:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b94:	1c53      	adds	r3, r2, #1
  403b96:	f000 85cc 	beq.w	404732 <_vfprintf_r+0x1166>
  403b9a:	4621      	mov	r1, r4
  403b9c:	4638      	mov	r0, r7
  403b9e:	f003 f83f 	bl	406c20 <memchr>
  403ba2:	2800      	cmp	r0, #0
  403ba4:	f000 8697 	beq.w	4048d6 <_vfprintf_r+0x130a>
  403ba8:	1bc3      	subs	r3, r0, r7
  403baa:	930d      	str	r3, [sp, #52]	; 0x34
  403bac:	9409      	str	r4, [sp, #36]	; 0x24
  403bae:	950e      	str	r5, [sp, #56]	; 0x38
  403bb0:	f8cd b018 	str.w	fp, [sp, #24]
  403bb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403bb8:	9307      	str	r3, [sp, #28]
  403bba:	9410      	str	r4, [sp, #64]	; 0x40
  403bbc:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403bc0:	e636      	b.n	403830 <_vfprintf_r+0x264>
  403bc2:	2a00      	cmp	r2, #0
  403bc4:	f040 8796 	bne.w	404af4 <_vfprintf_r+0x1528>
  403bc8:	f01b 0f20 	tst.w	fp, #32
  403bcc:	f040 845a 	bne.w	404484 <_vfprintf_r+0xeb8>
  403bd0:	f01b 0f10 	tst.w	fp, #16
  403bd4:	f040 83a2 	bne.w	40431c <_vfprintf_r+0xd50>
  403bd8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403bdc:	f000 839e 	beq.w	40431c <_vfprintf_r+0xd50>
  403be0:	990e      	ldr	r1, [sp, #56]	; 0x38
  403be2:	f9b1 4000 	ldrsh.w	r4, [r1]
  403be6:	3104      	adds	r1, #4
  403be8:	17e5      	asrs	r5, r4, #31
  403bea:	4622      	mov	r2, r4
  403bec:	462b      	mov	r3, r5
  403bee:	910e      	str	r1, [sp, #56]	; 0x38
  403bf0:	2a00      	cmp	r2, #0
  403bf2:	f173 0300 	sbcs.w	r3, r3, #0
  403bf6:	f2c0 8487 	blt.w	404508 <_vfprintf_r+0xf3c>
  403bfa:	9909      	ldr	r1, [sp, #36]	; 0x24
  403bfc:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403c00:	1c4a      	adds	r2, r1, #1
  403c02:	f04f 0301 	mov.w	r3, #1
  403c06:	f47f adf5 	bne.w	4037f4 <_vfprintf_r+0x228>
  403c0a:	ea54 0205 	orrs.w	r2, r4, r5
  403c0e:	f000 826c 	beq.w	4040ea <_vfprintf_r+0xb1e>
  403c12:	f8cd b018 	str.w	fp, [sp, #24]
  403c16:	2b01      	cmp	r3, #1
  403c18:	f000 8308 	beq.w	40422c <_vfprintf_r+0xc60>
  403c1c:	2b02      	cmp	r3, #2
  403c1e:	f040 8295 	bne.w	40414c <_vfprintf_r+0xb80>
  403c22:	9818      	ldr	r0, [sp, #96]	; 0x60
  403c24:	af30      	add	r7, sp, #192	; 0xc0
  403c26:	0923      	lsrs	r3, r4, #4
  403c28:	f004 010f 	and.w	r1, r4, #15
  403c2c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403c30:	092a      	lsrs	r2, r5, #4
  403c32:	461c      	mov	r4, r3
  403c34:	4615      	mov	r5, r2
  403c36:	5c43      	ldrb	r3, [r0, r1]
  403c38:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403c3c:	ea54 0305 	orrs.w	r3, r4, r5
  403c40:	d1f1      	bne.n	403c26 <_vfprintf_r+0x65a>
  403c42:	ab30      	add	r3, sp, #192	; 0xc0
  403c44:	1bdb      	subs	r3, r3, r7
  403c46:	930d      	str	r3, [sp, #52]	; 0x34
  403c48:	e5ea      	b.n	403820 <_vfprintf_r+0x254>
  403c4a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403c4e:	f899 6000 	ldrb.w	r6, [r9]
  403c52:	e53a      	b.n	4036ca <_vfprintf_r+0xfe>
  403c54:	f899 6000 	ldrb.w	r6, [r9]
  403c58:	2e6c      	cmp	r6, #108	; 0x6c
  403c5a:	bf03      	ittte	eq
  403c5c:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  403c60:	f04b 0b20 	orreq.w	fp, fp, #32
  403c64:	f109 0901 	addeq.w	r9, r9, #1
  403c68:	f04b 0b10 	orrne.w	fp, fp, #16
  403c6c:	e52d      	b.n	4036ca <_vfprintf_r+0xfe>
  403c6e:	2a00      	cmp	r2, #0
  403c70:	f040 874c 	bne.w	404b0c <_vfprintf_r+0x1540>
  403c74:	f01b 0f20 	tst.w	fp, #32
  403c78:	f040 853f 	bne.w	4046fa <_vfprintf_r+0x112e>
  403c7c:	f01b 0f10 	tst.w	fp, #16
  403c80:	f040 80fc 	bne.w	403e7c <_vfprintf_r+0x8b0>
  403c84:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403c88:	f000 80f8 	beq.w	403e7c <_vfprintf_r+0x8b0>
  403c8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c8e:	6813      	ldr	r3, [r2, #0]
  403c90:	3204      	adds	r2, #4
  403c92:	920e      	str	r2, [sp, #56]	; 0x38
  403c94:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  403c98:	801a      	strh	r2, [r3, #0]
  403c9a:	e4e3      	b.n	403664 <_vfprintf_r+0x98>
  403c9c:	f899 6000 	ldrb.w	r6, [r9]
  403ca0:	2900      	cmp	r1, #0
  403ca2:	f47f ad12 	bne.w	4036ca <_vfprintf_r+0xfe>
  403ca6:	2201      	movs	r2, #1
  403ca8:	2120      	movs	r1, #32
  403caa:	e50e      	b.n	4036ca <_vfprintf_r+0xfe>
  403cac:	f899 6000 	ldrb.w	r6, [r9]
  403cb0:	2e2a      	cmp	r6, #42	; 0x2a
  403cb2:	f109 0001 	add.w	r0, r9, #1
  403cb6:	f000 86f1 	beq.w	404a9c <_vfprintf_r+0x14d0>
  403cba:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403cbe:	2b09      	cmp	r3, #9
  403cc0:	4681      	mov	r9, r0
  403cc2:	bf98      	it	ls
  403cc4:	2000      	movls	r0, #0
  403cc6:	f200 863d 	bhi.w	404944 <_vfprintf_r+0x1378>
  403cca:	f819 6b01 	ldrb.w	r6, [r9], #1
  403cce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403cd2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  403cd6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403cda:	2b09      	cmp	r3, #9
  403cdc:	d9f5      	bls.n	403cca <_vfprintf_r+0x6fe>
  403cde:	9009      	str	r0, [sp, #36]	; 0x24
  403ce0:	e4f5      	b.n	4036ce <_vfprintf_r+0x102>
  403ce2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403ce6:	f899 6000 	ldrb.w	r6, [r9]
  403cea:	e4ee      	b.n	4036ca <_vfprintf_r+0xfe>
  403cec:	f899 6000 	ldrb.w	r6, [r9]
  403cf0:	2201      	movs	r2, #1
  403cf2:	212b      	movs	r1, #43	; 0x2b
  403cf4:	e4e9      	b.n	4036ca <_vfprintf_r+0xfe>
  403cf6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403cf8:	4bae      	ldr	r3, [pc, #696]	; (403fb4 <_vfprintf_r+0x9e8>)
  403cfa:	6814      	ldr	r4, [r2, #0]
  403cfc:	9318      	str	r3, [sp, #96]	; 0x60
  403cfe:	2678      	movs	r6, #120	; 0x78
  403d00:	2330      	movs	r3, #48	; 0x30
  403d02:	3204      	adds	r2, #4
  403d04:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403d08:	f04b 0b02 	orr.w	fp, fp, #2
  403d0c:	920e      	str	r2, [sp, #56]	; 0x38
  403d0e:	2500      	movs	r5, #0
  403d10:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  403d14:	2302      	movs	r3, #2
  403d16:	e565      	b.n	4037e4 <_vfprintf_r+0x218>
  403d18:	2a00      	cmp	r2, #0
  403d1a:	f040 86e4 	bne.w	404ae6 <_vfprintf_r+0x151a>
  403d1e:	4ba6      	ldr	r3, [pc, #664]	; (403fb8 <_vfprintf_r+0x9ec>)
  403d20:	9318      	str	r3, [sp, #96]	; 0x60
  403d22:	e6ff      	b.n	403b24 <_vfprintf_r+0x558>
  403d24:	990e      	ldr	r1, [sp, #56]	; 0x38
  403d26:	f8cd b018 	str.w	fp, [sp, #24]
  403d2a:	680a      	ldr	r2, [r1, #0]
  403d2c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  403d30:	2300      	movs	r3, #0
  403d32:	460a      	mov	r2, r1
  403d34:	469a      	mov	sl, r3
  403d36:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403d3a:	3204      	adds	r2, #4
  403d3c:	2301      	movs	r3, #1
  403d3e:	9307      	str	r3, [sp, #28]
  403d40:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  403d44:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  403d48:	920e      	str	r2, [sp, #56]	; 0x38
  403d4a:	930d      	str	r3, [sp, #52]	; 0x34
  403d4c:	af26      	add	r7, sp, #152	; 0x98
  403d4e:	e575      	b.n	40383c <_vfprintf_r+0x270>
  403d50:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403d54:	2000      	movs	r0, #0
  403d56:	f819 6b01 	ldrb.w	r6, [r9], #1
  403d5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403d5e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  403d62:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403d66:	2b09      	cmp	r3, #9
  403d68:	d9f5      	bls.n	403d56 <_vfprintf_r+0x78a>
  403d6a:	900c      	str	r0, [sp, #48]	; 0x30
  403d6c:	e4af      	b.n	4036ce <_vfprintf_r+0x102>
  403d6e:	2a00      	cmp	r2, #0
  403d70:	f040 86c8 	bne.w	404b04 <_vfprintf_r+0x1538>
  403d74:	f04b 0b10 	orr.w	fp, fp, #16
  403d78:	e726      	b.n	403bc8 <_vfprintf_r+0x5fc>
  403d7a:	f04b 0b01 	orr.w	fp, fp, #1
  403d7e:	f899 6000 	ldrb.w	r6, [r9]
  403d82:	e4a2      	b.n	4036ca <_vfprintf_r+0xfe>
  403d84:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403d86:	6823      	ldr	r3, [r4, #0]
  403d88:	930c      	str	r3, [sp, #48]	; 0x30
  403d8a:	4618      	mov	r0, r3
  403d8c:	2800      	cmp	r0, #0
  403d8e:	4623      	mov	r3, r4
  403d90:	f103 0304 	add.w	r3, r3, #4
  403d94:	f6ff aeb8 	blt.w	403b08 <_vfprintf_r+0x53c>
  403d98:	930e      	str	r3, [sp, #56]	; 0x38
  403d9a:	f899 6000 	ldrb.w	r6, [r9]
  403d9e:	e494      	b.n	4036ca <_vfprintf_r+0xfe>
  403da0:	2a00      	cmp	r2, #0
  403da2:	f040 86b7 	bne.w	404b14 <_vfprintf_r+0x1548>
  403da6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403da8:	3507      	adds	r5, #7
  403daa:	f025 0307 	bic.w	r3, r5, #7
  403dae:	f103 0208 	add.w	r2, r3, #8
  403db2:	920e      	str	r2, [sp, #56]	; 0x38
  403db4:	681a      	ldr	r2, [r3, #0]
  403db6:	9213      	str	r2, [sp, #76]	; 0x4c
  403db8:	685b      	ldr	r3, [r3, #4]
  403dba:	9312      	str	r3, [sp, #72]	; 0x48
  403dbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403dbe:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  403dc0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403dc4:	4628      	mov	r0, r5
  403dc6:	4621      	mov	r1, r4
  403dc8:	f04f 32ff 	mov.w	r2, #4294967295
  403dcc:	4b7b      	ldr	r3, [pc, #492]	; (403fbc <_vfprintf_r+0x9f0>)
  403dce:	f004 fb31 	bl	408434 <__aeabi_dcmpun>
  403dd2:	2800      	cmp	r0, #0
  403dd4:	f040 83a2 	bne.w	40451c <_vfprintf_r+0xf50>
  403dd8:	4628      	mov	r0, r5
  403dda:	4621      	mov	r1, r4
  403ddc:	f04f 32ff 	mov.w	r2, #4294967295
  403de0:	4b76      	ldr	r3, [pc, #472]	; (403fbc <_vfprintf_r+0x9f0>)
  403de2:	f004 fb09 	bl	4083f8 <__aeabi_dcmple>
  403de6:	2800      	cmp	r0, #0
  403de8:	f040 8398 	bne.w	40451c <_vfprintf_r+0xf50>
  403dec:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403dee:	9813      	ldr	r0, [sp, #76]	; 0x4c
  403df0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403df2:	9912      	ldr	r1, [sp, #72]	; 0x48
  403df4:	f004 faf6 	bl	4083e4 <__aeabi_dcmplt>
  403df8:	2800      	cmp	r0, #0
  403dfa:	f040 8435 	bne.w	404668 <_vfprintf_r+0x109c>
  403dfe:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403e02:	4f6f      	ldr	r7, [pc, #444]	; (403fc0 <_vfprintf_r+0x9f4>)
  403e04:	4b6f      	ldr	r3, [pc, #444]	; (403fc4 <_vfprintf_r+0x9f8>)
  403e06:	2203      	movs	r2, #3
  403e08:	2100      	movs	r1, #0
  403e0a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403e0e:	9207      	str	r2, [sp, #28]
  403e10:	9109      	str	r1, [sp, #36]	; 0x24
  403e12:	9006      	str	r0, [sp, #24]
  403e14:	2e47      	cmp	r6, #71	; 0x47
  403e16:	bfd8      	it	le
  403e18:	461f      	movle	r7, r3
  403e1a:	920d      	str	r2, [sp, #52]	; 0x34
  403e1c:	9110      	str	r1, [sp, #64]	; 0x40
  403e1e:	e507      	b.n	403830 <_vfprintf_r+0x264>
  403e20:	f04b 0b08 	orr.w	fp, fp, #8
  403e24:	f899 6000 	ldrb.w	r6, [r9]
  403e28:	e44f      	b.n	4036ca <_vfprintf_r+0xfe>
  403e2a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403e2c:	3507      	adds	r5, #7
  403e2e:	f025 0307 	bic.w	r3, r5, #7
  403e32:	f103 0208 	add.w	r2, r3, #8
  403e36:	e9d3 4500 	ldrd	r4, r5, [r3]
  403e3a:	920e      	str	r2, [sp, #56]	; 0x38
  403e3c:	2300      	movs	r3, #0
  403e3e:	e4d1      	b.n	4037e4 <_vfprintf_r+0x218>
  403e40:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403e42:	3507      	adds	r5, #7
  403e44:	f025 0307 	bic.w	r3, r5, #7
  403e48:	f103 0208 	add.w	r2, r3, #8
  403e4c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403e50:	920e      	str	r2, [sp, #56]	; 0x38
  403e52:	2301      	movs	r3, #1
  403e54:	e4c6      	b.n	4037e4 <_vfprintf_r+0x218>
  403e56:	2a00      	cmp	r2, #0
  403e58:	f040 8650 	bne.w	404afc <_vfprintf_r+0x1530>
  403e5c:	b1c6      	cbz	r6, 403e90 <_vfprintf_r+0x8c4>
  403e5e:	2300      	movs	r3, #0
  403e60:	2201      	movs	r2, #1
  403e62:	469a      	mov	sl, r3
  403e64:	9207      	str	r2, [sp, #28]
  403e66:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  403e6a:	f8cd b018 	str.w	fp, [sp, #24]
  403e6e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403e72:	9309      	str	r3, [sp, #36]	; 0x24
  403e74:	9310      	str	r3, [sp, #64]	; 0x40
  403e76:	920d      	str	r2, [sp, #52]	; 0x34
  403e78:	af26      	add	r7, sp, #152	; 0x98
  403e7a:	e4df      	b.n	40383c <_vfprintf_r+0x270>
  403e7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403e7e:	6813      	ldr	r3, [r2, #0]
  403e80:	3204      	adds	r2, #4
  403e82:	920e      	str	r2, [sp, #56]	; 0x38
  403e84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e86:	601a      	str	r2, [r3, #0]
  403e88:	f7ff bbec 	b.w	403664 <_vfprintf_r+0x98>
  403e8c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403e8e:	e527      	b.n	4038e0 <_vfprintf_r+0x314>
  403e90:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e92:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  403e96:	2b00      	cmp	r3, #0
  403e98:	f040 8594 	bne.w	4049c4 <_vfprintf_r+0x13f8>
  403e9c:	2300      	movs	r3, #0
  403e9e:	9324      	str	r3, [sp, #144]	; 0x90
  403ea0:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403ea4:	f013 0f01 	tst.w	r3, #1
  403ea8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403eac:	d102      	bne.n	403eb4 <_vfprintf_r+0x8e8>
  403eae:	059a      	lsls	r2, r3, #22
  403eb0:	f140 8249 	bpl.w	404346 <_vfprintf_r+0xd7a>
  403eb4:	065b      	lsls	r3, r3, #25
  403eb6:	f53f adec 	bmi.w	403a92 <_vfprintf_r+0x4c6>
  403eba:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403ebc:	b041      	add	sp, #260	; 0x104
  403ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ec2:	2e65      	cmp	r6, #101	; 0x65
  403ec4:	f340 80b2 	ble.w	40402c <_vfprintf_r+0xa60>
  403ec8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403eca:	9813      	ldr	r0, [sp, #76]	; 0x4c
  403ecc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403ece:	9912      	ldr	r1, [sp, #72]	; 0x48
  403ed0:	f004 fa7e 	bl	4083d0 <__aeabi_dcmpeq>
  403ed4:	2800      	cmp	r0, #0
  403ed6:	f000 8160 	beq.w	40419a <_vfprintf_r+0xbce>
  403eda:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403edc:	4a3a      	ldr	r2, [pc, #232]	; (403fc8 <_vfprintf_r+0x9fc>)
  403ede:	f8c8 2000 	str.w	r2, [r8]
  403ee2:	3301      	adds	r3, #1
  403ee4:	3401      	adds	r4, #1
  403ee6:	2201      	movs	r2, #1
  403ee8:	2b07      	cmp	r3, #7
  403eea:	9425      	str	r4, [sp, #148]	; 0x94
  403eec:	9324      	str	r3, [sp, #144]	; 0x90
  403eee:	f8c8 2004 	str.w	r2, [r8, #4]
  403ef2:	f300 83bf 	bgt.w	404674 <_vfprintf_r+0x10a8>
  403ef6:	f108 0808 	add.w	r8, r8, #8
  403efa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403efc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403efe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f00:	4293      	cmp	r3, r2
  403f02:	db03      	blt.n	403f0c <_vfprintf_r+0x940>
  403f04:	9b06      	ldr	r3, [sp, #24]
  403f06:	07df      	lsls	r7, r3, #31
  403f08:	f57f ad65 	bpl.w	4039d6 <_vfprintf_r+0x40a>
  403f0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f0e:	9914      	ldr	r1, [sp, #80]	; 0x50
  403f10:	9a15      	ldr	r2, [sp, #84]	; 0x54
  403f12:	f8c8 2000 	str.w	r2, [r8]
  403f16:	3301      	adds	r3, #1
  403f18:	440c      	add	r4, r1
  403f1a:	2b07      	cmp	r3, #7
  403f1c:	f8c8 1004 	str.w	r1, [r8, #4]
  403f20:	9425      	str	r4, [sp, #148]	; 0x94
  403f22:	9324      	str	r3, [sp, #144]	; 0x90
  403f24:	f300 83f8 	bgt.w	404718 <_vfprintf_r+0x114c>
  403f28:	f108 0808 	add.w	r8, r8, #8
  403f2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f2e:	1e5e      	subs	r6, r3, #1
  403f30:	2e00      	cmp	r6, #0
  403f32:	f77f ad50 	ble.w	4039d6 <_vfprintf_r+0x40a>
  403f36:	2e10      	cmp	r6, #16
  403f38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f3a:	4d24      	ldr	r5, [pc, #144]	; (403fcc <_vfprintf_r+0xa00>)
  403f3c:	f340 81dd 	ble.w	4042fa <_vfprintf_r+0xd2e>
  403f40:	2710      	movs	r7, #16
  403f42:	f8dd a020 	ldr.w	sl, [sp, #32]
  403f46:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403f4a:	e005      	b.n	403f58 <_vfprintf_r+0x98c>
  403f4c:	f108 0808 	add.w	r8, r8, #8
  403f50:	3e10      	subs	r6, #16
  403f52:	2e10      	cmp	r6, #16
  403f54:	f340 81d1 	ble.w	4042fa <_vfprintf_r+0xd2e>
  403f58:	3301      	adds	r3, #1
  403f5a:	3410      	adds	r4, #16
  403f5c:	2b07      	cmp	r3, #7
  403f5e:	9425      	str	r4, [sp, #148]	; 0x94
  403f60:	9324      	str	r3, [sp, #144]	; 0x90
  403f62:	e888 00a0 	stmia.w	r8, {r5, r7}
  403f66:	ddf1      	ble.n	403f4c <_vfprintf_r+0x980>
  403f68:	aa23      	add	r2, sp, #140	; 0x8c
  403f6a:	4659      	mov	r1, fp
  403f6c:	4650      	mov	r0, sl
  403f6e:	f7ff fb23 	bl	4035b8 <__sprint_r>
  403f72:	2800      	cmp	r0, #0
  403f74:	f040 83cd 	bne.w	404712 <_vfprintf_r+0x1146>
  403f78:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f7c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403f80:	e7e6      	b.n	403f50 <_vfprintf_r+0x984>
  403f82:	46aa      	mov	sl, r5
  403f84:	e78c      	b.n	403ea0 <_vfprintf_r+0x8d4>
  403f86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f88:	9a07      	ldr	r2, [sp, #28]
  403f8a:	eba3 0a02 	sub.w	sl, r3, r2
  403f8e:	f1ba 0f00 	cmp.w	sl, #0
  403f92:	f77f acca 	ble.w	40392a <_vfprintf_r+0x35e>
  403f96:	f1ba 0f10 	cmp.w	sl, #16
  403f9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f9c:	4d0b      	ldr	r5, [pc, #44]	; (403fcc <_vfprintf_r+0xa00>)
  403f9e:	dd39      	ble.n	404014 <_vfprintf_r+0xa48>
  403fa0:	4642      	mov	r2, r8
  403fa2:	4621      	mov	r1, r4
  403fa4:	46b0      	mov	r8, r6
  403fa6:	f04f 0b10 	mov.w	fp, #16
  403faa:	462e      	mov	r6, r5
  403fac:	9c08      	ldr	r4, [sp, #32]
  403fae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403fb0:	e015      	b.n	403fde <_vfprintf_r+0xa12>
  403fb2:	bf00      	nop
  403fb4:	00408cdc 	.word	0x00408cdc
  403fb8:	00408cc8 	.word	0x00408cc8
  403fbc:	7fefffff 	.word	0x7fefffff
  403fc0:	00408cbc 	.word	0x00408cbc
  403fc4:	00408cb8 	.word	0x00408cb8
  403fc8:	00408cf8 	.word	0x00408cf8
  403fcc:	00408d2c 	.word	0x00408d2c
  403fd0:	f1aa 0a10 	sub.w	sl, sl, #16
  403fd4:	f1ba 0f10 	cmp.w	sl, #16
  403fd8:	f102 0208 	add.w	r2, r2, #8
  403fdc:	dd16      	ble.n	40400c <_vfprintf_r+0xa40>
  403fde:	3301      	adds	r3, #1
  403fe0:	3110      	adds	r1, #16
  403fe2:	2b07      	cmp	r3, #7
  403fe4:	9125      	str	r1, [sp, #148]	; 0x94
  403fe6:	9324      	str	r3, [sp, #144]	; 0x90
  403fe8:	e882 0840 	stmia.w	r2, {r6, fp}
  403fec:	ddf0      	ble.n	403fd0 <_vfprintf_r+0xa04>
  403fee:	aa23      	add	r2, sp, #140	; 0x8c
  403ff0:	4629      	mov	r1, r5
  403ff2:	4620      	mov	r0, r4
  403ff4:	f7ff fae0 	bl	4035b8 <__sprint_r>
  403ff8:	2800      	cmp	r0, #0
  403ffa:	d1c2      	bne.n	403f82 <_vfprintf_r+0x9b6>
  403ffc:	f1aa 0a10 	sub.w	sl, sl, #16
  404000:	f1ba 0f10 	cmp.w	sl, #16
  404004:	9925      	ldr	r1, [sp, #148]	; 0x94
  404006:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404008:	aa30      	add	r2, sp, #192	; 0xc0
  40400a:	dce8      	bgt.n	403fde <_vfprintf_r+0xa12>
  40400c:	4635      	mov	r5, r6
  40400e:	460c      	mov	r4, r1
  404010:	4646      	mov	r6, r8
  404012:	4690      	mov	r8, r2
  404014:	3301      	adds	r3, #1
  404016:	4454      	add	r4, sl
  404018:	2b07      	cmp	r3, #7
  40401a:	9425      	str	r4, [sp, #148]	; 0x94
  40401c:	9324      	str	r3, [sp, #144]	; 0x90
  40401e:	e888 0420 	stmia.w	r8, {r5, sl}
  404022:	f300 8264 	bgt.w	4044ee <_vfprintf_r+0xf22>
  404026:	f108 0808 	add.w	r8, r8, #8
  40402a:	e47e      	b.n	40392a <_vfprintf_r+0x35e>
  40402c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40402e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  404030:	2b01      	cmp	r3, #1
  404032:	f340 81fd 	ble.w	404430 <_vfprintf_r+0xe64>
  404036:	3601      	adds	r6, #1
  404038:	3401      	adds	r4, #1
  40403a:	2301      	movs	r3, #1
  40403c:	2e07      	cmp	r6, #7
  40403e:	9425      	str	r4, [sp, #148]	; 0x94
  404040:	9624      	str	r6, [sp, #144]	; 0x90
  404042:	f8c8 7000 	str.w	r7, [r8]
  404046:	f8c8 3004 	str.w	r3, [r8, #4]
  40404a:	f300 820e 	bgt.w	40446a <_vfprintf_r+0xe9e>
  40404e:	f108 0808 	add.w	r8, r8, #8
  404052:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404054:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404056:	f8c8 3000 	str.w	r3, [r8]
  40405a:	3601      	adds	r6, #1
  40405c:	4414      	add	r4, r2
  40405e:	2e07      	cmp	r6, #7
  404060:	9425      	str	r4, [sp, #148]	; 0x94
  404062:	9624      	str	r6, [sp, #144]	; 0x90
  404064:	f8c8 2004 	str.w	r2, [r8, #4]
  404068:	f300 822e 	bgt.w	4044c8 <_vfprintf_r+0xefc>
  40406c:	f108 0808 	add.w	r8, r8, #8
  404070:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404072:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404074:	9813      	ldr	r0, [sp, #76]	; 0x4c
  404076:	9912      	ldr	r1, [sp, #72]	; 0x48
  404078:	f004 f9aa 	bl	4083d0 <__aeabi_dcmpeq>
  40407c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40407e:	2800      	cmp	r0, #0
  404080:	f040 8106 	bne.w	404290 <_vfprintf_r+0xcc4>
  404084:	3b01      	subs	r3, #1
  404086:	3601      	adds	r6, #1
  404088:	3701      	adds	r7, #1
  40408a:	441c      	add	r4, r3
  40408c:	2e07      	cmp	r6, #7
  40408e:	9624      	str	r6, [sp, #144]	; 0x90
  404090:	9425      	str	r4, [sp, #148]	; 0x94
  404092:	f8c8 7000 	str.w	r7, [r8]
  404096:	f8c8 3004 	str.w	r3, [r8, #4]
  40409a:	f300 81d9 	bgt.w	404450 <_vfprintf_r+0xe84>
  40409e:	f108 0808 	add.w	r8, r8, #8
  4040a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4040a4:	f8c8 2004 	str.w	r2, [r8, #4]
  4040a8:	3601      	adds	r6, #1
  4040aa:	4414      	add	r4, r2
  4040ac:	ab1f      	add	r3, sp, #124	; 0x7c
  4040ae:	2e07      	cmp	r6, #7
  4040b0:	9425      	str	r4, [sp, #148]	; 0x94
  4040b2:	9624      	str	r6, [sp, #144]	; 0x90
  4040b4:	f8c8 3000 	str.w	r3, [r8]
  4040b8:	f77f ac8b 	ble.w	4039d2 <_vfprintf_r+0x406>
  4040bc:	aa23      	add	r2, sp, #140	; 0x8c
  4040be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040c0:	9808      	ldr	r0, [sp, #32]
  4040c2:	f7ff fa79 	bl	4035b8 <__sprint_r>
  4040c6:	b958      	cbnz	r0, 4040e0 <_vfprintf_r+0xb14>
  4040c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4040ca:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4040ce:	e482      	b.n	4039d6 <_vfprintf_r+0x40a>
  4040d0:	aa23      	add	r2, sp, #140	; 0x8c
  4040d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040d4:	9808      	ldr	r0, [sp, #32]
  4040d6:	f7ff fa6f 	bl	4035b8 <__sprint_r>
  4040da:	2800      	cmp	r0, #0
  4040dc:	f43f acc5 	beq.w	403a6a <_vfprintf_r+0x49e>
  4040e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4040e4:	e6dc      	b.n	403ea0 <_vfprintf_r+0x8d4>
  4040e6:	f8dd b018 	ldr.w	fp, [sp, #24]
  4040ea:	2b01      	cmp	r3, #1
  4040ec:	f000 8121 	beq.w	404332 <_vfprintf_r+0xd66>
  4040f0:	2b02      	cmp	r3, #2
  4040f2:	d127      	bne.n	404144 <_vfprintf_r+0xb78>
  4040f4:	f8cd b018 	str.w	fp, [sp, #24]
  4040f8:	2400      	movs	r4, #0
  4040fa:	2500      	movs	r5, #0
  4040fc:	e591      	b.n	403c22 <_vfprintf_r+0x656>
  4040fe:	aa23      	add	r2, sp, #140	; 0x8c
  404100:	990a      	ldr	r1, [sp, #40]	; 0x28
  404102:	9808      	ldr	r0, [sp, #32]
  404104:	f7ff fa58 	bl	4035b8 <__sprint_r>
  404108:	2800      	cmp	r0, #0
  40410a:	d1e9      	bne.n	4040e0 <_vfprintf_r+0xb14>
  40410c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40410e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404112:	e44d      	b.n	4039b0 <_vfprintf_r+0x3e4>
  404114:	aa23      	add	r2, sp, #140	; 0x8c
  404116:	990a      	ldr	r1, [sp, #40]	; 0x28
  404118:	9808      	ldr	r0, [sp, #32]
  40411a:	f7ff fa4d 	bl	4035b8 <__sprint_r>
  40411e:	2800      	cmp	r0, #0
  404120:	d1de      	bne.n	4040e0 <_vfprintf_r+0xb14>
  404122:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404124:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404128:	f7ff bbec 	b.w	403904 <_vfprintf_r+0x338>
  40412c:	aa23      	add	r2, sp, #140	; 0x8c
  40412e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404130:	9808      	ldr	r0, [sp, #32]
  404132:	f7ff fa41 	bl	4035b8 <__sprint_r>
  404136:	2800      	cmp	r0, #0
  404138:	d1d2      	bne.n	4040e0 <_vfprintf_r+0xb14>
  40413a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40413c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404140:	f7ff bbf0 	b.w	403924 <_vfprintf_r+0x358>
  404144:	f8cd b018 	str.w	fp, [sp, #24]
  404148:	2400      	movs	r4, #0
  40414a:	2500      	movs	r5, #0
  40414c:	a930      	add	r1, sp, #192	; 0xc0
  40414e:	e000      	b.n	404152 <_vfprintf_r+0xb86>
  404150:	4639      	mov	r1, r7
  404152:	08e2      	lsrs	r2, r4, #3
  404154:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404158:	08e8      	lsrs	r0, r5, #3
  40415a:	f004 0307 	and.w	r3, r4, #7
  40415e:	4605      	mov	r5, r0
  404160:	4614      	mov	r4, r2
  404162:	3330      	adds	r3, #48	; 0x30
  404164:	ea54 0205 	orrs.w	r2, r4, r5
  404168:	f801 3c01 	strb.w	r3, [r1, #-1]
  40416c:	f101 37ff 	add.w	r7, r1, #4294967295
  404170:	d1ee      	bne.n	404150 <_vfprintf_r+0xb84>
  404172:	9a06      	ldr	r2, [sp, #24]
  404174:	07d2      	lsls	r2, r2, #31
  404176:	f57f ad64 	bpl.w	403c42 <_vfprintf_r+0x676>
  40417a:	2b30      	cmp	r3, #48	; 0x30
  40417c:	f43f ad61 	beq.w	403c42 <_vfprintf_r+0x676>
  404180:	2330      	movs	r3, #48	; 0x30
  404182:	3902      	subs	r1, #2
  404184:	f807 3c01 	strb.w	r3, [r7, #-1]
  404188:	ab30      	add	r3, sp, #192	; 0xc0
  40418a:	1a5b      	subs	r3, r3, r1
  40418c:	930d      	str	r3, [sp, #52]	; 0x34
  40418e:	460f      	mov	r7, r1
  404190:	f7ff bb46 	b.w	403820 <_vfprintf_r+0x254>
  404194:	2302      	movs	r3, #2
  404196:	f7ff bb25 	b.w	4037e4 <_vfprintf_r+0x218>
  40419a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40419c:	2900      	cmp	r1, #0
  40419e:	f340 8274 	ble.w	40468a <_vfprintf_r+0x10be>
  4041a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4041a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041a6:	4293      	cmp	r3, r2
  4041a8:	bfa8      	it	ge
  4041aa:	4613      	movge	r3, r2
  4041ac:	2b00      	cmp	r3, #0
  4041ae:	461e      	mov	r6, r3
  4041b0:	dd0d      	ble.n	4041ce <_vfprintf_r+0xc02>
  4041b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041b4:	f8c8 7000 	str.w	r7, [r8]
  4041b8:	3301      	adds	r3, #1
  4041ba:	4434      	add	r4, r6
  4041bc:	2b07      	cmp	r3, #7
  4041be:	9425      	str	r4, [sp, #148]	; 0x94
  4041c0:	f8c8 6004 	str.w	r6, [r8, #4]
  4041c4:	9324      	str	r3, [sp, #144]	; 0x90
  4041c6:	f300 8324 	bgt.w	404812 <_vfprintf_r+0x1246>
  4041ca:	f108 0808 	add.w	r8, r8, #8
  4041ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4041d0:	2e00      	cmp	r6, #0
  4041d2:	bfa8      	it	ge
  4041d4:	1b9b      	subge	r3, r3, r6
  4041d6:	2b00      	cmp	r3, #0
  4041d8:	461e      	mov	r6, r3
  4041da:	f340 80d0 	ble.w	40437e <_vfprintf_r+0xdb2>
  4041de:	2e10      	cmp	r6, #16
  4041e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041e2:	4dc0      	ldr	r5, [pc, #768]	; (4044e4 <_vfprintf_r+0xf18>)
  4041e4:	f340 80b7 	ble.w	404356 <_vfprintf_r+0xd8a>
  4041e8:	4622      	mov	r2, r4
  4041ea:	f04f 0a10 	mov.w	sl, #16
  4041ee:	f8dd b020 	ldr.w	fp, [sp, #32]
  4041f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4041f4:	e005      	b.n	404202 <_vfprintf_r+0xc36>
  4041f6:	f108 0808 	add.w	r8, r8, #8
  4041fa:	3e10      	subs	r6, #16
  4041fc:	2e10      	cmp	r6, #16
  4041fe:	f340 80a9 	ble.w	404354 <_vfprintf_r+0xd88>
  404202:	3301      	adds	r3, #1
  404204:	3210      	adds	r2, #16
  404206:	2b07      	cmp	r3, #7
  404208:	9225      	str	r2, [sp, #148]	; 0x94
  40420a:	9324      	str	r3, [sp, #144]	; 0x90
  40420c:	e888 0420 	stmia.w	r8, {r5, sl}
  404210:	ddf1      	ble.n	4041f6 <_vfprintf_r+0xc2a>
  404212:	aa23      	add	r2, sp, #140	; 0x8c
  404214:	4621      	mov	r1, r4
  404216:	4658      	mov	r0, fp
  404218:	f7ff f9ce 	bl	4035b8 <__sprint_r>
  40421c:	2800      	cmp	r0, #0
  40421e:	f040 8324 	bne.w	40486a <_vfprintf_r+0x129e>
  404222:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404224:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404226:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40422a:	e7e6      	b.n	4041fa <_vfprintf_r+0xc2e>
  40422c:	2d00      	cmp	r5, #0
  40422e:	bf08      	it	eq
  404230:	2c0a      	cmpeq	r4, #10
  404232:	d37c      	bcc.n	40432e <_vfprintf_r+0xd62>
  404234:	af30      	add	r7, sp, #192	; 0xc0
  404236:	4620      	mov	r0, r4
  404238:	4629      	mov	r1, r5
  40423a:	220a      	movs	r2, #10
  40423c:	2300      	movs	r3, #0
  40423e:	f004 f937 	bl	4084b0 <__aeabi_uldivmod>
  404242:	3230      	adds	r2, #48	; 0x30
  404244:	f807 2d01 	strb.w	r2, [r7, #-1]!
  404248:	4620      	mov	r0, r4
  40424a:	4629      	mov	r1, r5
  40424c:	2300      	movs	r3, #0
  40424e:	220a      	movs	r2, #10
  404250:	f004 f92e 	bl	4084b0 <__aeabi_uldivmod>
  404254:	4604      	mov	r4, r0
  404256:	460d      	mov	r5, r1
  404258:	ea54 0305 	orrs.w	r3, r4, r5
  40425c:	d1eb      	bne.n	404236 <_vfprintf_r+0xc6a>
  40425e:	ab30      	add	r3, sp, #192	; 0xc0
  404260:	1bdb      	subs	r3, r3, r7
  404262:	930d      	str	r3, [sp, #52]	; 0x34
  404264:	f7ff badc 	b.w	403820 <_vfprintf_r+0x254>
  404268:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40426a:	930d      	str	r3, [sp, #52]	; 0x34
  40426c:	af30      	add	r7, sp, #192	; 0xc0
  40426e:	f7ff bad7 	b.w	403820 <_vfprintf_r+0x254>
  404272:	aa23      	add	r2, sp, #140	; 0x8c
  404274:	990a      	ldr	r1, [sp, #40]	; 0x28
  404276:	9808      	ldr	r0, [sp, #32]
  404278:	f7ff f99e 	bl	4035b8 <__sprint_r>
  40427c:	2800      	cmp	r0, #0
  40427e:	f47f af2f 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404282:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404286:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404288:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40428c:	f7ff bb28 	b.w	4038e0 <_vfprintf_r+0x314>
  404290:	1e5f      	subs	r7, r3, #1
  404292:	2f00      	cmp	r7, #0
  404294:	f77f af05 	ble.w	4040a2 <_vfprintf_r+0xad6>
  404298:	2f10      	cmp	r7, #16
  40429a:	4d92      	ldr	r5, [pc, #584]	; (4044e4 <_vfprintf_r+0xf18>)
  40429c:	f340 810a 	ble.w	4044b4 <_vfprintf_r+0xee8>
  4042a0:	f04f 0a10 	mov.w	sl, #16
  4042a4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4042a8:	e005      	b.n	4042b6 <_vfprintf_r+0xcea>
  4042aa:	f108 0808 	add.w	r8, r8, #8
  4042ae:	3f10      	subs	r7, #16
  4042b0:	2f10      	cmp	r7, #16
  4042b2:	f340 80ff 	ble.w	4044b4 <_vfprintf_r+0xee8>
  4042b6:	3601      	adds	r6, #1
  4042b8:	3410      	adds	r4, #16
  4042ba:	2e07      	cmp	r6, #7
  4042bc:	9425      	str	r4, [sp, #148]	; 0x94
  4042be:	9624      	str	r6, [sp, #144]	; 0x90
  4042c0:	e888 0420 	stmia.w	r8, {r5, sl}
  4042c4:	ddf1      	ble.n	4042aa <_vfprintf_r+0xcde>
  4042c6:	aa23      	add	r2, sp, #140	; 0x8c
  4042c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4042ca:	4658      	mov	r0, fp
  4042cc:	f7ff f974 	bl	4035b8 <__sprint_r>
  4042d0:	2800      	cmp	r0, #0
  4042d2:	f47f af05 	bne.w	4040e0 <_vfprintf_r+0xb14>
  4042d6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4042d8:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4042da:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4042de:	e7e6      	b.n	4042ae <_vfprintf_r+0xce2>
  4042e0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4042e2:	460a      	mov	r2, r1
  4042e4:	3204      	adds	r2, #4
  4042e6:	680c      	ldr	r4, [r1, #0]
  4042e8:	920e      	str	r2, [sp, #56]	; 0x38
  4042ea:	2500      	movs	r5, #0
  4042ec:	f7ff ba7a 	b.w	4037e4 <_vfprintf_r+0x218>
  4042f0:	681c      	ldr	r4, [r3, #0]
  4042f2:	3304      	adds	r3, #4
  4042f4:	930e      	str	r3, [sp, #56]	; 0x38
  4042f6:	2500      	movs	r5, #0
  4042f8:	e426      	b.n	403b48 <_vfprintf_r+0x57c>
  4042fa:	3301      	adds	r3, #1
  4042fc:	4434      	add	r4, r6
  4042fe:	2b07      	cmp	r3, #7
  404300:	9425      	str	r4, [sp, #148]	; 0x94
  404302:	9324      	str	r3, [sp, #144]	; 0x90
  404304:	e888 0060 	stmia.w	r8, {r5, r6}
  404308:	f77f ab63 	ble.w	4039d2 <_vfprintf_r+0x406>
  40430c:	e6d6      	b.n	4040bc <_vfprintf_r+0xaf0>
  40430e:	3204      	adds	r2, #4
  404310:	681c      	ldr	r4, [r3, #0]
  404312:	920e      	str	r2, [sp, #56]	; 0x38
  404314:	2301      	movs	r3, #1
  404316:	2500      	movs	r5, #0
  404318:	f7ff ba64 	b.w	4037e4 <_vfprintf_r+0x218>
  40431c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40431e:	6814      	ldr	r4, [r2, #0]
  404320:	4613      	mov	r3, r2
  404322:	3304      	adds	r3, #4
  404324:	17e5      	asrs	r5, r4, #31
  404326:	930e      	str	r3, [sp, #56]	; 0x38
  404328:	4622      	mov	r2, r4
  40432a:	462b      	mov	r3, r5
  40432c:	e460      	b.n	403bf0 <_vfprintf_r+0x624>
  40432e:	f8dd b018 	ldr.w	fp, [sp, #24]
  404332:	f8cd b018 	str.w	fp, [sp, #24]
  404336:	af40      	add	r7, sp, #256	; 0x100
  404338:	3430      	adds	r4, #48	; 0x30
  40433a:	2301      	movs	r3, #1
  40433c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  404340:	930d      	str	r3, [sp, #52]	; 0x34
  404342:	f7ff ba6d 	b.w	403820 <_vfprintf_r+0x254>
  404346:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40434a:	f002 f927 	bl	40659c <__retarget_lock_release_recursive>
  40434e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404352:	e5af      	b.n	403eb4 <_vfprintf_r+0x8e8>
  404354:	4614      	mov	r4, r2
  404356:	3301      	adds	r3, #1
  404358:	4434      	add	r4, r6
  40435a:	2b07      	cmp	r3, #7
  40435c:	9425      	str	r4, [sp, #148]	; 0x94
  40435e:	9324      	str	r3, [sp, #144]	; 0x90
  404360:	e888 0060 	stmia.w	r8, {r5, r6}
  404364:	f340 816d 	ble.w	404642 <_vfprintf_r+0x1076>
  404368:	aa23      	add	r2, sp, #140	; 0x8c
  40436a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40436c:	9808      	ldr	r0, [sp, #32]
  40436e:	f7ff f923 	bl	4035b8 <__sprint_r>
  404372:	2800      	cmp	r0, #0
  404374:	f47f aeb4 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404378:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40437a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40437e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404380:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404382:	4293      	cmp	r3, r2
  404384:	f280 8158 	bge.w	404638 <_vfprintf_r+0x106c>
  404388:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40438a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40438c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40438e:	f8c8 1000 	str.w	r1, [r8]
  404392:	3201      	adds	r2, #1
  404394:	4404      	add	r4, r0
  404396:	2a07      	cmp	r2, #7
  404398:	9425      	str	r4, [sp, #148]	; 0x94
  40439a:	f8c8 0004 	str.w	r0, [r8, #4]
  40439e:	9224      	str	r2, [sp, #144]	; 0x90
  4043a0:	f300 8152 	bgt.w	404648 <_vfprintf_r+0x107c>
  4043a4:	f108 0808 	add.w	r8, r8, #8
  4043a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4043aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4043ac:	1ad3      	subs	r3, r2, r3
  4043ae:	1a56      	subs	r6, r2, r1
  4043b0:	429e      	cmp	r6, r3
  4043b2:	bfa8      	it	ge
  4043b4:	461e      	movge	r6, r3
  4043b6:	2e00      	cmp	r6, #0
  4043b8:	dd0e      	ble.n	4043d8 <_vfprintf_r+0xe0c>
  4043ba:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4043bc:	f8c8 6004 	str.w	r6, [r8, #4]
  4043c0:	3201      	adds	r2, #1
  4043c2:	440f      	add	r7, r1
  4043c4:	4434      	add	r4, r6
  4043c6:	2a07      	cmp	r2, #7
  4043c8:	f8c8 7000 	str.w	r7, [r8]
  4043cc:	9425      	str	r4, [sp, #148]	; 0x94
  4043ce:	9224      	str	r2, [sp, #144]	; 0x90
  4043d0:	f300 823c 	bgt.w	40484c <_vfprintf_r+0x1280>
  4043d4:	f108 0808 	add.w	r8, r8, #8
  4043d8:	2e00      	cmp	r6, #0
  4043da:	bfac      	ite	ge
  4043dc:	1b9e      	subge	r6, r3, r6
  4043de:	461e      	movlt	r6, r3
  4043e0:	2e00      	cmp	r6, #0
  4043e2:	f77f aaf8 	ble.w	4039d6 <_vfprintf_r+0x40a>
  4043e6:	2e10      	cmp	r6, #16
  4043e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043ea:	4d3e      	ldr	r5, [pc, #248]	; (4044e4 <_vfprintf_r+0xf18>)
  4043ec:	dd85      	ble.n	4042fa <_vfprintf_r+0xd2e>
  4043ee:	2710      	movs	r7, #16
  4043f0:	f8dd a020 	ldr.w	sl, [sp, #32]
  4043f4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4043f8:	e005      	b.n	404406 <_vfprintf_r+0xe3a>
  4043fa:	f108 0808 	add.w	r8, r8, #8
  4043fe:	3e10      	subs	r6, #16
  404400:	2e10      	cmp	r6, #16
  404402:	f77f af7a 	ble.w	4042fa <_vfprintf_r+0xd2e>
  404406:	3301      	adds	r3, #1
  404408:	3410      	adds	r4, #16
  40440a:	2b07      	cmp	r3, #7
  40440c:	9425      	str	r4, [sp, #148]	; 0x94
  40440e:	9324      	str	r3, [sp, #144]	; 0x90
  404410:	e888 00a0 	stmia.w	r8, {r5, r7}
  404414:	ddf1      	ble.n	4043fa <_vfprintf_r+0xe2e>
  404416:	aa23      	add	r2, sp, #140	; 0x8c
  404418:	4659      	mov	r1, fp
  40441a:	4650      	mov	r0, sl
  40441c:	f7ff f8cc 	bl	4035b8 <__sprint_r>
  404420:	2800      	cmp	r0, #0
  404422:	f040 8176 	bne.w	404712 <_vfprintf_r+0x1146>
  404426:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404428:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40442a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40442e:	e7e6      	b.n	4043fe <_vfprintf_r+0xe32>
  404430:	9b06      	ldr	r3, [sp, #24]
  404432:	07d8      	lsls	r0, r3, #31
  404434:	f53f adff 	bmi.w	404036 <_vfprintf_r+0xa6a>
  404438:	3601      	adds	r6, #1
  40443a:	3401      	adds	r4, #1
  40443c:	2301      	movs	r3, #1
  40443e:	2e07      	cmp	r6, #7
  404440:	9425      	str	r4, [sp, #148]	; 0x94
  404442:	9624      	str	r6, [sp, #144]	; 0x90
  404444:	f8c8 7000 	str.w	r7, [r8]
  404448:	f8c8 3004 	str.w	r3, [r8, #4]
  40444c:	f77f ae27 	ble.w	40409e <_vfprintf_r+0xad2>
  404450:	aa23      	add	r2, sp, #140	; 0x8c
  404452:	990a      	ldr	r1, [sp, #40]	; 0x28
  404454:	9808      	ldr	r0, [sp, #32]
  404456:	f7ff f8af 	bl	4035b8 <__sprint_r>
  40445a:	2800      	cmp	r0, #0
  40445c:	f47f ae40 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404460:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404462:	9e24      	ldr	r6, [sp, #144]	; 0x90
  404464:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404468:	e61b      	b.n	4040a2 <_vfprintf_r+0xad6>
  40446a:	aa23      	add	r2, sp, #140	; 0x8c
  40446c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40446e:	9808      	ldr	r0, [sp, #32]
  404470:	f7ff f8a2 	bl	4035b8 <__sprint_r>
  404474:	2800      	cmp	r0, #0
  404476:	f47f ae33 	bne.w	4040e0 <_vfprintf_r+0xb14>
  40447a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40447c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40447e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404482:	e5e6      	b.n	404052 <_vfprintf_r+0xa86>
  404484:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404486:	3507      	adds	r5, #7
  404488:	f025 0507 	bic.w	r5, r5, #7
  40448c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404490:	f105 0108 	add.w	r1, r5, #8
  404494:	910e      	str	r1, [sp, #56]	; 0x38
  404496:	4614      	mov	r4, r2
  404498:	461d      	mov	r5, r3
  40449a:	f7ff bba9 	b.w	403bf0 <_vfprintf_r+0x624>
  40449e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4044a0:	3507      	adds	r5, #7
  4044a2:	f025 0307 	bic.w	r3, r5, #7
  4044a6:	f103 0208 	add.w	r2, r3, #8
  4044aa:	920e      	str	r2, [sp, #56]	; 0x38
  4044ac:	e9d3 4500 	ldrd	r4, r5, [r3]
  4044b0:	f7ff bb4a 	b.w	403b48 <_vfprintf_r+0x57c>
  4044b4:	3601      	adds	r6, #1
  4044b6:	443c      	add	r4, r7
  4044b8:	2e07      	cmp	r6, #7
  4044ba:	9425      	str	r4, [sp, #148]	; 0x94
  4044bc:	9624      	str	r6, [sp, #144]	; 0x90
  4044be:	e888 00a0 	stmia.w	r8, {r5, r7}
  4044c2:	f77f adec 	ble.w	40409e <_vfprintf_r+0xad2>
  4044c6:	e7c3      	b.n	404450 <_vfprintf_r+0xe84>
  4044c8:	aa23      	add	r2, sp, #140	; 0x8c
  4044ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044cc:	9808      	ldr	r0, [sp, #32]
  4044ce:	f7ff f873 	bl	4035b8 <__sprint_r>
  4044d2:	2800      	cmp	r0, #0
  4044d4:	f47f ae04 	bne.w	4040e0 <_vfprintf_r+0xb14>
  4044d8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044da:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4044dc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4044e0:	e5c6      	b.n	404070 <_vfprintf_r+0xaa4>
  4044e2:	bf00      	nop
  4044e4:	00408d2c 	.word	0x00408d2c
  4044e8:	af30      	add	r7, sp, #192	; 0xc0
  4044ea:	f7ff b999 	b.w	403820 <_vfprintf_r+0x254>
  4044ee:	aa23      	add	r2, sp, #140	; 0x8c
  4044f0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044f2:	9808      	ldr	r0, [sp, #32]
  4044f4:	f7ff f860 	bl	4035b8 <__sprint_r>
  4044f8:	2800      	cmp	r0, #0
  4044fa:	f47f adf1 	bne.w	4040e0 <_vfprintf_r+0xb14>
  4044fe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404500:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404504:	f7ff ba11 	b.w	40392a <_vfprintf_r+0x35e>
  404508:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40450c:	4264      	negs	r4, r4
  40450e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404512:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404516:	2301      	movs	r3, #1
  404518:	f7ff b968 	b.w	4037ec <_vfprintf_r+0x220>
  40451c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40451e:	4622      	mov	r2, r4
  404520:	4620      	mov	r0, r4
  404522:	9c12      	ldr	r4, [sp, #72]	; 0x48
  404524:	4623      	mov	r3, r4
  404526:	4621      	mov	r1, r4
  404528:	f003 ff84 	bl	408434 <__aeabi_dcmpun>
  40452c:	2800      	cmp	r0, #0
  40452e:	f040 828c 	bne.w	404a4a <_vfprintf_r+0x147e>
  404532:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404534:	3301      	adds	r3, #1
  404536:	f026 0320 	bic.w	r3, r6, #32
  40453a:	930d      	str	r3, [sp, #52]	; 0x34
  40453c:	f000 8091 	beq.w	404662 <_vfprintf_r+0x1096>
  404540:	2b47      	cmp	r3, #71	; 0x47
  404542:	d104      	bne.n	40454e <_vfprintf_r+0xf82>
  404544:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404546:	2b00      	cmp	r3, #0
  404548:	bf08      	it	eq
  40454a:	2301      	moveq	r3, #1
  40454c:	9309      	str	r3, [sp, #36]	; 0x24
  40454e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404552:	9306      	str	r3, [sp, #24]
  404554:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404556:	f1b3 0a00 	subs.w	sl, r3, #0
  40455a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40455c:	9307      	str	r3, [sp, #28]
  40455e:	bfbb      	ittet	lt
  404560:	4653      	movlt	r3, sl
  404562:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  404566:	2300      	movge	r3, #0
  404568:	232d      	movlt	r3, #45	; 0x2d
  40456a:	2e66      	cmp	r6, #102	; 0x66
  40456c:	930f      	str	r3, [sp, #60]	; 0x3c
  40456e:	f000 817f 	beq.w	404870 <_vfprintf_r+0x12a4>
  404572:	2e46      	cmp	r6, #70	; 0x46
  404574:	f000 81d4 	beq.w	404920 <_vfprintf_r+0x1354>
  404578:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40457a:	9a07      	ldr	r2, [sp, #28]
  40457c:	2b45      	cmp	r3, #69	; 0x45
  40457e:	bf0c      	ite	eq
  404580:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  404582:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  404584:	a821      	add	r0, sp, #132	; 0x84
  404586:	a91e      	add	r1, sp, #120	; 0x78
  404588:	bf08      	it	eq
  40458a:	1c5d      	addeq	r5, r3, #1
  40458c:	9004      	str	r0, [sp, #16]
  40458e:	9103      	str	r1, [sp, #12]
  404590:	a81d      	add	r0, sp, #116	; 0x74
  404592:	2102      	movs	r1, #2
  404594:	9002      	str	r0, [sp, #8]
  404596:	4653      	mov	r3, sl
  404598:	9501      	str	r5, [sp, #4]
  40459a:	9100      	str	r1, [sp, #0]
  40459c:	9808      	ldr	r0, [sp, #32]
  40459e:	f000 fc0b 	bl	404db8 <_dtoa_r>
  4045a2:	2e67      	cmp	r6, #103	; 0x67
  4045a4:	4607      	mov	r7, r0
  4045a6:	f040 81af 	bne.w	404908 <_vfprintf_r+0x133c>
  4045aa:	f01b 0f01 	tst.w	fp, #1
  4045ae:	f000 8213 	beq.w	4049d8 <_vfprintf_r+0x140c>
  4045b2:	197c      	adds	r4, r7, r5
  4045b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4045b6:	9807      	ldr	r0, [sp, #28]
  4045b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4045ba:	4651      	mov	r1, sl
  4045bc:	f003 ff08 	bl	4083d0 <__aeabi_dcmpeq>
  4045c0:	2800      	cmp	r0, #0
  4045c2:	f040 8132 	bne.w	40482a <_vfprintf_r+0x125e>
  4045c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4045c8:	42a3      	cmp	r3, r4
  4045ca:	d206      	bcs.n	4045da <_vfprintf_r+0x100e>
  4045cc:	2130      	movs	r1, #48	; 0x30
  4045ce:	1c5a      	adds	r2, r3, #1
  4045d0:	9221      	str	r2, [sp, #132]	; 0x84
  4045d2:	7019      	strb	r1, [r3, #0]
  4045d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4045d6:	429c      	cmp	r4, r3
  4045d8:	d8f9      	bhi.n	4045ce <_vfprintf_r+0x1002>
  4045da:	1bdb      	subs	r3, r3, r7
  4045dc:	9311      	str	r3, [sp, #68]	; 0x44
  4045de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4045e0:	2b47      	cmp	r3, #71	; 0x47
  4045e2:	f000 80b9 	beq.w	404758 <_vfprintf_r+0x118c>
  4045e6:	2e65      	cmp	r6, #101	; 0x65
  4045e8:	f340 8276 	ble.w	404ad8 <_vfprintf_r+0x150c>
  4045ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4045ee:	9310      	str	r3, [sp, #64]	; 0x40
  4045f0:	2e66      	cmp	r6, #102	; 0x66
  4045f2:	f000 8162 	beq.w	4048ba <_vfprintf_r+0x12ee>
  4045f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4045fa:	4619      	mov	r1, r3
  4045fc:	4291      	cmp	r1, r2
  4045fe:	f300 814f 	bgt.w	4048a0 <_vfprintf_r+0x12d4>
  404602:	f01b 0f01 	tst.w	fp, #1
  404606:	f040 8209 	bne.w	404a1c <_vfprintf_r+0x1450>
  40460a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40460e:	9307      	str	r3, [sp, #28]
  404610:	920d      	str	r2, [sp, #52]	; 0x34
  404612:	2667      	movs	r6, #103	; 0x67
  404614:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404616:	2b00      	cmp	r3, #0
  404618:	f040 8096 	bne.w	404748 <_vfprintf_r+0x117c>
  40461c:	9309      	str	r3, [sp, #36]	; 0x24
  40461e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404622:	f7ff b905 	b.w	403830 <_vfprintf_r+0x264>
  404626:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40462a:	f001 ffb7 	bl	40659c <__retarget_lock_release_recursive>
  40462e:	f04f 33ff 	mov.w	r3, #4294967295
  404632:	930b      	str	r3, [sp, #44]	; 0x2c
  404634:	f7ff ba30 	b.w	403a98 <_vfprintf_r+0x4cc>
  404638:	9a06      	ldr	r2, [sp, #24]
  40463a:	07d5      	lsls	r5, r2, #31
  40463c:	f57f aeb4 	bpl.w	4043a8 <_vfprintf_r+0xddc>
  404640:	e6a2      	b.n	404388 <_vfprintf_r+0xdbc>
  404642:	f108 0808 	add.w	r8, r8, #8
  404646:	e69a      	b.n	40437e <_vfprintf_r+0xdb2>
  404648:	aa23      	add	r2, sp, #140	; 0x8c
  40464a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40464c:	9808      	ldr	r0, [sp, #32]
  40464e:	f7fe ffb3 	bl	4035b8 <__sprint_r>
  404652:	2800      	cmp	r0, #0
  404654:	f47f ad44 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404658:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40465a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40465c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404660:	e6a2      	b.n	4043a8 <_vfprintf_r+0xddc>
  404662:	2306      	movs	r3, #6
  404664:	9309      	str	r3, [sp, #36]	; 0x24
  404666:	e772      	b.n	40454e <_vfprintf_r+0xf82>
  404668:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40466c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404670:	f7ff bbc7 	b.w	403e02 <_vfprintf_r+0x836>
  404674:	aa23      	add	r2, sp, #140	; 0x8c
  404676:	990a      	ldr	r1, [sp, #40]	; 0x28
  404678:	9808      	ldr	r0, [sp, #32]
  40467a:	f7fe ff9d 	bl	4035b8 <__sprint_r>
  40467e:	2800      	cmp	r0, #0
  404680:	f47f ad2e 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404684:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404688:	e437      	b.n	403efa <_vfprintf_r+0x92e>
  40468a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40468c:	4ab4      	ldr	r2, [pc, #720]	; (404960 <_vfprintf_r+0x1394>)
  40468e:	f8c8 2000 	str.w	r2, [r8]
  404692:	3301      	adds	r3, #1
  404694:	3401      	adds	r4, #1
  404696:	2201      	movs	r2, #1
  404698:	2b07      	cmp	r3, #7
  40469a:	9425      	str	r4, [sp, #148]	; 0x94
  40469c:	9324      	str	r3, [sp, #144]	; 0x90
  40469e:	f8c8 2004 	str.w	r2, [r8, #4]
  4046a2:	f300 8124 	bgt.w	4048ee <_vfprintf_r+0x1322>
  4046a6:	f108 0808 	add.w	r8, r8, #8
  4046aa:	b929      	cbnz	r1, 4046b8 <_vfprintf_r+0x10ec>
  4046ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046ae:	b91b      	cbnz	r3, 4046b8 <_vfprintf_r+0x10ec>
  4046b0:	9b06      	ldr	r3, [sp, #24]
  4046b2:	07de      	lsls	r6, r3, #31
  4046b4:	f57f a98f 	bpl.w	4039d6 <_vfprintf_r+0x40a>
  4046b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046ba:	9814      	ldr	r0, [sp, #80]	; 0x50
  4046bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4046be:	f8c8 2000 	str.w	r2, [r8]
  4046c2:	3301      	adds	r3, #1
  4046c4:	4602      	mov	r2, r0
  4046c6:	4422      	add	r2, r4
  4046c8:	2b07      	cmp	r3, #7
  4046ca:	9225      	str	r2, [sp, #148]	; 0x94
  4046cc:	f8c8 0004 	str.w	r0, [r8, #4]
  4046d0:	9324      	str	r3, [sp, #144]	; 0x90
  4046d2:	f300 8169 	bgt.w	4049a8 <_vfprintf_r+0x13dc>
  4046d6:	f108 0808 	add.w	r8, r8, #8
  4046da:	2900      	cmp	r1, #0
  4046dc:	f2c0 8136 	blt.w	40494c <_vfprintf_r+0x1380>
  4046e0:	9911      	ldr	r1, [sp, #68]	; 0x44
  4046e2:	f8c8 7000 	str.w	r7, [r8]
  4046e6:	3301      	adds	r3, #1
  4046e8:	188c      	adds	r4, r1, r2
  4046ea:	2b07      	cmp	r3, #7
  4046ec:	9425      	str	r4, [sp, #148]	; 0x94
  4046ee:	9324      	str	r3, [sp, #144]	; 0x90
  4046f0:	f8c8 1004 	str.w	r1, [r8, #4]
  4046f4:	f77f a96d 	ble.w	4039d2 <_vfprintf_r+0x406>
  4046f8:	e4e0      	b.n	4040bc <_vfprintf_r+0xaf0>
  4046fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4046fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046fe:	6813      	ldr	r3, [r2, #0]
  404700:	17cd      	asrs	r5, r1, #31
  404702:	4608      	mov	r0, r1
  404704:	3204      	adds	r2, #4
  404706:	4629      	mov	r1, r5
  404708:	920e      	str	r2, [sp, #56]	; 0x38
  40470a:	e9c3 0100 	strd	r0, r1, [r3]
  40470e:	f7fe bfa9 	b.w	403664 <_vfprintf_r+0x98>
  404712:	46da      	mov	sl, fp
  404714:	f7ff bbc4 	b.w	403ea0 <_vfprintf_r+0x8d4>
  404718:	aa23      	add	r2, sp, #140	; 0x8c
  40471a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40471c:	9808      	ldr	r0, [sp, #32]
  40471e:	f7fe ff4b 	bl	4035b8 <__sprint_r>
  404722:	2800      	cmp	r0, #0
  404724:	f47f acdc 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404728:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40472a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40472e:	f7ff bbfd 	b.w	403f2c <_vfprintf_r+0x960>
  404732:	4638      	mov	r0, r7
  404734:	9409      	str	r4, [sp, #36]	; 0x24
  404736:	f7fd fc63 	bl	402000 <strlen>
  40473a:	950e      	str	r5, [sp, #56]	; 0x38
  40473c:	900d      	str	r0, [sp, #52]	; 0x34
  40473e:	f8cd b018 	str.w	fp, [sp, #24]
  404742:	4603      	mov	r3, r0
  404744:	f7ff ba36 	b.w	403bb4 <_vfprintf_r+0x5e8>
  404748:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40474c:	2300      	movs	r3, #0
  40474e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404752:	9309      	str	r3, [sp, #36]	; 0x24
  404754:	f7ff b86f 	b.w	403836 <_vfprintf_r+0x26a>
  404758:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40475a:	9310      	str	r3, [sp, #64]	; 0x40
  40475c:	461a      	mov	r2, r3
  40475e:	3303      	adds	r3, #3
  404760:	db04      	blt.n	40476c <_vfprintf_r+0x11a0>
  404762:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404764:	4619      	mov	r1, r3
  404766:	4291      	cmp	r1, r2
  404768:	f6bf af45 	bge.w	4045f6 <_vfprintf_r+0x102a>
  40476c:	3e02      	subs	r6, #2
  40476e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404770:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  404774:	3b01      	subs	r3, #1
  404776:	2b00      	cmp	r3, #0
  404778:	931d      	str	r3, [sp, #116]	; 0x74
  40477a:	bfbd      	ittte	lt
  40477c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40477e:	f1c3 0301 	rsblt	r3, r3, #1
  404782:	222d      	movlt	r2, #45	; 0x2d
  404784:	222b      	movge	r2, #43	; 0x2b
  404786:	2b09      	cmp	r3, #9
  404788:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40478c:	f340 813e 	ble.w	404a0c <_vfprintf_r+0x1440>
  404790:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  404794:	4620      	mov	r0, r4
  404796:	4d73      	ldr	r5, [pc, #460]	; (404964 <_vfprintf_r+0x1398>)
  404798:	e000      	b.n	40479c <_vfprintf_r+0x11d0>
  40479a:	4610      	mov	r0, r2
  40479c:	fb85 1203 	smull	r1, r2, r5, r3
  4047a0:	17d9      	asrs	r1, r3, #31
  4047a2:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4047a6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4047aa:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4047ae:	3230      	adds	r2, #48	; 0x30
  4047b0:	2909      	cmp	r1, #9
  4047b2:	f800 2c01 	strb.w	r2, [r0, #-1]
  4047b6:	460b      	mov	r3, r1
  4047b8:	f100 32ff 	add.w	r2, r0, #4294967295
  4047bc:	dced      	bgt.n	40479a <_vfprintf_r+0x11ce>
  4047be:	3330      	adds	r3, #48	; 0x30
  4047c0:	3802      	subs	r0, #2
  4047c2:	b2d9      	uxtb	r1, r3
  4047c4:	4284      	cmp	r4, r0
  4047c6:	f802 1c01 	strb.w	r1, [r2, #-1]
  4047ca:	f240 8190 	bls.w	404aee <_vfprintf_r+0x1522>
  4047ce:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  4047d2:	4613      	mov	r3, r2
  4047d4:	e001      	b.n	4047da <_vfprintf_r+0x120e>
  4047d6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4047da:	f800 1b01 	strb.w	r1, [r0], #1
  4047de:	42a3      	cmp	r3, r4
  4047e0:	d1f9      	bne.n	4047d6 <_vfprintf_r+0x120a>
  4047e2:	3301      	adds	r3, #1
  4047e4:	1a9b      	subs	r3, r3, r2
  4047e6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4047ea:	4413      	add	r3, r2
  4047ec:	aa1f      	add	r2, sp, #124	; 0x7c
  4047ee:	1a9b      	subs	r3, r3, r2
  4047f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047f2:	9319      	str	r3, [sp, #100]	; 0x64
  4047f4:	2a01      	cmp	r2, #1
  4047f6:	4413      	add	r3, r2
  4047f8:	930d      	str	r3, [sp, #52]	; 0x34
  4047fa:	f340 8145 	ble.w	404a88 <_vfprintf_r+0x14bc>
  4047fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404800:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404802:	4413      	add	r3, r2
  404804:	930d      	str	r3, [sp, #52]	; 0x34
  404806:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40480a:	9307      	str	r3, [sp, #28]
  40480c:	2300      	movs	r3, #0
  40480e:	9310      	str	r3, [sp, #64]	; 0x40
  404810:	e700      	b.n	404614 <_vfprintf_r+0x1048>
  404812:	aa23      	add	r2, sp, #140	; 0x8c
  404814:	990a      	ldr	r1, [sp, #40]	; 0x28
  404816:	9808      	ldr	r0, [sp, #32]
  404818:	f7fe fece 	bl	4035b8 <__sprint_r>
  40481c:	2800      	cmp	r0, #0
  40481e:	f47f ac5f 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404822:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404824:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404828:	e4d1      	b.n	4041ce <_vfprintf_r+0xc02>
  40482a:	4623      	mov	r3, r4
  40482c:	e6d5      	b.n	4045da <_vfprintf_r+0x100e>
  40482e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404830:	9710      	str	r7, [sp, #64]	; 0x40
  404832:	2b06      	cmp	r3, #6
  404834:	bf28      	it	cs
  404836:	2306      	movcs	r3, #6
  404838:	9709      	str	r7, [sp, #36]	; 0x24
  40483a:	46ba      	mov	sl, r7
  40483c:	9307      	str	r3, [sp, #28]
  40483e:	950e      	str	r5, [sp, #56]	; 0x38
  404840:	f8cd b018 	str.w	fp, [sp, #24]
  404844:	930d      	str	r3, [sp, #52]	; 0x34
  404846:	4f48      	ldr	r7, [pc, #288]	; (404968 <_vfprintf_r+0x139c>)
  404848:	f7fe bff2 	b.w	403830 <_vfprintf_r+0x264>
  40484c:	aa23      	add	r2, sp, #140	; 0x8c
  40484e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404850:	9808      	ldr	r0, [sp, #32]
  404852:	f7fe feb1 	bl	4035b8 <__sprint_r>
  404856:	2800      	cmp	r0, #0
  404858:	f47f ac42 	bne.w	4040e0 <_vfprintf_r+0xb14>
  40485c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40485e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404860:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404862:	1ad3      	subs	r3, r2, r3
  404864:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404868:	e5b6      	b.n	4043d8 <_vfprintf_r+0xe0c>
  40486a:	46a2      	mov	sl, r4
  40486c:	f7ff bb18 	b.w	403ea0 <_vfprintf_r+0x8d4>
  404870:	a821      	add	r0, sp, #132	; 0x84
  404872:	a91e      	add	r1, sp, #120	; 0x78
  404874:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404876:	9004      	str	r0, [sp, #16]
  404878:	9103      	str	r1, [sp, #12]
  40487a:	a81d      	add	r0, sp, #116	; 0x74
  40487c:	2103      	movs	r1, #3
  40487e:	9002      	str	r0, [sp, #8]
  404880:	9a07      	ldr	r2, [sp, #28]
  404882:	9501      	str	r5, [sp, #4]
  404884:	4653      	mov	r3, sl
  404886:	9100      	str	r1, [sp, #0]
  404888:	9808      	ldr	r0, [sp, #32]
  40488a:	f000 fa95 	bl	404db8 <_dtoa_r>
  40488e:	4607      	mov	r7, r0
  404890:	1944      	adds	r4, r0, r5
  404892:	783b      	ldrb	r3, [r7, #0]
  404894:	2b30      	cmp	r3, #48	; 0x30
  404896:	f000 80ca 	beq.w	404a2e <_vfprintf_r+0x1462>
  40489a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40489c:	442c      	add	r4, r5
  40489e:	e689      	b.n	4045b4 <_vfprintf_r+0xfe8>
  4048a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4048a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048a4:	4413      	add	r3, r2
  4048a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4048a8:	930d      	str	r3, [sp, #52]	; 0x34
  4048aa:	2a00      	cmp	r2, #0
  4048ac:	f340 80e4 	ble.w	404a78 <_vfprintf_r+0x14ac>
  4048b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4048b4:	9307      	str	r3, [sp, #28]
  4048b6:	2667      	movs	r6, #103	; 0x67
  4048b8:	e6ac      	b.n	404614 <_vfprintf_r+0x1048>
  4048ba:	2b00      	cmp	r3, #0
  4048bc:	f340 80fb 	ble.w	404ab6 <_vfprintf_r+0x14ea>
  4048c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4048c2:	2a00      	cmp	r2, #0
  4048c4:	f040 80ce 	bne.w	404a64 <_vfprintf_r+0x1498>
  4048c8:	f01b 0f01 	tst.w	fp, #1
  4048cc:	f040 80ca 	bne.w	404a64 <_vfprintf_r+0x1498>
  4048d0:	9307      	str	r3, [sp, #28]
  4048d2:	930d      	str	r3, [sp, #52]	; 0x34
  4048d4:	e69e      	b.n	404614 <_vfprintf_r+0x1048>
  4048d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4048d8:	9307      	str	r3, [sp, #28]
  4048da:	930d      	str	r3, [sp, #52]	; 0x34
  4048dc:	9009      	str	r0, [sp, #36]	; 0x24
  4048de:	950e      	str	r5, [sp, #56]	; 0x38
  4048e0:	f8cd b018 	str.w	fp, [sp, #24]
  4048e4:	9010      	str	r0, [sp, #64]	; 0x40
  4048e6:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4048ea:	f7fe bfa1 	b.w	403830 <_vfprintf_r+0x264>
  4048ee:	aa23      	add	r2, sp, #140	; 0x8c
  4048f0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4048f2:	9808      	ldr	r0, [sp, #32]
  4048f4:	f7fe fe60 	bl	4035b8 <__sprint_r>
  4048f8:	2800      	cmp	r0, #0
  4048fa:	f47f abf1 	bne.w	4040e0 <_vfprintf_r+0xb14>
  4048fe:	991d      	ldr	r1, [sp, #116]	; 0x74
  404900:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404902:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404906:	e6d0      	b.n	4046aa <_vfprintf_r+0x10de>
  404908:	2e47      	cmp	r6, #71	; 0x47
  40490a:	f47f ae52 	bne.w	4045b2 <_vfprintf_r+0xfe6>
  40490e:	f01b 0f01 	tst.w	fp, #1
  404912:	f000 80da 	beq.w	404aca <_vfprintf_r+0x14fe>
  404916:	2e46      	cmp	r6, #70	; 0x46
  404918:	eb07 0405 	add.w	r4, r7, r5
  40491c:	d0b9      	beq.n	404892 <_vfprintf_r+0x12c6>
  40491e:	e649      	b.n	4045b4 <_vfprintf_r+0xfe8>
  404920:	a821      	add	r0, sp, #132	; 0x84
  404922:	a91e      	add	r1, sp, #120	; 0x78
  404924:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404926:	9004      	str	r0, [sp, #16]
  404928:	9103      	str	r1, [sp, #12]
  40492a:	a81d      	add	r0, sp, #116	; 0x74
  40492c:	2103      	movs	r1, #3
  40492e:	9002      	str	r0, [sp, #8]
  404930:	9a07      	ldr	r2, [sp, #28]
  404932:	9401      	str	r4, [sp, #4]
  404934:	4653      	mov	r3, sl
  404936:	9100      	str	r1, [sp, #0]
  404938:	9808      	ldr	r0, [sp, #32]
  40493a:	f000 fa3d 	bl	404db8 <_dtoa_r>
  40493e:	4625      	mov	r5, r4
  404940:	4607      	mov	r7, r0
  404942:	e7e8      	b.n	404916 <_vfprintf_r+0x134a>
  404944:	2300      	movs	r3, #0
  404946:	9309      	str	r3, [sp, #36]	; 0x24
  404948:	f7fe bec1 	b.w	4036ce <_vfprintf_r+0x102>
  40494c:	424e      	negs	r6, r1
  40494e:	3110      	adds	r1, #16
  404950:	4d06      	ldr	r5, [pc, #24]	; (40496c <_vfprintf_r+0x13a0>)
  404952:	da43      	bge.n	4049dc <_vfprintf_r+0x1410>
  404954:	2410      	movs	r4, #16
  404956:	f8dd a020 	ldr.w	sl, [sp, #32]
  40495a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40495e:	e00c      	b.n	40497a <_vfprintf_r+0x13ae>
  404960:	00408cf8 	.word	0x00408cf8
  404964:	66666667 	.word	0x66666667
  404968:	00408cf0 	.word	0x00408cf0
  40496c:	00408d2c 	.word	0x00408d2c
  404970:	f108 0808 	add.w	r8, r8, #8
  404974:	3e10      	subs	r6, #16
  404976:	2e10      	cmp	r6, #16
  404978:	dd30      	ble.n	4049dc <_vfprintf_r+0x1410>
  40497a:	3301      	adds	r3, #1
  40497c:	3210      	adds	r2, #16
  40497e:	2b07      	cmp	r3, #7
  404980:	9225      	str	r2, [sp, #148]	; 0x94
  404982:	9324      	str	r3, [sp, #144]	; 0x90
  404984:	f8c8 5000 	str.w	r5, [r8]
  404988:	f8c8 4004 	str.w	r4, [r8, #4]
  40498c:	ddf0      	ble.n	404970 <_vfprintf_r+0x13a4>
  40498e:	aa23      	add	r2, sp, #140	; 0x8c
  404990:	4659      	mov	r1, fp
  404992:	4650      	mov	r0, sl
  404994:	f7fe fe10 	bl	4035b8 <__sprint_r>
  404998:	2800      	cmp	r0, #0
  40499a:	f47f aeba 	bne.w	404712 <_vfprintf_r+0x1146>
  40499e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4049a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049a2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4049a6:	e7e5      	b.n	404974 <_vfprintf_r+0x13a8>
  4049a8:	aa23      	add	r2, sp, #140	; 0x8c
  4049aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4049ac:	9808      	ldr	r0, [sp, #32]
  4049ae:	f7fe fe03 	bl	4035b8 <__sprint_r>
  4049b2:	2800      	cmp	r0, #0
  4049b4:	f47f ab94 	bne.w	4040e0 <_vfprintf_r+0xb14>
  4049b8:	991d      	ldr	r1, [sp, #116]	; 0x74
  4049ba:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4049bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049be:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4049c2:	e68a      	b.n	4046da <_vfprintf_r+0x110e>
  4049c4:	9808      	ldr	r0, [sp, #32]
  4049c6:	aa23      	add	r2, sp, #140	; 0x8c
  4049c8:	4651      	mov	r1, sl
  4049ca:	f7fe fdf5 	bl	4035b8 <__sprint_r>
  4049ce:	2800      	cmp	r0, #0
  4049d0:	f43f aa64 	beq.w	403e9c <_vfprintf_r+0x8d0>
  4049d4:	f7ff ba64 	b.w	403ea0 <_vfprintf_r+0x8d4>
  4049d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4049da:	e5fe      	b.n	4045da <_vfprintf_r+0x100e>
  4049dc:	3301      	adds	r3, #1
  4049de:	4432      	add	r2, r6
  4049e0:	2b07      	cmp	r3, #7
  4049e2:	e888 0060 	stmia.w	r8, {r5, r6}
  4049e6:	9225      	str	r2, [sp, #148]	; 0x94
  4049e8:	9324      	str	r3, [sp, #144]	; 0x90
  4049ea:	f108 0808 	add.w	r8, r8, #8
  4049ee:	f77f ae77 	ble.w	4046e0 <_vfprintf_r+0x1114>
  4049f2:	aa23      	add	r2, sp, #140	; 0x8c
  4049f4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4049f6:	9808      	ldr	r0, [sp, #32]
  4049f8:	f7fe fdde 	bl	4035b8 <__sprint_r>
  4049fc:	2800      	cmp	r0, #0
  4049fe:	f47f ab6f 	bne.w	4040e0 <_vfprintf_r+0xb14>
  404a02:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404a04:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a06:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a0a:	e669      	b.n	4046e0 <_vfprintf_r+0x1114>
  404a0c:	3330      	adds	r3, #48	; 0x30
  404a0e:	2230      	movs	r2, #48	; 0x30
  404a10:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  404a14:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  404a18:	ab20      	add	r3, sp, #128	; 0x80
  404a1a:	e6e7      	b.n	4047ec <_vfprintf_r+0x1220>
  404a1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404a20:	4413      	add	r3, r2
  404a22:	930d      	str	r3, [sp, #52]	; 0x34
  404a24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404a28:	9307      	str	r3, [sp, #28]
  404a2a:	2667      	movs	r6, #103	; 0x67
  404a2c:	e5f2      	b.n	404614 <_vfprintf_r+0x1048>
  404a2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404a30:	9807      	ldr	r0, [sp, #28]
  404a32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404a34:	4651      	mov	r1, sl
  404a36:	f003 fccb 	bl	4083d0 <__aeabi_dcmpeq>
  404a3a:	2800      	cmp	r0, #0
  404a3c:	f47f af2d 	bne.w	40489a <_vfprintf_r+0x12ce>
  404a40:	f1c5 0501 	rsb	r5, r5, #1
  404a44:	951d      	str	r5, [sp, #116]	; 0x74
  404a46:	442c      	add	r4, r5
  404a48:	e5b4      	b.n	4045b4 <_vfprintf_r+0xfe8>
  404a4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404a4c:	4f33      	ldr	r7, [pc, #204]	; (404b1c <_vfprintf_r+0x1550>)
  404a4e:	2b00      	cmp	r3, #0
  404a50:	bfb6      	itet	lt
  404a52:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  404a56:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  404a5a:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  404a5e:	4b30      	ldr	r3, [pc, #192]	; (404b20 <_vfprintf_r+0x1554>)
  404a60:	f7ff b9d1 	b.w	403e06 <_vfprintf_r+0x83a>
  404a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a66:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404a68:	4413      	add	r3, r2
  404a6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404a6c:	441a      	add	r2, r3
  404a6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404a72:	920d      	str	r2, [sp, #52]	; 0x34
  404a74:	9307      	str	r3, [sp, #28]
  404a76:	e5cd      	b.n	404614 <_vfprintf_r+0x1048>
  404a78:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a7a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404a7c:	f1c3 0301 	rsb	r3, r3, #1
  404a80:	441a      	add	r2, r3
  404a82:	4613      	mov	r3, r2
  404a84:	920d      	str	r2, [sp, #52]	; 0x34
  404a86:	e713      	b.n	4048b0 <_vfprintf_r+0x12e4>
  404a88:	f01b 0301 	ands.w	r3, fp, #1
  404a8c:	9310      	str	r3, [sp, #64]	; 0x40
  404a8e:	f47f aeb6 	bne.w	4047fe <_vfprintf_r+0x1232>
  404a92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a94:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404a98:	9307      	str	r3, [sp, #28]
  404a9a:	e5bb      	b.n	404614 <_vfprintf_r+0x1048>
  404a9c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404a9e:	f899 6001 	ldrb.w	r6, [r9, #1]
  404aa2:	6823      	ldr	r3, [r4, #0]
  404aa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  404aa8:	9309      	str	r3, [sp, #36]	; 0x24
  404aaa:	4623      	mov	r3, r4
  404aac:	3304      	adds	r3, #4
  404aae:	4681      	mov	r9, r0
  404ab0:	930e      	str	r3, [sp, #56]	; 0x38
  404ab2:	f7fe be0a 	b.w	4036ca <_vfprintf_r+0xfe>
  404ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404ab8:	b913      	cbnz	r3, 404ac0 <_vfprintf_r+0x14f4>
  404aba:	f01b 0f01 	tst.w	fp, #1
  404abe:	d002      	beq.n	404ac6 <_vfprintf_r+0x14fa>
  404ac0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404ac2:	3301      	adds	r3, #1
  404ac4:	e7d1      	b.n	404a6a <_vfprintf_r+0x149e>
  404ac6:	2301      	movs	r3, #1
  404ac8:	e702      	b.n	4048d0 <_vfprintf_r+0x1304>
  404aca:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404acc:	1bdb      	subs	r3, r3, r7
  404ace:	9311      	str	r3, [sp, #68]	; 0x44
  404ad0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404ad2:	2b47      	cmp	r3, #71	; 0x47
  404ad4:	f43f ae40 	beq.w	404758 <_vfprintf_r+0x118c>
  404ad8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404ada:	9310      	str	r3, [sp, #64]	; 0x40
  404adc:	e647      	b.n	40476e <_vfprintf_r+0x11a2>
  404ade:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404ae2:	f7ff b81d 	b.w	403b20 <_vfprintf_r+0x554>
  404ae6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404aea:	f7ff b918 	b.w	403d1e <_vfprintf_r+0x752>
  404aee:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404af2:	e67b      	b.n	4047ec <_vfprintf_r+0x1220>
  404af4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404af8:	f7ff b866 	b.w	403bc8 <_vfprintf_r+0x5fc>
  404afc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b00:	f7ff b9ac 	b.w	403e5c <_vfprintf_r+0x890>
  404b04:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b08:	f7ff b934 	b.w	403d74 <_vfprintf_r+0x7a8>
  404b0c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b10:	f7ff b8b0 	b.w	403c74 <_vfprintf_r+0x6a8>
  404b14:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b18:	f7ff b945 	b.w	403da6 <_vfprintf_r+0x7da>
  404b1c:	00408cc4 	.word	0x00408cc4
  404b20:	00408cc0 	.word	0x00408cc0

00404b24 <__sbprintf>:
  404b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b28:	460c      	mov	r4, r1
  404b2a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404b2e:	8989      	ldrh	r1, [r1, #12]
  404b30:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404b32:	89e5      	ldrh	r5, [r4, #14]
  404b34:	9619      	str	r6, [sp, #100]	; 0x64
  404b36:	f021 0102 	bic.w	r1, r1, #2
  404b3a:	4606      	mov	r6, r0
  404b3c:	69e0      	ldr	r0, [r4, #28]
  404b3e:	f8ad 100c 	strh.w	r1, [sp, #12]
  404b42:	4617      	mov	r7, r2
  404b44:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404b48:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404b4a:	f8ad 500e 	strh.w	r5, [sp, #14]
  404b4e:	4698      	mov	r8, r3
  404b50:	ad1a      	add	r5, sp, #104	; 0x68
  404b52:	2300      	movs	r3, #0
  404b54:	9007      	str	r0, [sp, #28]
  404b56:	a816      	add	r0, sp, #88	; 0x58
  404b58:	9209      	str	r2, [sp, #36]	; 0x24
  404b5a:	9306      	str	r3, [sp, #24]
  404b5c:	9500      	str	r5, [sp, #0]
  404b5e:	9504      	str	r5, [sp, #16]
  404b60:	9102      	str	r1, [sp, #8]
  404b62:	9105      	str	r1, [sp, #20]
  404b64:	f001 fd14 	bl	406590 <__retarget_lock_init_recursive>
  404b68:	4643      	mov	r3, r8
  404b6a:	463a      	mov	r2, r7
  404b6c:	4669      	mov	r1, sp
  404b6e:	4630      	mov	r0, r6
  404b70:	f7fe fd2c 	bl	4035cc <_vfprintf_r>
  404b74:	1e05      	subs	r5, r0, #0
  404b76:	db07      	blt.n	404b88 <__sbprintf+0x64>
  404b78:	4630      	mov	r0, r6
  404b7a:	4669      	mov	r1, sp
  404b7c:	f001 f8e6 	bl	405d4c <_fflush_r>
  404b80:	2800      	cmp	r0, #0
  404b82:	bf18      	it	ne
  404b84:	f04f 35ff 	movne.w	r5, #4294967295
  404b88:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404b8c:	065b      	lsls	r3, r3, #25
  404b8e:	d503      	bpl.n	404b98 <__sbprintf+0x74>
  404b90:	89a3      	ldrh	r3, [r4, #12]
  404b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b96:	81a3      	strh	r3, [r4, #12]
  404b98:	9816      	ldr	r0, [sp, #88]	; 0x58
  404b9a:	f001 fcfb 	bl	406594 <__retarget_lock_close_recursive>
  404b9e:	4628      	mov	r0, r5
  404ba0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404ba8 <__swsetup_r>:
  404ba8:	b538      	push	{r3, r4, r5, lr}
  404baa:	4b30      	ldr	r3, [pc, #192]	; (404c6c <__swsetup_r+0xc4>)
  404bac:	681b      	ldr	r3, [r3, #0]
  404bae:	4605      	mov	r5, r0
  404bb0:	460c      	mov	r4, r1
  404bb2:	b113      	cbz	r3, 404bba <__swsetup_r+0x12>
  404bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404bb6:	2a00      	cmp	r2, #0
  404bb8:	d038      	beq.n	404c2c <__swsetup_r+0x84>
  404bba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404bbe:	b293      	uxth	r3, r2
  404bc0:	0718      	lsls	r0, r3, #28
  404bc2:	d50c      	bpl.n	404bde <__swsetup_r+0x36>
  404bc4:	6920      	ldr	r0, [r4, #16]
  404bc6:	b1a8      	cbz	r0, 404bf4 <__swsetup_r+0x4c>
  404bc8:	f013 0201 	ands.w	r2, r3, #1
  404bcc:	d01e      	beq.n	404c0c <__swsetup_r+0x64>
  404bce:	6963      	ldr	r3, [r4, #20]
  404bd0:	2200      	movs	r2, #0
  404bd2:	425b      	negs	r3, r3
  404bd4:	61a3      	str	r3, [r4, #24]
  404bd6:	60a2      	str	r2, [r4, #8]
  404bd8:	b1f0      	cbz	r0, 404c18 <__swsetup_r+0x70>
  404bda:	2000      	movs	r0, #0
  404bdc:	bd38      	pop	{r3, r4, r5, pc}
  404bde:	06d9      	lsls	r1, r3, #27
  404be0:	d53c      	bpl.n	404c5c <__swsetup_r+0xb4>
  404be2:	0758      	lsls	r0, r3, #29
  404be4:	d426      	bmi.n	404c34 <__swsetup_r+0x8c>
  404be6:	6920      	ldr	r0, [r4, #16]
  404be8:	f042 0308 	orr.w	r3, r2, #8
  404bec:	81a3      	strh	r3, [r4, #12]
  404bee:	b29b      	uxth	r3, r3
  404bf0:	2800      	cmp	r0, #0
  404bf2:	d1e9      	bne.n	404bc8 <__swsetup_r+0x20>
  404bf4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404bf8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404bfc:	d0e4      	beq.n	404bc8 <__swsetup_r+0x20>
  404bfe:	4628      	mov	r0, r5
  404c00:	4621      	mov	r1, r4
  404c02:	f001 fcfb 	bl	4065fc <__smakebuf_r>
  404c06:	89a3      	ldrh	r3, [r4, #12]
  404c08:	6920      	ldr	r0, [r4, #16]
  404c0a:	e7dd      	b.n	404bc8 <__swsetup_r+0x20>
  404c0c:	0799      	lsls	r1, r3, #30
  404c0e:	bf58      	it	pl
  404c10:	6962      	ldrpl	r2, [r4, #20]
  404c12:	60a2      	str	r2, [r4, #8]
  404c14:	2800      	cmp	r0, #0
  404c16:	d1e0      	bne.n	404bda <__swsetup_r+0x32>
  404c18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c1c:	061a      	lsls	r2, r3, #24
  404c1e:	d5dd      	bpl.n	404bdc <__swsetup_r+0x34>
  404c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c24:	81a3      	strh	r3, [r4, #12]
  404c26:	f04f 30ff 	mov.w	r0, #4294967295
  404c2a:	bd38      	pop	{r3, r4, r5, pc}
  404c2c:	4618      	mov	r0, r3
  404c2e:	f001 f8e5 	bl	405dfc <__sinit>
  404c32:	e7c2      	b.n	404bba <__swsetup_r+0x12>
  404c34:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404c36:	b151      	cbz	r1, 404c4e <__swsetup_r+0xa6>
  404c38:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404c3c:	4299      	cmp	r1, r3
  404c3e:	d004      	beq.n	404c4a <__swsetup_r+0xa2>
  404c40:	4628      	mov	r0, r5
  404c42:	f001 fa01 	bl	406048 <_free_r>
  404c46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c4a:	2300      	movs	r3, #0
  404c4c:	6323      	str	r3, [r4, #48]	; 0x30
  404c4e:	2300      	movs	r3, #0
  404c50:	6920      	ldr	r0, [r4, #16]
  404c52:	6063      	str	r3, [r4, #4]
  404c54:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404c58:	6020      	str	r0, [r4, #0]
  404c5a:	e7c5      	b.n	404be8 <__swsetup_r+0x40>
  404c5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404c60:	2309      	movs	r3, #9
  404c62:	602b      	str	r3, [r5, #0]
  404c64:	f04f 30ff 	mov.w	r0, #4294967295
  404c68:	81a2      	strh	r2, [r4, #12]
  404c6a:	bd38      	pop	{r3, r4, r5, pc}
  404c6c:	20400008 	.word	0x20400008

00404c70 <register_fini>:
  404c70:	4b02      	ldr	r3, [pc, #8]	; (404c7c <register_fini+0xc>)
  404c72:	b113      	cbz	r3, 404c7a <register_fini+0xa>
  404c74:	4802      	ldr	r0, [pc, #8]	; (404c80 <register_fini+0x10>)
  404c76:	f000 b805 	b.w	404c84 <atexit>
  404c7a:	4770      	bx	lr
  404c7c:	00000000 	.word	0x00000000
  404c80:	00405e6d 	.word	0x00405e6d

00404c84 <atexit>:
  404c84:	2300      	movs	r3, #0
  404c86:	4601      	mov	r1, r0
  404c88:	461a      	mov	r2, r3
  404c8a:	4618      	mov	r0, r3
  404c8c:	f002 be7a 	b.w	407984 <__register_exitproc>

00404c90 <quorem>:
  404c90:	6902      	ldr	r2, [r0, #16]
  404c92:	690b      	ldr	r3, [r1, #16]
  404c94:	4293      	cmp	r3, r2
  404c96:	f300 808d 	bgt.w	404db4 <quorem+0x124>
  404c9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c9e:	f103 38ff 	add.w	r8, r3, #4294967295
  404ca2:	f101 0714 	add.w	r7, r1, #20
  404ca6:	f100 0b14 	add.w	fp, r0, #20
  404caa:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404cae:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404cb2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404cb6:	b083      	sub	sp, #12
  404cb8:	3201      	adds	r2, #1
  404cba:	fbb3 f9f2 	udiv	r9, r3, r2
  404cbe:	eb0b 0304 	add.w	r3, fp, r4
  404cc2:	9400      	str	r4, [sp, #0]
  404cc4:	eb07 0a04 	add.w	sl, r7, r4
  404cc8:	9301      	str	r3, [sp, #4]
  404cca:	f1b9 0f00 	cmp.w	r9, #0
  404cce:	d039      	beq.n	404d44 <quorem+0xb4>
  404cd0:	2500      	movs	r5, #0
  404cd2:	462e      	mov	r6, r5
  404cd4:	46bc      	mov	ip, r7
  404cd6:	46de      	mov	lr, fp
  404cd8:	f85c 4b04 	ldr.w	r4, [ip], #4
  404cdc:	f8de 3000 	ldr.w	r3, [lr]
  404ce0:	b2a2      	uxth	r2, r4
  404ce2:	fb09 5502 	mla	r5, r9, r2, r5
  404ce6:	0c22      	lsrs	r2, r4, #16
  404ce8:	0c2c      	lsrs	r4, r5, #16
  404cea:	fb09 4202 	mla	r2, r9, r2, r4
  404cee:	b2ad      	uxth	r5, r5
  404cf0:	1b75      	subs	r5, r6, r5
  404cf2:	b296      	uxth	r6, r2
  404cf4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404cf8:	fa15 f383 	uxtah	r3, r5, r3
  404cfc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404d00:	b29b      	uxth	r3, r3
  404d02:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404d06:	45e2      	cmp	sl, ip
  404d08:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404d0c:	f84e 3b04 	str.w	r3, [lr], #4
  404d10:	ea4f 4626 	mov.w	r6, r6, asr #16
  404d14:	d2e0      	bcs.n	404cd8 <quorem+0x48>
  404d16:	9b00      	ldr	r3, [sp, #0]
  404d18:	f85b 3003 	ldr.w	r3, [fp, r3]
  404d1c:	b993      	cbnz	r3, 404d44 <quorem+0xb4>
  404d1e:	9c01      	ldr	r4, [sp, #4]
  404d20:	1f23      	subs	r3, r4, #4
  404d22:	459b      	cmp	fp, r3
  404d24:	d20c      	bcs.n	404d40 <quorem+0xb0>
  404d26:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404d2a:	b94b      	cbnz	r3, 404d40 <quorem+0xb0>
  404d2c:	f1a4 0308 	sub.w	r3, r4, #8
  404d30:	e002      	b.n	404d38 <quorem+0xa8>
  404d32:	681a      	ldr	r2, [r3, #0]
  404d34:	3b04      	subs	r3, #4
  404d36:	b91a      	cbnz	r2, 404d40 <quorem+0xb0>
  404d38:	459b      	cmp	fp, r3
  404d3a:	f108 38ff 	add.w	r8, r8, #4294967295
  404d3e:	d3f8      	bcc.n	404d32 <quorem+0xa2>
  404d40:	f8c0 8010 	str.w	r8, [r0, #16]
  404d44:	4604      	mov	r4, r0
  404d46:	f002 fa29 	bl	40719c <__mcmp>
  404d4a:	2800      	cmp	r0, #0
  404d4c:	db2e      	blt.n	404dac <quorem+0x11c>
  404d4e:	f109 0901 	add.w	r9, r9, #1
  404d52:	465d      	mov	r5, fp
  404d54:	2300      	movs	r3, #0
  404d56:	f857 1b04 	ldr.w	r1, [r7], #4
  404d5a:	6828      	ldr	r0, [r5, #0]
  404d5c:	b28a      	uxth	r2, r1
  404d5e:	1a9a      	subs	r2, r3, r2
  404d60:	0c0b      	lsrs	r3, r1, #16
  404d62:	fa12 f280 	uxtah	r2, r2, r0
  404d66:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404d6a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404d6e:	b292      	uxth	r2, r2
  404d70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404d74:	45ba      	cmp	sl, r7
  404d76:	f845 2b04 	str.w	r2, [r5], #4
  404d7a:	ea4f 4323 	mov.w	r3, r3, asr #16
  404d7e:	d2ea      	bcs.n	404d56 <quorem+0xc6>
  404d80:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404d84:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404d88:	b982      	cbnz	r2, 404dac <quorem+0x11c>
  404d8a:	1f1a      	subs	r2, r3, #4
  404d8c:	4593      	cmp	fp, r2
  404d8e:	d20b      	bcs.n	404da8 <quorem+0x118>
  404d90:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404d94:	b942      	cbnz	r2, 404da8 <quorem+0x118>
  404d96:	3b08      	subs	r3, #8
  404d98:	e002      	b.n	404da0 <quorem+0x110>
  404d9a:	681a      	ldr	r2, [r3, #0]
  404d9c:	3b04      	subs	r3, #4
  404d9e:	b91a      	cbnz	r2, 404da8 <quorem+0x118>
  404da0:	459b      	cmp	fp, r3
  404da2:	f108 38ff 	add.w	r8, r8, #4294967295
  404da6:	d3f8      	bcc.n	404d9a <quorem+0x10a>
  404da8:	f8c4 8010 	str.w	r8, [r4, #16]
  404dac:	4648      	mov	r0, r9
  404dae:	b003      	add	sp, #12
  404db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404db4:	2000      	movs	r0, #0
  404db6:	4770      	bx	lr

00404db8 <_dtoa_r>:
  404db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404dbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404dbe:	b09b      	sub	sp, #108	; 0x6c
  404dc0:	4604      	mov	r4, r0
  404dc2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404dc4:	4692      	mov	sl, r2
  404dc6:	469b      	mov	fp, r3
  404dc8:	b141      	cbz	r1, 404ddc <_dtoa_r+0x24>
  404dca:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404dcc:	604a      	str	r2, [r1, #4]
  404dce:	2301      	movs	r3, #1
  404dd0:	4093      	lsls	r3, r2
  404dd2:	608b      	str	r3, [r1, #8]
  404dd4:	f002 f80a 	bl	406dec <_Bfree>
  404dd8:	2300      	movs	r3, #0
  404dda:	6423      	str	r3, [r4, #64]	; 0x40
  404ddc:	f1bb 0f00 	cmp.w	fp, #0
  404de0:	465d      	mov	r5, fp
  404de2:	db35      	blt.n	404e50 <_dtoa_r+0x98>
  404de4:	2300      	movs	r3, #0
  404de6:	6033      	str	r3, [r6, #0]
  404de8:	4b9d      	ldr	r3, [pc, #628]	; (405060 <_dtoa_r+0x2a8>)
  404dea:	43ab      	bics	r3, r5
  404dec:	d015      	beq.n	404e1a <_dtoa_r+0x62>
  404dee:	4650      	mov	r0, sl
  404df0:	4659      	mov	r1, fp
  404df2:	2200      	movs	r2, #0
  404df4:	2300      	movs	r3, #0
  404df6:	f003 faeb 	bl	4083d0 <__aeabi_dcmpeq>
  404dfa:	4680      	mov	r8, r0
  404dfc:	2800      	cmp	r0, #0
  404dfe:	d02d      	beq.n	404e5c <_dtoa_r+0xa4>
  404e00:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404e02:	2301      	movs	r3, #1
  404e04:	6013      	str	r3, [r2, #0]
  404e06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e08:	2b00      	cmp	r3, #0
  404e0a:	f000 80bd 	beq.w	404f88 <_dtoa_r+0x1d0>
  404e0e:	4895      	ldr	r0, [pc, #596]	; (405064 <_dtoa_r+0x2ac>)
  404e10:	6018      	str	r0, [r3, #0]
  404e12:	3801      	subs	r0, #1
  404e14:	b01b      	add	sp, #108	; 0x6c
  404e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e1a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404e1c:	f242 730f 	movw	r3, #9999	; 0x270f
  404e20:	6013      	str	r3, [r2, #0]
  404e22:	f1ba 0f00 	cmp.w	sl, #0
  404e26:	d10d      	bne.n	404e44 <_dtoa_r+0x8c>
  404e28:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404e2c:	b955      	cbnz	r5, 404e44 <_dtoa_r+0x8c>
  404e2e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e30:	488d      	ldr	r0, [pc, #564]	; (405068 <_dtoa_r+0x2b0>)
  404e32:	2b00      	cmp	r3, #0
  404e34:	d0ee      	beq.n	404e14 <_dtoa_r+0x5c>
  404e36:	f100 0308 	add.w	r3, r0, #8
  404e3a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404e3c:	6013      	str	r3, [r2, #0]
  404e3e:	b01b      	add	sp, #108	; 0x6c
  404e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e46:	4889      	ldr	r0, [pc, #548]	; (40506c <_dtoa_r+0x2b4>)
  404e48:	2b00      	cmp	r3, #0
  404e4a:	d0e3      	beq.n	404e14 <_dtoa_r+0x5c>
  404e4c:	1cc3      	adds	r3, r0, #3
  404e4e:	e7f4      	b.n	404e3a <_dtoa_r+0x82>
  404e50:	2301      	movs	r3, #1
  404e52:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404e56:	6033      	str	r3, [r6, #0]
  404e58:	46ab      	mov	fp, r5
  404e5a:	e7c5      	b.n	404de8 <_dtoa_r+0x30>
  404e5c:	aa18      	add	r2, sp, #96	; 0x60
  404e5e:	ab19      	add	r3, sp, #100	; 0x64
  404e60:	9201      	str	r2, [sp, #4]
  404e62:	9300      	str	r3, [sp, #0]
  404e64:	4652      	mov	r2, sl
  404e66:	465b      	mov	r3, fp
  404e68:	4620      	mov	r0, r4
  404e6a:	f002 fa37 	bl	4072dc <__d2b>
  404e6e:	0d2b      	lsrs	r3, r5, #20
  404e70:	4681      	mov	r9, r0
  404e72:	d071      	beq.n	404f58 <_dtoa_r+0x1a0>
  404e74:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404e78:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404e7c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404e7e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404e82:	4650      	mov	r0, sl
  404e84:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404e88:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404e8c:	2200      	movs	r2, #0
  404e8e:	4b78      	ldr	r3, [pc, #480]	; (405070 <_dtoa_r+0x2b8>)
  404e90:	f002 fe82 	bl	407b98 <__aeabi_dsub>
  404e94:	a36c      	add	r3, pc, #432	; (adr r3, 405048 <_dtoa_r+0x290>)
  404e96:	e9d3 2300 	ldrd	r2, r3, [r3]
  404e9a:	f003 f831 	bl	407f00 <__aeabi_dmul>
  404e9e:	a36c      	add	r3, pc, #432	; (adr r3, 405050 <_dtoa_r+0x298>)
  404ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ea4:	f002 fe7a 	bl	407b9c <__adddf3>
  404ea8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404eac:	4630      	mov	r0, r6
  404eae:	f002 ffc1 	bl	407e34 <__aeabi_i2d>
  404eb2:	a369      	add	r3, pc, #420	; (adr r3, 405058 <_dtoa_r+0x2a0>)
  404eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404eb8:	f003 f822 	bl	407f00 <__aeabi_dmul>
  404ebc:	4602      	mov	r2, r0
  404ebe:	460b      	mov	r3, r1
  404ec0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404ec4:	f002 fe6a 	bl	407b9c <__adddf3>
  404ec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404ecc:	f003 fac8 	bl	408460 <__aeabi_d2iz>
  404ed0:	2200      	movs	r2, #0
  404ed2:	9002      	str	r0, [sp, #8]
  404ed4:	2300      	movs	r3, #0
  404ed6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404eda:	f003 fa83 	bl	4083e4 <__aeabi_dcmplt>
  404ede:	2800      	cmp	r0, #0
  404ee0:	f040 8173 	bne.w	4051ca <_dtoa_r+0x412>
  404ee4:	9d02      	ldr	r5, [sp, #8]
  404ee6:	2d16      	cmp	r5, #22
  404ee8:	f200 815d 	bhi.w	4051a6 <_dtoa_r+0x3ee>
  404eec:	4b61      	ldr	r3, [pc, #388]	; (405074 <_dtoa_r+0x2bc>)
  404eee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  404ef2:	e9d3 0100 	ldrd	r0, r1, [r3]
  404ef6:	4652      	mov	r2, sl
  404ef8:	465b      	mov	r3, fp
  404efa:	f003 fa91 	bl	408420 <__aeabi_dcmpgt>
  404efe:	2800      	cmp	r0, #0
  404f00:	f000 81c5 	beq.w	40528e <_dtoa_r+0x4d6>
  404f04:	1e6b      	subs	r3, r5, #1
  404f06:	9302      	str	r3, [sp, #8]
  404f08:	2300      	movs	r3, #0
  404f0a:	930e      	str	r3, [sp, #56]	; 0x38
  404f0c:	1bbf      	subs	r7, r7, r6
  404f0e:	1e7b      	subs	r3, r7, #1
  404f10:	9306      	str	r3, [sp, #24]
  404f12:	f100 8154 	bmi.w	4051be <_dtoa_r+0x406>
  404f16:	2300      	movs	r3, #0
  404f18:	9308      	str	r3, [sp, #32]
  404f1a:	9b02      	ldr	r3, [sp, #8]
  404f1c:	2b00      	cmp	r3, #0
  404f1e:	f2c0 8145 	blt.w	4051ac <_dtoa_r+0x3f4>
  404f22:	9a06      	ldr	r2, [sp, #24]
  404f24:	930d      	str	r3, [sp, #52]	; 0x34
  404f26:	4611      	mov	r1, r2
  404f28:	4419      	add	r1, r3
  404f2a:	2300      	movs	r3, #0
  404f2c:	9106      	str	r1, [sp, #24]
  404f2e:	930c      	str	r3, [sp, #48]	; 0x30
  404f30:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f32:	2b09      	cmp	r3, #9
  404f34:	d82a      	bhi.n	404f8c <_dtoa_r+0x1d4>
  404f36:	2b05      	cmp	r3, #5
  404f38:	f340 865b 	ble.w	405bf2 <_dtoa_r+0xe3a>
  404f3c:	3b04      	subs	r3, #4
  404f3e:	9324      	str	r3, [sp, #144]	; 0x90
  404f40:	2500      	movs	r5, #0
  404f42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f44:	3b02      	subs	r3, #2
  404f46:	2b03      	cmp	r3, #3
  404f48:	f200 8642 	bhi.w	405bd0 <_dtoa_r+0xe18>
  404f4c:	e8df f013 	tbh	[pc, r3, lsl #1]
  404f50:	02c903d4 	.word	0x02c903d4
  404f54:	046103df 	.word	0x046103df
  404f58:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404f5a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404f5c:	443e      	add	r6, r7
  404f5e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404f62:	2b20      	cmp	r3, #32
  404f64:	f340 818e 	ble.w	405284 <_dtoa_r+0x4cc>
  404f68:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404f6c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404f70:	409d      	lsls	r5, r3
  404f72:	fa2a f000 	lsr.w	r0, sl, r0
  404f76:	4328      	orrs	r0, r5
  404f78:	f002 ff4c 	bl	407e14 <__aeabi_ui2d>
  404f7c:	2301      	movs	r3, #1
  404f7e:	3e01      	subs	r6, #1
  404f80:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404f84:	9314      	str	r3, [sp, #80]	; 0x50
  404f86:	e781      	b.n	404e8c <_dtoa_r+0xd4>
  404f88:	483b      	ldr	r0, [pc, #236]	; (405078 <_dtoa_r+0x2c0>)
  404f8a:	e743      	b.n	404e14 <_dtoa_r+0x5c>
  404f8c:	2100      	movs	r1, #0
  404f8e:	6461      	str	r1, [r4, #68]	; 0x44
  404f90:	4620      	mov	r0, r4
  404f92:	9125      	str	r1, [sp, #148]	; 0x94
  404f94:	f001 ff04 	bl	406da0 <_Balloc>
  404f98:	f04f 33ff 	mov.w	r3, #4294967295
  404f9c:	930a      	str	r3, [sp, #40]	; 0x28
  404f9e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404fa0:	930f      	str	r3, [sp, #60]	; 0x3c
  404fa2:	2301      	movs	r3, #1
  404fa4:	9004      	str	r0, [sp, #16]
  404fa6:	6420      	str	r0, [r4, #64]	; 0x40
  404fa8:	9224      	str	r2, [sp, #144]	; 0x90
  404faa:	930b      	str	r3, [sp, #44]	; 0x2c
  404fac:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404fae:	2b00      	cmp	r3, #0
  404fb0:	f2c0 80d9 	blt.w	405166 <_dtoa_r+0x3ae>
  404fb4:	9a02      	ldr	r2, [sp, #8]
  404fb6:	2a0e      	cmp	r2, #14
  404fb8:	f300 80d5 	bgt.w	405166 <_dtoa_r+0x3ae>
  404fbc:	4b2d      	ldr	r3, [pc, #180]	; (405074 <_dtoa_r+0x2bc>)
  404fbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  404fc6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404fca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404fcc:	2b00      	cmp	r3, #0
  404fce:	f2c0 83ba 	blt.w	405746 <_dtoa_r+0x98e>
  404fd2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  404fd6:	4650      	mov	r0, sl
  404fd8:	462a      	mov	r2, r5
  404fda:	4633      	mov	r3, r6
  404fdc:	4659      	mov	r1, fp
  404fde:	f003 f8b9 	bl	408154 <__aeabi_ddiv>
  404fe2:	f003 fa3d 	bl	408460 <__aeabi_d2iz>
  404fe6:	4680      	mov	r8, r0
  404fe8:	f002 ff24 	bl	407e34 <__aeabi_i2d>
  404fec:	462a      	mov	r2, r5
  404fee:	4633      	mov	r3, r6
  404ff0:	f002 ff86 	bl	407f00 <__aeabi_dmul>
  404ff4:	460b      	mov	r3, r1
  404ff6:	4602      	mov	r2, r0
  404ff8:	4659      	mov	r1, fp
  404ffa:	4650      	mov	r0, sl
  404ffc:	f002 fdcc 	bl	407b98 <__aeabi_dsub>
  405000:	9d04      	ldr	r5, [sp, #16]
  405002:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405006:	702b      	strb	r3, [r5, #0]
  405008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40500a:	2b01      	cmp	r3, #1
  40500c:	4606      	mov	r6, r0
  40500e:	460f      	mov	r7, r1
  405010:	f105 0501 	add.w	r5, r5, #1
  405014:	d068      	beq.n	4050e8 <_dtoa_r+0x330>
  405016:	2200      	movs	r2, #0
  405018:	4b18      	ldr	r3, [pc, #96]	; (40507c <_dtoa_r+0x2c4>)
  40501a:	f002 ff71 	bl	407f00 <__aeabi_dmul>
  40501e:	2200      	movs	r2, #0
  405020:	2300      	movs	r3, #0
  405022:	4606      	mov	r6, r0
  405024:	460f      	mov	r7, r1
  405026:	f003 f9d3 	bl	4083d0 <__aeabi_dcmpeq>
  40502a:	2800      	cmp	r0, #0
  40502c:	f040 8088 	bne.w	405140 <_dtoa_r+0x388>
  405030:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405034:	f04f 0a00 	mov.w	sl, #0
  405038:	f8df b040 	ldr.w	fp, [pc, #64]	; 40507c <_dtoa_r+0x2c4>
  40503c:	940c      	str	r4, [sp, #48]	; 0x30
  40503e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405042:	e028      	b.n	405096 <_dtoa_r+0x2de>
  405044:	f3af 8000 	nop.w
  405048:	636f4361 	.word	0x636f4361
  40504c:	3fd287a7 	.word	0x3fd287a7
  405050:	8b60c8b3 	.word	0x8b60c8b3
  405054:	3fc68a28 	.word	0x3fc68a28
  405058:	509f79fb 	.word	0x509f79fb
  40505c:	3fd34413 	.word	0x3fd34413
  405060:	7ff00000 	.word	0x7ff00000
  405064:	00408cf9 	.word	0x00408cf9
  405068:	00408d3c 	.word	0x00408d3c
  40506c:	00408d48 	.word	0x00408d48
  405070:	3ff80000 	.word	0x3ff80000
  405074:	00408d88 	.word	0x00408d88
  405078:	00408cf8 	.word	0x00408cf8
  40507c:	40240000 	.word	0x40240000
  405080:	f002 ff3e 	bl	407f00 <__aeabi_dmul>
  405084:	2200      	movs	r2, #0
  405086:	2300      	movs	r3, #0
  405088:	4606      	mov	r6, r0
  40508a:	460f      	mov	r7, r1
  40508c:	f003 f9a0 	bl	4083d0 <__aeabi_dcmpeq>
  405090:	2800      	cmp	r0, #0
  405092:	f040 83c1 	bne.w	405818 <_dtoa_r+0xa60>
  405096:	4642      	mov	r2, r8
  405098:	464b      	mov	r3, r9
  40509a:	4630      	mov	r0, r6
  40509c:	4639      	mov	r1, r7
  40509e:	f003 f859 	bl	408154 <__aeabi_ddiv>
  4050a2:	f003 f9dd 	bl	408460 <__aeabi_d2iz>
  4050a6:	4604      	mov	r4, r0
  4050a8:	f002 fec4 	bl	407e34 <__aeabi_i2d>
  4050ac:	4642      	mov	r2, r8
  4050ae:	464b      	mov	r3, r9
  4050b0:	f002 ff26 	bl	407f00 <__aeabi_dmul>
  4050b4:	4602      	mov	r2, r0
  4050b6:	460b      	mov	r3, r1
  4050b8:	4630      	mov	r0, r6
  4050ba:	4639      	mov	r1, r7
  4050bc:	f002 fd6c 	bl	407b98 <__aeabi_dsub>
  4050c0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4050c4:	9e04      	ldr	r6, [sp, #16]
  4050c6:	f805 eb01 	strb.w	lr, [r5], #1
  4050ca:	eba5 0e06 	sub.w	lr, r5, r6
  4050ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4050d0:	45b6      	cmp	lr, r6
  4050d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4050d6:	4652      	mov	r2, sl
  4050d8:	465b      	mov	r3, fp
  4050da:	d1d1      	bne.n	405080 <_dtoa_r+0x2c8>
  4050dc:	46a0      	mov	r8, r4
  4050de:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4050e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4050e4:	4606      	mov	r6, r0
  4050e6:	460f      	mov	r7, r1
  4050e8:	4632      	mov	r2, r6
  4050ea:	463b      	mov	r3, r7
  4050ec:	4630      	mov	r0, r6
  4050ee:	4639      	mov	r1, r7
  4050f0:	f002 fd54 	bl	407b9c <__adddf3>
  4050f4:	4606      	mov	r6, r0
  4050f6:	460f      	mov	r7, r1
  4050f8:	4602      	mov	r2, r0
  4050fa:	460b      	mov	r3, r1
  4050fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405100:	f003 f970 	bl	4083e4 <__aeabi_dcmplt>
  405104:	b948      	cbnz	r0, 40511a <_dtoa_r+0x362>
  405106:	4632      	mov	r2, r6
  405108:	463b      	mov	r3, r7
  40510a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40510e:	f003 f95f 	bl	4083d0 <__aeabi_dcmpeq>
  405112:	b1a8      	cbz	r0, 405140 <_dtoa_r+0x388>
  405114:	f018 0f01 	tst.w	r8, #1
  405118:	d012      	beq.n	405140 <_dtoa_r+0x388>
  40511a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40511e:	9a04      	ldr	r2, [sp, #16]
  405120:	1e6b      	subs	r3, r5, #1
  405122:	e004      	b.n	40512e <_dtoa_r+0x376>
  405124:	429a      	cmp	r2, r3
  405126:	f000 8401 	beq.w	40592c <_dtoa_r+0xb74>
  40512a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40512e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405132:	f103 0501 	add.w	r5, r3, #1
  405136:	d0f5      	beq.n	405124 <_dtoa_r+0x36c>
  405138:	f108 0801 	add.w	r8, r8, #1
  40513c:	f883 8000 	strb.w	r8, [r3]
  405140:	4649      	mov	r1, r9
  405142:	4620      	mov	r0, r4
  405144:	f001 fe52 	bl	406dec <_Bfree>
  405148:	2200      	movs	r2, #0
  40514a:	9b02      	ldr	r3, [sp, #8]
  40514c:	702a      	strb	r2, [r5, #0]
  40514e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405150:	3301      	adds	r3, #1
  405152:	6013      	str	r3, [r2, #0]
  405154:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405156:	2b00      	cmp	r3, #0
  405158:	f000 839e 	beq.w	405898 <_dtoa_r+0xae0>
  40515c:	9804      	ldr	r0, [sp, #16]
  40515e:	601d      	str	r5, [r3, #0]
  405160:	b01b      	add	sp, #108	; 0x6c
  405162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405168:	2a00      	cmp	r2, #0
  40516a:	d03e      	beq.n	4051ea <_dtoa_r+0x432>
  40516c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40516e:	2a01      	cmp	r2, #1
  405170:	f340 8311 	ble.w	405796 <_dtoa_r+0x9de>
  405174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405176:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405178:	1e5f      	subs	r7, r3, #1
  40517a:	42ba      	cmp	r2, r7
  40517c:	f2c0 838f 	blt.w	40589e <_dtoa_r+0xae6>
  405180:	1bd7      	subs	r7, r2, r7
  405182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405184:	2b00      	cmp	r3, #0
  405186:	f2c0 848b 	blt.w	405aa0 <_dtoa_r+0xce8>
  40518a:	9d08      	ldr	r5, [sp, #32]
  40518c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40518e:	9a08      	ldr	r2, [sp, #32]
  405190:	441a      	add	r2, r3
  405192:	9208      	str	r2, [sp, #32]
  405194:	9a06      	ldr	r2, [sp, #24]
  405196:	2101      	movs	r1, #1
  405198:	441a      	add	r2, r3
  40519a:	4620      	mov	r0, r4
  40519c:	9206      	str	r2, [sp, #24]
  40519e:	f001 febf 	bl	406f20 <__i2b>
  4051a2:	4606      	mov	r6, r0
  4051a4:	e024      	b.n	4051f0 <_dtoa_r+0x438>
  4051a6:	2301      	movs	r3, #1
  4051a8:	930e      	str	r3, [sp, #56]	; 0x38
  4051aa:	e6af      	b.n	404f0c <_dtoa_r+0x154>
  4051ac:	9a08      	ldr	r2, [sp, #32]
  4051ae:	9b02      	ldr	r3, [sp, #8]
  4051b0:	1ad2      	subs	r2, r2, r3
  4051b2:	425b      	negs	r3, r3
  4051b4:	930c      	str	r3, [sp, #48]	; 0x30
  4051b6:	2300      	movs	r3, #0
  4051b8:	9208      	str	r2, [sp, #32]
  4051ba:	930d      	str	r3, [sp, #52]	; 0x34
  4051bc:	e6b8      	b.n	404f30 <_dtoa_r+0x178>
  4051be:	f1c7 0301 	rsb	r3, r7, #1
  4051c2:	9308      	str	r3, [sp, #32]
  4051c4:	2300      	movs	r3, #0
  4051c6:	9306      	str	r3, [sp, #24]
  4051c8:	e6a7      	b.n	404f1a <_dtoa_r+0x162>
  4051ca:	9d02      	ldr	r5, [sp, #8]
  4051cc:	4628      	mov	r0, r5
  4051ce:	f002 fe31 	bl	407e34 <__aeabi_i2d>
  4051d2:	4602      	mov	r2, r0
  4051d4:	460b      	mov	r3, r1
  4051d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4051da:	f003 f8f9 	bl	4083d0 <__aeabi_dcmpeq>
  4051de:	2800      	cmp	r0, #0
  4051e0:	f47f ae80 	bne.w	404ee4 <_dtoa_r+0x12c>
  4051e4:	1e6b      	subs	r3, r5, #1
  4051e6:	9302      	str	r3, [sp, #8]
  4051e8:	e67c      	b.n	404ee4 <_dtoa_r+0x12c>
  4051ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4051ec:	9d08      	ldr	r5, [sp, #32]
  4051ee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4051f0:	2d00      	cmp	r5, #0
  4051f2:	dd0c      	ble.n	40520e <_dtoa_r+0x456>
  4051f4:	9906      	ldr	r1, [sp, #24]
  4051f6:	2900      	cmp	r1, #0
  4051f8:	460b      	mov	r3, r1
  4051fa:	dd08      	ble.n	40520e <_dtoa_r+0x456>
  4051fc:	42a9      	cmp	r1, r5
  4051fe:	9a08      	ldr	r2, [sp, #32]
  405200:	bfa8      	it	ge
  405202:	462b      	movge	r3, r5
  405204:	1ad2      	subs	r2, r2, r3
  405206:	1aed      	subs	r5, r5, r3
  405208:	1acb      	subs	r3, r1, r3
  40520a:	9208      	str	r2, [sp, #32]
  40520c:	9306      	str	r3, [sp, #24]
  40520e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405210:	b1d3      	cbz	r3, 405248 <_dtoa_r+0x490>
  405212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405214:	2b00      	cmp	r3, #0
  405216:	f000 82b7 	beq.w	405788 <_dtoa_r+0x9d0>
  40521a:	2f00      	cmp	r7, #0
  40521c:	dd10      	ble.n	405240 <_dtoa_r+0x488>
  40521e:	4631      	mov	r1, r6
  405220:	463a      	mov	r2, r7
  405222:	4620      	mov	r0, r4
  405224:	f001 ff18 	bl	407058 <__pow5mult>
  405228:	464a      	mov	r2, r9
  40522a:	4601      	mov	r1, r0
  40522c:	4606      	mov	r6, r0
  40522e:	4620      	mov	r0, r4
  405230:	f001 fe80 	bl	406f34 <__multiply>
  405234:	4649      	mov	r1, r9
  405236:	4680      	mov	r8, r0
  405238:	4620      	mov	r0, r4
  40523a:	f001 fdd7 	bl	406dec <_Bfree>
  40523e:	46c1      	mov	r9, r8
  405240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405242:	1bda      	subs	r2, r3, r7
  405244:	f040 82a1 	bne.w	40578a <_dtoa_r+0x9d2>
  405248:	2101      	movs	r1, #1
  40524a:	4620      	mov	r0, r4
  40524c:	f001 fe68 	bl	406f20 <__i2b>
  405250:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405252:	2b00      	cmp	r3, #0
  405254:	4680      	mov	r8, r0
  405256:	dd1c      	ble.n	405292 <_dtoa_r+0x4da>
  405258:	4601      	mov	r1, r0
  40525a:	461a      	mov	r2, r3
  40525c:	4620      	mov	r0, r4
  40525e:	f001 fefb 	bl	407058 <__pow5mult>
  405262:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405264:	2b01      	cmp	r3, #1
  405266:	4680      	mov	r8, r0
  405268:	f340 8254 	ble.w	405714 <_dtoa_r+0x95c>
  40526c:	2300      	movs	r3, #0
  40526e:	930c      	str	r3, [sp, #48]	; 0x30
  405270:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405274:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405278:	6918      	ldr	r0, [r3, #16]
  40527a:	f001 fe01 	bl	406e80 <__hi0bits>
  40527e:	f1c0 0020 	rsb	r0, r0, #32
  405282:	e010      	b.n	4052a6 <_dtoa_r+0x4ee>
  405284:	f1c3 0520 	rsb	r5, r3, #32
  405288:	fa0a f005 	lsl.w	r0, sl, r5
  40528c:	e674      	b.n	404f78 <_dtoa_r+0x1c0>
  40528e:	900e      	str	r0, [sp, #56]	; 0x38
  405290:	e63c      	b.n	404f0c <_dtoa_r+0x154>
  405292:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405294:	2b01      	cmp	r3, #1
  405296:	f340 8287 	ble.w	4057a8 <_dtoa_r+0x9f0>
  40529a:	2300      	movs	r3, #0
  40529c:	930c      	str	r3, [sp, #48]	; 0x30
  40529e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4052a0:	2001      	movs	r0, #1
  4052a2:	2b00      	cmp	r3, #0
  4052a4:	d1e4      	bne.n	405270 <_dtoa_r+0x4b8>
  4052a6:	9a06      	ldr	r2, [sp, #24]
  4052a8:	4410      	add	r0, r2
  4052aa:	f010 001f 	ands.w	r0, r0, #31
  4052ae:	f000 80a1 	beq.w	4053f4 <_dtoa_r+0x63c>
  4052b2:	f1c0 0320 	rsb	r3, r0, #32
  4052b6:	2b04      	cmp	r3, #4
  4052b8:	f340 849e 	ble.w	405bf8 <_dtoa_r+0xe40>
  4052bc:	9b08      	ldr	r3, [sp, #32]
  4052be:	f1c0 001c 	rsb	r0, r0, #28
  4052c2:	4403      	add	r3, r0
  4052c4:	9308      	str	r3, [sp, #32]
  4052c6:	4613      	mov	r3, r2
  4052c8:	4403      	add	r3, r0
  4052ca:	4405      	add	r5, r0
  4052cc:	9306      	str	r3, [sp, #24]
  4052ce:	9b08      	ldr	r3, [sp, #32]
  4052d0:	2b00      	cmp	r3, #0
  4052d2:	dd05      	ble.n	4052e0 <_dtoa_r+0x528>
  4052d4:	4649      	mov	r1, r9
  4052d6:	461a      	mov	r2, r3
  4052d8:	4620      	mov	r0, r4
  4052da:	f001 ff0d 	bl	4070f8 <__lshift>
  4052de:	4681      	mov	r9, r0
  4052e0:	9b06      	ldr	r3, [sp, #24]
  4052e2:	2b00      	cmp	r3, #0
  4052e4:	dd05      	ble.n	4052f2 <_dtoa_r+0x53a>
  4052e6:	4641      	mov	r1, r8
  4052e8:	461a      	mov	r2, r3
  4052ea:	4620      	mov	r0, r4
  4052ec:	f001 ff04 	bl	4070f8 <__lshift>
  4052f0:	4680      	mov	r8, r0
  4052f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052f4:	2b00      	cmp	r3, #0
  4052f6:	f040 8086 	bne.w	405406 <_dtoa_r+0x64e>
  4052fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052fc:	2b00      	cmp	r3, #0
  4052fe:	f340 8266 	ble.w	4057ce <_dtoa_r+0xa16>
  405302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405304:	2b00      	cmp	r3, #0
  405306:	f000 8098 	beq.w	40543a <_dtoa_r+0x682>
  40530a:	2d00      	cmp	r5, #0
  40530c:	dd05      	ble.n	40531a <_dtoa_r+0x562>
  40530e:	4631      	mov	r1, r6
  405310:	462a      	mov	r2, r5
  405312:	4620      	mov	r0, r4
  405314:	f001 fef0 	bl	4070f8 <__lshift>
  405318:	4606      	mov	r6, r0
  40531a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40531c:	2b00      	cmp	r3, #0
  40531e:	f040 8337 	bne.w	405990 <_dtoa_r+0xbd8>
  405322:	9606      	str	r6, [sp, #24]
  405324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405326:	9a04      	ldr	r2, [sp, #16]
  405328:	f8dd b018 	ldr.w	fp, [sp, #24]
  40532c:	3b01      	subs	r3, #1
  40532e:	18d3      	adds	r3, r2, r3
  405330:	930b      	str	r3, [sp, #44]	; 0x2c
  405332:	f00a 0301 	and.w	r3, sl, #1
  405336:	930c      	str	r3, [sp, #48]	; 0x30
  405338:	4617      	mov	r7, r2
  40533a:	46c2      	mov	sl, r8
  40533c:	4651      	mov	r1, sl
  40533e:	4648      	mov	r0, r9
  405340:	f7ff fca6 	bl	404c90 <quorem>
  405344:	4631      	mov	r1, r6
  405346:	4605      	mov	r5, r0
  405348:	4648      	mov	r0, r9
  40534a:	f001 ff27 	bl	40719c <__mcmp>
  40534e:	465a      	mov	r2, fp
  405350:	900a      	str	r0, [sp, #40]	; 0x28
  405352:	4651      	mov	r1, sl
  405354:	4620      	mov	r0, r4
  405356:	f001 ff3d 	bl	4071d4 <__mdiff>
  40535a:	68c2      	ldr	r2, [r0, #12]
  40535c:	4680      	mov	r8, r0
  40535e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405362:	2a00      	cmp	r2, #0
  405364:	f040 822b 	bne.w	4057be <_dtoa_r+0xa06>
  405368:	4601      	mov	r1, r0
  40536a:	4648      	mov	r0, r9
  40536c:	9308      	str	r3, [sp, #32]
  40536e:	f001 ff15 	bl	40719c <__mcmp>
  405372:	4641      	mov	r1, r8
  405374:	9006      	str	r0, [sp, #24]
  405376:	4620      	mov	r0, r4
  405378:	f001 fd38 	bl	406dec <_Bfree>
  40537c:	9a06      	ldr	r2, [sp, #24]
  40537e:	9b08      	ldr	r3, [sp, #32]
  405380:	b932      	cbnz	r2, 405390 <_dtoa_r+0x5d8>
  405382:	9924      	ldr	r1, [sp, #144]	; 0x90
  405384:	b921      	cbnz	r1, 405390 <_dtoa_r+0x5d8>
  405386:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405388:	2a00      	cmp	r2, #0
  40538a:	f000 83ef 	beq.w	405b6c <_dtoa_r+0xdb4>
  40538e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405390:	990a      	ldr	r1, [sp, #40]	; 0x28
  405392:	2900      	cmp	r1, #0
  405394:	f2c0 829f 	blt.w	4058d6 <_dtoa_r+0xb1e>
  405398:	d105      	bne.n	4053a6 <_dtoa_r+0x5ee>
  40539a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40539c:	b919      	cbnz	r1, 4053a6 <_dtoa_r+0x5ee>
  40539e:	990c      	ldr	r1, [sp, #48]	; 0x30
  4053a0:	2900      	cmp	r1, #0
  4053a2:	f000 8298 	beq.w	4058d6 <_dtoa_r+0xb1e>
  4053a6:	2a00      	cmp	r2, #0
  4053a8:	f300 8306 	bgt.w	4059b8 <_dtoa_r+0xc00>
  4053ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4053ae:	703b      	strb	r3, [r7, #0]
  4053b0:	f107 0801 	add.w	r8, r7, #1
  4053b4:	4297      	cmp	r7, r2
  4053b6:	4645      	mov	r5, r8
  4053b8:	f000 830c 	beq.w	4059d4 <_dtoa_r+0xc1c>
  4053bc:	4649      	mov	r1, r9
  4053be:	2300      	movs	r3, #0
  4053c0:	220a      	movs	r2, #10
  4053c2:	4620      	mov	r0, r4
  4053c4:	f001 fd1c 	bl	406e00 <__multadd>
  4053c8:	455e      	cmp	r6, fp
  4053ca:	4681      	mov	r9, r0
  4053cc:	4631      	mov	r1, r6
  4053ce:	f04f 0300 	mov.w	r3, #0
  4053d2:	f04f 020a 	mov.w	r2, #10
  4053d6:	4620      	mov	r0, r4
  4053d8:	f000 81eb 	beq.w	4057b2 <_dtoa_r+0x9fa>
  4053dc:	f001 fd10 	bl	406e00 <__multadd>
  4053e0:	4659      	mov	r1, fp
  4053e2:	4606      	mov	r6, r0
  4053e4:	2300      	movs	r3, #0
  4053e6:	220a      	movs	r2, #10
  4053e8:	4620      	mov	r0, r4
  4053ea:	f001 fd09 	bl	406e00 <__multadd>
  4053ee:	4647      	mov	r7, r8
  4053f0:	4683      	mov	fp, r0
  4053f2:	e7a3      	b.n	40533c <_dtoa_r+0x584>
  4053f4:	201c      	movs	r0, #28
  4053f6:	9b08      	ldr	r3, [sp, #32]
  4053f8:	4403      	add	r3, r0
  4053fa:	9308      	str	r3, [sp, #32]
  4053fc:	9b06      	ldr	r3, [sp, #24]
  4053fe:	4403      	add	r3, r0
  405400:	4405      	add	r5, r0
  405402:	9306      	str	r3, [sp, #24]
  405404:	e763      	b.n	4052ce <_dtoa_r+0x516>
  405406:	4641      	mov	r1, r8
  405408:	4648      	mov	r0, r9
  40540a:	f001 fec7 	bl	40719c <__mcmp>
  40540e:	2800      	cmp	r0, #0
  405410:	f6bf af73 	bge.w	4052fa <_dtoa_r+0x542>
  405414:	9f02      	ldr	r7, [sp, #8]
  405416:	4649      	mov	r1, r9
  405418:	2300      	movs	r3, #0
  40541a:	220a      	movs	r2, #10
  40541c:	4620      	mov	r0, r4
  40541e:	3f01      	subs	r7, #1
  405420:	9702      	str	r7, [sp, #8]
  405422:	f001 fced 	bl	406e00 <__multadd>
  405426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405428:	4681      	mov	r9, r0
  40542a:	2b00      	cmp	r3, #0
  40542c:	f040 83b6 	bne.w	405b9c <_dtoa_r+0xde4>
  405430:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405432:	2b00      	cmp	r3, #0
  405434:	f340 83bf 	ble.w	405bb6 <_dtoa_r+0xdfe>
  405438:	930a      	str	r3, [sp, #40]	; 0x28
  40543a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40543e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405440:	465d      	mov	r5, fp
  405442:	e002      	b.n	40544a <_dtoa_r+0x692>
  405444:	f001 fcdc 	bl	406e00 <__multadd>
  405448:	4681      	mov	r9, r0
  40544a:	4641      	mov	r1, r8
  40544c:	4648      	mov	r0, r9
  40544e:	f7ff fc1f 	bl	404c90 <quorem>
  405452:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405456:	f805 ab01 	strb.w	sl, [r5], #1
  40545a:	eba5 030b 	sub.w	r3, r5, fp
  40545e:	42bb      	cmp	r3, r7
  405460:	f04f 020a 	mov.w	r2, #10
  405464:	f04f 0300 	mov.w	r3, #0
  405468:	4649      	mov	r1, r9
  40546a:	4620      	mov	r0, r4
  40546c:	dbea      	blt.n	405444 <_dtoa_r+0x68c>
  40546e:	9b04      	ldr	r3, [sp, #16]
  405470:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405472:	2a01      	cmp	r2, #1
  405474:	bfac      	ite	ge
  405476:	189b      	addge	r3, r3, r2
  405478:	3301      	addlt	r3, #1
  40547a:	461d      	mov	r5, r3
  40547c:	f04f 0b00 	mov.w	fp, #0
  405480:	4649      	mov	r1, r9
  405482:	2201      	movs	r2, #1
  405484:	4620      	mov	r0, r4
  405486:	f001 fe37 	bl	4070f8 <__lshift>
  40548a:	4641      	mov	r1, r8
  40548c:	4681      	mov	r9, r0
  40548e:	f001 fe85 	bl	40719c <__mcmp>
  405492:	2800      	cmp	r0, #0
  405494:	f340 823d 	ble.w	405912 <_dtoa_r+0xb5a>
  405498:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40549c:	9904      	ldr	r1, [sp, #16]
  40549e:	1e6b      	subs	r3, r5, #1
  4054a0:	e004      	b.n	4054ac <_dtoa_r+0x6f4>
  4054a2:	428b      	cmp	r3, r1
  4054a4:	f000 81ae 	beq.w	405804 <_dtoa_r+0xa4c>
  4054a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4054ac:	2a39      	cmp	r2, #57	; 0x39
  4054ae:	f103 0501 	add.w	r5, r3, #1
  4054b2:	d0f6      	beq.n	4054a2 <_dtoa_r+0x6ea>
  4054b4:	3201      	adds	r2, #1
  4054b6:	701a      	strb	r2, [r3, #0]
  4054b8:	4641      	mov	r1, r8
  4054ba:	4620      	mov	r0, r4
  4054bc:	f001 fc96 	bl	406dec <_Bfree>
  4054c0:	2e00      	cmp	r6, #0
  4054c2:	f43f ae3d 	beq.w	405140 <_dtoa_r+0x388>
  4054c6:	f1bb 0f00 	cmp.w	fp, #0
  4054ca:	d005      	beq.n	4054d8 <_dtoa_r+0x720>
  4054cc:	45b3      	cmp	fp, r6
  4054ce:	d003      	beq.n	4054d8 <_dtoa_r+0x720>
  4054d0:	4659      	mov	r1, fp
  4054d2:	4620      	mov	r0, r4
  4054d4:	f001 fc8a 	bl	406dec <_Bfree>
  4054d8:	4631      	mov	r1, r6
  4054da:	4620      	mov	r0, r4
  4054dc:	f001 fc86 	bl	406dec <_Bfree>
  4054e0:	e62e      	b.n	405140 <_dtoa_r+0x388>
  4054e2:	2300      	movs	r3, #0
  4054e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4054e6:	9b02      	ldr	r3, [sp, #8]
  4054e8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054ea:	4413      	add	r3, r2
  4054ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4054ee:	3301      	adds	r3, #1
  4054f0:	2b01      	cmp	r3, #1
  4054f2:	461f      	mov	r7, r3
  4054f4:	461e      	mov	r6, r3
  4054f6:	930a      	str	r3, [sp, #40]	; 0x28
  4054f8:	bfb8      	it	lt
  4054fa:	2701      	movlt	r7, #1
  4054fc:	2100      	movs	r1, #0
  4054fe:	2f17      	cmp	r7, #23
  405500:	6461      	str	r1, [r4, #68]	; 0x44
  405502:	d90a      	bls.n	40551a <_dtoa_r+0x762>
  405504:	2201      	movs	r2, #1
  405506:	2304      	movs	r3, #4
  405508:	005b      	lsls	r3, r3, #1
  40550a:	f103 0014 	add.w	r0, r3, #20
  40550e:	4287      	cmp	r7, r0
  405510:	4611      	mov	r1, r2
  405512:	f102 0201 	add.w	r2, r2, #1
  405516:	d2f7      	bcs.n	405508 <_dtoa_r+0x750>
  405518:	6461      	str	r1, [r4, #68]	; 0x44
  40551a:	4620      	mov	r0, r4
  40551c:	f001 fc40 	bl	406da0 <_Balloc>
  405520:	2e0e      	cmp	r6, #14
  405522:	9004      	str	r0, [sp, #16]
  405524:	6420      	str	r0, [r4, #64]	; 0x40
  405526:	f63f ad41 	bhi.w	404fac <_dtoa_r+0x1f4>
  40552a:	2d00      	cmp	r5, #0
  40552c:	f43f ad3e 	beq.w	404fac <_dtoa_r+0x1f4>
  405530:	9902      	ldr	r1, [sp, #8]
  405532:	2900      	cmp	r1, #0
  405534:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405538:	f340 8202 	ble.w	405940 <_dtoa_r+0xb88>
  40553c:	4bb8      	ldr	r3, [pc, #736]	; (405820 <_dtoa_r+0xa68>)
  40553e:	f001 020f 	and.w	r2, r1, #15
  405542:	110d      	asrs	r5, r1, #4
  405544:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405548:	06e9      	lsls	r1, r5, #27
  40554a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40554e:	f140 81ae 	bpl.w	4058ae <_dtoa_r+0xaf6>
  405552:	4bb4      	ldr	r3, [pc, #720]	; (405824 <_dtoa_r+0xa6c>)
  405554:	4650      	mov	r0, sl
  405556:	4659      	mov	r1, fp
  405558:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40555c:	f002 fdfa 	bl	408154 <__aeabi_ddiv>
  405560:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405564:	f005 050f 	and.w	r5, r5, #15
  405568:	f04f 0a03 	mov.w	sl, #3
  40556c:	b18d      	cbz	r5, 405592 <_dtoa_r+0x7da>
  40556e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405824 <_dtoa_r+0xa6c>
  405572:	07ea      	lsls	r2, r5, #31
  405574:	d509      	bpl.n	40558a <_dtoa_r+0x7d2>
  405576:	4630      	mov	r0, r6
  405578:	4639      	mov	r1, r7
  40557a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40557e:	f002 fcbf 	bl	407f00 <__aeabi_dmul>
  405582:	f10a 0a01 	add.w	sl, sl, #1
  405586:	4606      	mov	r6, r0
  405588:	460f      	mov	r7, r1
  40558a:	106d      	asrs	r5, r5, #1
  40558c:	f108 0808 	add.w	r8, r8, #8
  405590:	d1ef      	bne.n	405572 <_dtoa_r+0x7ba>
  405592:	463b      	mov	r3, r7
  405594:	4632      	mov	r2, r6
  405596:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40559a:	f002 fddb 	bl	408154 <__aeabi_ddiv>
  40559e:	4607      	mov	r7, r0
  4055a0:	4688      	mov	r8, r1
  4055a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4055a4:	b143      	cbz	r3, 4055b8 <_dtoa_r+0x800>
  4055a6:	2200      	movs	r2, #0
  4055a8:	4b9f      	ldr	r3, [pc, #636]	; (405828 <_dtoa_r+0xa70>)
  4055aa:	4638      	mov	r0, r7
  4055ac:	4641      	mov	r1, r8
  4055ae:	f002 ff19 	bl	4083e4 <__aeabi_dcmplt>
  4055b2:	2800      	cmp	r0, #0
  4055b4:	f040 8286 	bne.w	405ac4 <_dtoa_r+0xd0c>
  4055b8:	4650      	mov	r0, sl
  4055ba:	f002 fc3b 	bl	407e34 <__aeabi_i2d>
  4055be:	463a      	mov	r2, r7
  4055c0:	4643      	mov	r3, r8
  4055c2:	f002 fc9d 	bl	407f00 <__aeabi_dmul>
  4055c6:	4b99      	ldr	r3, [pc, #612]	; (40582c <_dtoa_r+0xa74>)
  4055c8:	2200      	movs	r2, #0
  4055ca:	f002 fae7 	bl	407b9c <__adddf3>
  4055ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055d0:	4605      	mov	r5, r0
  4055d2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4055d6:	2b00      	cmp	r3, #0
  4055d8:	f000 813e 	beq.w	405858 <_dtoa_r+0xaa0>
  4055dc:	9b02      	ldr	r3, [sp, #8]
  4055de:	9315      	str	r3, [sp, #84]	; 0x54
  4055e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055e2:	9312      	str	r3, [sp, #72]	; 0x48
  4055e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4055e6:	2b00      	cmp	r3, #0
  4055e8:	f000 81fa 	beq.w	4059e0 <_dtoa_r+0xc28>
  4055ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4055ee:	4b8c      	ldr	r3, [pc, #560]	; (405820 <_dtoa_r+0xa68>)
  4055f0:	498f      	ldr	r1, [pc, #572]	; (405830 <_dtoa_r+0xa78>)
  4055f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4055fa:	2000      	movs	r0, #0
  4055fc:	f002 fdaa 	bl	408154 <__aeabi_ddiv>
  405600:	462a      	mov	r2, r5
  405602:	4633      	mov	r3, r6
  405604:	f002 fac8 	bl	407b98 <__aeabi_dsub>
  405608:	4682      	mov	sl, r0
  40560a:	468b      	mov	fp, r1
  40560c:	4638      	mov	r0, r7
  40560e:	4641      	mov	r1, r8
  405610:	f002 ff26 	bl	408460 <__aeabi_d2iz>
  405614:	4605      	mov	r5, r0
  405616:	f002 fc0d 	bl	407e34 <__aeabi_i2d>
  40561a:	4602      	mov	r2, r0
  40561c:	460b      	mov	r3, r1
  40561e:	4638      	mov	r0, r7
  405620:	4641      	mov	r1, r8
  405622:	f002 fab9 	bl	407b98 <__aeabi_dsub>
  405626:	3530      	adds	r5, #48	; 0x30
  405628:	fa5f f885 	uxtb.w	r8, r5
  40562c:	9d04      	ldr	r5, [sp, #16]
  40562e:	4606      	mov	r6, r0
  405630:	460f      	mov	r7, r1
  405632:	f885 8000 	strb.w	r8, [r5]
  405636:	4602      	mov	r2, r0
  405638:	460b      	mov	r3, r1
  40563a:	4650      	mov	r0, sl
  40563c:	4659      	mov	r1, fp
  40563e:	3501      	adds	r5, #1
  405640:	f002 feee 	bl	408420 <__aeabi_dcmpgt>
  405644:	2800      	cmp	r0, #0
  405646:	d154      	bne.n	4056f2 <_dtoa_r+0x93a>
  405648:	4632      	mov	r2, r6
  40564a:	463b      	mov	r3, r7
  40564c:	2000      	movs	r0, #0
  40564e:	4976      	ldr	r1, [pc, #472]	; (405828 <_dtoa_r+0xa70>)
  405650:	f002 faa2 	bl	407b98 <__aeabi_dsub>
  405654:	4602      	mov	r2, r0
  405656:	460b      	mov	r3, r1
  405658:	4650      	mov	r0, sl
  40565a:	4659      	mov	r1, fp
  40565c:	f002 fee0 	bl	408420 <__aeabi_dcmpgt>
  405660:	2800      	cmp	r0, #0
  405662:	f040 8270 	bne.w	405b46 <_dtoa_r+0xd8e>
  405666:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405668:	2a01      	cmp	r2, #1
  40566a:	f000 8111 	beq.w	405890 <_dtoa_r+0xad8>
  40566e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405670:	9a04      	ldr	r2, [sp, #16]
  405672:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405676:	4413      	add	r3, r2
  405678:	4699      	mov	r9, r3
  40567a:	e00d      	b.n	405698 <_dtoa_r+0x8e0>
  40567c:	2000      	movs	r0, #0
  40567e:	496a      	ldr	r1, [pc, #424]	; (405828 <_dtoa_r+0xa70>)
  405680:	f002 fa8a 	bl	407b98 <__aeabi_dsub>
  405684:	4652      	mov	r2, sl
  405686:	465b      	mov	r3, fp
  405688:	f002 feac 	bl	4083e4 <__aeabi_dcmplt>
  40568c:	2800      	cmp	r0, #0
  40568e:	f040 8258 	bne.w	405b42 <_dtoa_r+0xd8a>
  405692:	454d      	cmp	r5, r9
  405694:	f000 80fa 	beq.w	40588c <_dtoa_r+0xad4>
  405698:	4650      	mov	r0, sl
  40569a:	4659      	mov	r1, fp
  40569c:	2200      	movs	r2, #0
  40569e:	4b65      	ldr	r3, [pc, #404]	; (405834 <_dtoa_r+0xa7c>)
  4056a0:	f002 fc2e 	bl	407f00 <__aeabi_dmul>
  4056a4:	2200      	movs	r2, #0
  4056a6:	4b63      	ldr	r3, [pc, #396]	; (405834 <_dtoa_r+0xa7c>)
  4056a8:	4682      	mov	sl, r0
  4056aa:	468b      	mov	fp, r1
  4056ac:	4630      	mov	r0, r6
  4056ae:	4639      	mov	r1, r7
  4056b0:	f002 fc26 	bl	407f00 <__aeabi_dmul>
  4056b4:	460f      	mov	r7, r1
  4056b6:	4606      	mov	r6, r0
  4056b8:	f002 fed2 	bl	408460 <__aeabi_d2iz>
  4056bc:	4680      	mov	r8, r0
  4056be:	f002 fbb9 	bl	407e34 <__aeabi_i2d>
  4056c2:	4602      	mov	r2, r0
  4056c4:	460b      	mov	r3, r1
  4056c6:	4630      	mov	r0, r6
  4056c8:	4639      	mov	r1, r7
  4056ca:	f002 fa65 	bl	407b98 <__aeabi_dsub>
  4056ce:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4056d2:	fa5f f888 	uxtb.w	r8, r8
  4056d6:	4652      	mov	r2, sl
  4056d8:	465b      	mov	r3, fp
  4056da:	f805 8b01 	strb.w	r8, [r5], #1
  4056de:	4606      	mov	r6, r0
  4056e0:	460f      	mov	r7, r1
  4056e2:	f002 fe7f 	bl	4083e4 <__aeabi_dcmplt>
  4056e6:	4632      	mov	r2, r6
  4056e8:	463b      	mov	r3, r7
  4056ea:	2800      	cmp	r0, #0
  4056ec:	d0c6      	beq.n	40567c <_dtoa_r+0x8c4>
  4056ee:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4056f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4056f4:	9302      	str	r3, [sp, #8]
  4056f6:	e523      	b.n	405140 <_dtoa_r+0x388>
  4056f8:	2300      	movs	r3, #0
  4056fa:	930b      	str	r3, [sp, #44]	; 0x2c
  4056fc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4056fe:	2b00      	cmp	r3, #0
  405700:	f340 80dc 	ble.w	4058bc <_dtoa_r+0xb04>
  405704:	461f      	mov	r7, r3
  405706:	461e      	mov	r6, r3
  405708:	930f      	str	r3, [sp, #60]	; 0x3c
  40570a:	930a      	str	r3, [sp, #40]	; 0x28
  40570c:	e6f6      	b.n	4054fc <_dtoa_r+0x744>
  40570e:	2301      	movs	r3, #1
  405710:	930b      	str	r3, [sp, #44]	; 0x2c
  405712:	e7f3      	b.n	4056fc <_dtoa_r+0x944>
  405714:	f1ba 0f00 	cmp.w	sl, #0
  405718:	f47f ada8 	bne.w	40526c <_dtoa_r+0x4b4>
  40571c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405720:	2b00      	cmp	r3, #0
  405722:	f47f adba 	bne.w	40529a <_dtoa_r+0x4e2>
  405726:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40572a:	0d3f      	lsrs	r7, r7, #20
  40572c:	053f      	lsls	r7, r7, #20
  40572e:	2f00      	cmp	r7, #0
  405730:	f000 820d 	beq.w	405b4e <_dtoa_r+0xd96>
  405734:	9b08      	ldr	r3, [sp, #32]
  405736:	3301      	adds	r3, #1
  405738:	9308      	str	r3, [sp, #32]
  40573a:	9b06      	ldr	r3, [sp, #24]
  40573c:	3301      	adds	r3, #1
  40573e:	9306      	str	r3, [sp, #24]
  405740:	2301      	movs	r3, #1
  405742:	930c      	str	r3, [sp, #48]	; 0x30
  405744:	e5ab      	b.n	40529e <_dtoa_r+0x4e6>
  405746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405748:	2b00      	cmp	r3, #0
  40574a:	f73f ac42 	bgt.w	404fd2 <_dtoa_r+0x21a>
  40574e:	f040 8221 	bne.w	405b94 <_dtoa_r+0xddc>
  405752:	2200      	movs	r2, #0
  405754:	4b38      	ldr	r3, [pc, #224]	; (405838 <_dtoa_r+0xa80>)
  405756:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40575a:	f002 fbd1 	bl	407f00 <__aeabi_dmul>
  40575e:	4652      	mov	r2, sl
  405760:	465b      	mov	r3, fp
  405762:	f002 fe53 	bl	40840c <__aeabi_dcmpge>
  405766:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40576a:	4646      	mov	r6, r8
  40576c:	2800      	cmp	r0, #0
  40576e:	d041      	beq.n	4057f4 <_dtoa_r+0xa3c>
  405770:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405772:	9d04      	ldr	r5, [sp, #16]
  405774:	43db      	mvns	r3, r3
  405776:	9302      	str	r3, [sp, #8]
  405778:	4641      	mov	r1, r8
  40577a:	4620      	mov	r0, r4
  40577c:	f001 fb36 	bl	406dec <_Bfree>
  405780:	2e00      	cmp	r6, #0
  405782:	f43f acdd 	beq.w	405140 <_dtoa_r+0x388>
  405786:	e6a7      	b.n	4054d8 <_dtoa_r+0x720>
  405788:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40578a:	4649      	mov	r1, r9
  40578c:	4620      	mov	r0, r4
  40578e:	f001 fc63 	bl	407058 <__pow5mult>
  405792:	4681      	mov	r9, r0
  405794:	e558      	b.n	405248 <_dtoa_r+0x490>
  405796:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405798:	2a00      	cmp	r2, #0
  40579a:	f000 8187 	beq.w	405aac <_dtoa_r+0xcf4>
  40579e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4057a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4057a4:	9d08      	ldr	r5, [sp, #32]
  4057a6:	e4f2      	b.n	40518e <_dtoa_r+0x3d6>
  4057a8:	f1ba 0f00 	cmp.w	sl, #0
  4057ac:	f47f ad75 	bne.w	40529a <_dtoa_r+0x4e2>
  4057b0:	e7b4      	b.n	40571c <_dtoa_r+0x964>
  4057b2:	f001 fb25 	bl	406e00 <__multadd>
  4057b6:	4647      	mov	r7, r8
  4057b8:	4606      	mov	r6, r0
  4057ba:	4683      	mov	fp, r0
  4057bc:	e5be      	b.n	40533c <_dtoa_r+0x584>
  4057be:	4601      	mov	r1, r0
  4057c0:	4620      	mov	r0, r4
  4057c2:	9306      	str	r3, [sp, #24]
  4057c4:	f001 fb12 	bl	406dec <_Bfree>
  4057c8:	2201      	movs	r2, #1
  4057ca:	9b06      	ldr	r3, [sp, #24]
  4057cc:	e5e0      	b.n	405390 <_dtoa_r+0x5d8>
  4057ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4057d0:	2b02      	cmp	r3, #2
  4057d2:	f77f ad96 	ble.w	405302 <_dtoa_r+0x54a>
  4057d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057d8:	2b00      	cmp	r3, #0
  4057da:	d1c9      	bne.n	405770 <_dtoa_r+0x9b8>
  4057dc:	4641      	mov	r1, r8
  4057de:	2205      	movs	r2, #5
  4057e0:	4620      	mov	r0, r4
  4057e2:	f001 fb0d 	bl	406e00 <__multadd>
  4057e6:	4601      	mov	r1, r0
  4057e8:	4680      	mov	r8, r0
  4057ea:	4648      	mov	r0, r9
  4057ec:	f001 fcd6 	bl	40719c <__mcmp>
  4057f0:	2800      	cmp	r0, #0
  4057f2:	ddbd      	ble.n	405770 <_dtoa_r+0x9b8>
  4057f4:	9a02      	ldr	r2, [sp, #8]
  4057f6:	9904      	ldr	r1, [sp, #16]
  4057f8:	2331      	movs	r3, #49	; 0x31
  4057fa:	3201      	adds	r2, #1
  4057fc:	9202      	str	r2, [sp, #8]
  4057fe:	700b      	strb	r3, [r1, #0]
  405800:	1c4d      	adds	r5, r1, #1
  405802:	e7b9      	b.n	405778 <_dtoa_r+0x9c0>
  405804:	9a02      	ldr	r2, [sp, #8]
  405806:	3201      	adds	r2, #1
  405808:	9202      	str	r2, [sp, #8]
  40580a:	9a04      	ldr	r2, [sp, #16]
  40580c:	2331      	movs	r3, #49	; 0x31
  40580e:	7013      	strb	r3, [r2, #0]
  405810:	e652      	b.n	4054b8 <_dtoa_r+0x700>
  405812:	2301      	movs	r3, #1
  405814:	930b      	str	r3, [sp, #44]	; 0x2c
  405816:	e666      	b.n	4054e6 <_dtoa_r+0x72e>
  405818:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40581c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40581e:	e48f      	b.n	405140 <_dtoa_r+0x388>
  405820:	00408d88 	.word	0x00408d88
  405824:	00408d60 	.word	0x00408d60
  405828:	3ff00000 	.word	0x3ff00000
  40582c:	401c0000 	.word	0x401c0000
  405830:	3fe00000 	.word	0x3fe00000
  405834:	40240000 	.word	0x40240000
  405838:	40140000 	.word	0x40140000
  40583c:	4650      	mov	r0, sl
  40583e:	f002 faf9 	bl	407e34 <__aeabi_i2d>
  405842:	463a      	mov	r2, r7
  405844:	4643      	mov	r3, r8
  405846:	f002 fb5b 	bl	407f00 <__aeabi_dmul>
  40584a:	2200      	movs	r2, #0
  40584c:	4bc1      	ldr	r3, [pc, #772]	; (405b54 <_dtoa_r+0xd9c>)
  40584e:	f002 f9a5 	bl	407b9c <__adddf3>
  405852:	4605      	mov	r5, r0
  405854:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405858:	4641      	mov	r1, r8
  40585a:	2200      	movs	r2, #0
  40585c:	4bbe      	ldr	r3, [pc, #760]	; (405b58 <_dtoa_r+0xda0>)
  40585e:	4638      	mov	r0, r7
  405860:	f002 f99a 	bl	407b98 <__aeabi_dsub>
  405864:	462a      	mov	r2, r5
  405866:	4633      	mov	r3, r6
  405868:	4682      	mov	sl, r0
  40586a:	468b      	mov	fp, r1
  40586c:	f002 fdd8 	bl	408420 <__aeabi_dcmpgt>
  405870:	4680      	mov	r8, r0
  405872:	2800      	cmp	r0, #0
  405874:	f040 8110 	bne.w	405a98 <_dtoa_r+0xce0>
  405878:	462a      	mov	r2, r5
  40587a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40587e:	4650      	mov	r0, sl
  405880:	4659      	mov	r1, fp
  405882:	f002 fdaf 	bl	4083e4 <__aeabi_dcmplt>
  405886:	b118      	cbz	r0, 405890 <_dtoa_r+0xad8>
  405888:	4646      	mov	r6, r8
  40588a:	e771      	b.n	405770 <_dtoa_r+0x9b8>
  40588c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405890:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405894:	f7ff bb8a 	b.w	404fac <_dtoa_r+0x1f4>
  405898:	9804      	ldr	r0, [sp, #16]
  40589a:	f7ff babb 	b.w	404e14 <_dtoa_r+0x5c>
  40589e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4058a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4058a2:	970c      	str	r7, [sp, #48]	; 0x30
  4058a4:	1afb      	subs	r3, r7, r3
  4058a6:	441a      	add	r2, r3
  4058a8:	920d      	str	r2, [sp, #52]	; 0x34
  4058aa:	2700      	movs	r7, #0
  4058ac:	e469      	b.n	405182 <_dtoa_r+0x3ca>
  4058ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4058b2:	f04f 0a02 	mov.w	sl, #2
  4058b6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4058ba:	e657      	b.n	40556c <_dtoa_r+0x7b4>
  4058bc:	2100      	movs	r1, #0
  4058be:	2301      	movs	r3, #1
  4058c0:	6461      	str	r1, [r4, #68]	; 0x44
  4058c2:	4620      	mov	r0, r4
  4058c4:	9325      	str	r3, [sp, #148]	; 0x94
  4058c6:	f001 fa6b 	bl	406da0 <_Balloc>
  4058ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4058cc:	9004      	str	r0, [sp, #16]
  4058ce:	6420      	str	r0, [r4, #64]	; 0x40
  4058d0:	930a      	str	r3, [sp, #40]	; 0x28
  4058d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4058d4:	e629      	b.n	40552a <_dtoa_r+0x772>
  4058d6:	2a00      	cmp	r2, #0
  4058d8:	46d0      	mov	r8, sl
  4058da:	f8cd b018 	str.w	fp, [sp, #24]
  4058de:	469a      	mov	sl, r3
  4058e0:	dd11      	ble.n	405906 <_dtoa_r+0xb4e>
  4058e2:	4649      	mov	r1, r9
  4058e4:	2201      	movs	r2, #1
  4058e6:	4620      	mov	r0, r4
  4058e8:	f001 fc06 	bl	4070f8 <__lshift>
  4058ec:	4641      	mov	r1, r8
  4058ee:	4681      	mov	r9, r0
  4058f0:	f001 fc54 	bl	40719c <__mcmp>
  4058f4:	2800      	cmp	r0, #0
  4058f6:	f340 8146 	ble.w	405b86 <_dtoa_r+0xdce>
  4058fa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4058fe:	f000 8106 	beq.w	405b0e <_dtoa_r+0xd56>
  405902:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405906:	46b3      	mov	fp, r6
  405908:	f887 a000 	strb.w	sl, [r7]
  40590c:	1c7d      	adds	r5, r7, #1
  40590e:	9e06      	ldr	r6, [sp, #24]
  405910:	e5d2      	b.n	4054b8 <_dtoa_r+0x700>
  405912:	d104      	bne.n	40591e <_dtoa_r+0xb66>
  405914:	f01a 0f01 	tst.w	sl, #1
  405918:	d001      	beq.n	40591e <_dtoa_r+0xb66>
  40591a:	e5bd      	b.n	405498 <_dtoa_r+0x6e0>
  40591c:	4615      	mov	r5, r2
  40591e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405922:	2b30      	cmp	r3, #48	; 0x30
  405924:	f105 32ff 	add.w	r2, r5, #4294967295
  405928:	d0f8      	beq.n	40591c <_dtoa_r+0xb64>
  40592a:	e5c5      	b.n	4054b8 <_dtoa_r+0x700>
  40592c:	9904      	ldr	r1, [sp, #16]
  40592e:	2230      	movs	r2, #48	; 0x30
  405930:	700a      	strb	r2, [r1, #0]
  405932:	9a02      	ldr	r2, [sp, #8]
  405934:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405938:	3201      	adds	r2, #1
  40593a:	9202      	str	r2, [sp, #8]
  40593c:	f7ff bbfc 	b.w	405138 <_dtoa_r+0x380>
  405940:	f000 80bb 	beq.w	405aba <_dtoa_r+0xd02>
  405944:	9b02      	ldr	r3, [sp, #8]
  405946:	425d      	negs	r5, r3
  405948:	4b84      	ldr	r3, [pc, #528]	; (405b5c <_dtoa_r+0xda4>)
  40594a:	f005 020f 	and.w	r2, r5, #15
  40594e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405952:	e9d3 2300 	ldrd	r2, r3, [r3]
  405956:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40595a:	f002 fad1 	bl	407f00 <__aeabi_dmul>
  40595e:	112d      	asrs	r5, r5, #4
  405960:	4607      	mov	r7, r0
  405962:	4688      	mov	r8, r1
  405964:	f000 812c 	beq.w	405bc0 <_dtoa_r+0xe08>
  405968:	4e7d      	ldr	r6, [pc, #500]	; (405b60 <_dtoa_r+0xda8>)
  40596a:	f04f 0a02 	mov.w	sl, #2
  40596e:	07eb      	lsls	r3, r5, #31
  405970:	d509      	bpl.n	405986 <_dtoa_r+0xbce>
  405972:	4638      	mov	r0, r7
  405974:	4641      	mov	r1, r8
  405976:	e9d6 2300 	ldrd	r2, r3, [r6]
  40597a:	f002 fac1 	bl	407f00 <__aeabi_dmul>
  40597e:	f10a 0a01 	add.w	sl, sl, #1
  405982:	4607      	mov	r7, r0
  405984:	4688      	mov	r8, r1
  405986:	106d      	asrs	r5, r5, #1
  405988:	f106 0608 	add.w	r6, r6, #8
  40598c:	d1ef      	bne.n	40596e <_dtoa_r+0xbb6>
  40598e:	e608      	b.n	4055a2 <_dtoa_r+0x7ea>
  405990:	6871      	ldr	r1, [r6, #4]
  405992:	4620      	mov	r0, r4
  405994:	f001 fa04 	bl	406da0 <_Balloc>
  405998:	6933      	ldr	r3, [r6, #16]
  40599a:	3302      	adds	r3, #2
  40599c:	009a      	lsls	r2, r3, #2
  40599e:	4605      	mov	r5, r0
  4059a0:	f106 010c 	add.w	r1, r6, #12
  4059a4:	300c      	adds	r0, #12
  4059a6:	f7fc fa03 	bl	401db0 <memcpy>
  4059aa:	4629      	mov	r1, r5
  4059ac:	2201      	movs	r2, #1
  4059ae:	4620      	mov	r0, r4
  4059b0:	f001 fba2 	bl	4070f8 <__lshift>
  4059b4:	9006      	str	r0, [sp, #24]
  4059b6:	e4b5      	b.n	405324 <_dtoa_r+0x56c>
  4059b8:	2b39      	cmp	r3, #57	; 0x39
  4059ba:	f8cd b018 	str.w	fp, [sp, #24]
  4059be:	46d0      	mov	r8, sl
  4059c0:	f000 80a5 	beq.w	405b0e <_dtoa_r+0xd56>
  4059c4:	f103 0a01 	add.w	sl, r3, #1
  4059c8:	46b3      	mov	fp, r6
  4059ca:	f887 a000 	strb.w	sl, [r7]
  4059ce:	1c7d      	adds	r5, r7, #1
  4059d0:	9e06      	ldr	r6, [sp, #24]
  4059d2:	e571      	b.n	4054b8 <_dtoa_r+0x700>
  4059d4:	465a      	mov	r2, fp
  4059d6:	46d0      	mov	r8, sl
  4059d8:	46b3      	mov	fp, r6
  4059da:	469a      	mov	sl, r3
  4059dc:	4616      	mov	r6, r2
  4059de:	e54f      	b.n	405480 <_dtoa_r+0x6c8>
  4059e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059e2:	495e      	ldr	r1, [pc, #376]	; (405b5c <_dtoa_r+0xda4>)
  4059e4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4059e8:	462a      	mov	r2, r5
  4059ea:	4633      	mov	r3, r6
  4059ec:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4059f0:	f002 fa86 	bl	407f00 <__aeabi_dmul>
  4059f4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4059f8:	4638      	mov	r0, r7
  4059fa:	4641      	mov	r1, r8
  4059fc:	f002 fd30 	bl	408460 <__aeabi_d2iz>
  405a00:	4605      	mov	r5, r0
  405a02:	f002 fa17 	bl	407e34 <__aeabi_i2d>
  405a06:	460b      	mov	r3, r1
  405a08:	4602      	mov	r2, r0
  405a0a:	4641      	mov	r1, r8
  405a0c:	4638      	mov	r0, r7
  405a0e:	f002 f8c3 	bl	407b98 <__aeabi_dsub>
  405a12:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a14:	460f      	mov	r7, r1
  405a16:	9904      	ldr	r1, [sp, #16]
  405a18:	3530      	adds	r5, #48	; 0x30
  405a1a:	2b01      	cmp	r3, #1
  405a1c:	700d      	strb	r5, [r1, #0]
  405a1e:	4606      	mov	r6, r0
  405a20:	f101 0501 	add.w	r5, r1, #1
  405a24:	d026      	beq.n	405a74 <_dtoa_r+0xcbc>
  405a26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a28:	9a04      	ldr	r2, [sp, #16]
  405a2a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405b68 <_dtoa_r+0xdb0>
  405a2e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405a32:	4413      	add	r3, r2
  405a34:	f04f 0a00 	mov.w	sl, #0
  405a38:	4699      	mov	r9, r3
  405a3a:	4652      	mov	r2, sl
  405a3c:	465b      	mov	r3, fp
  405a3e:	4630      	mov	r0, r6
  405a40:	4639      	mov	r1, r7
  405a42:	f002 fa5d 	bl	407f00 <__aeabi_dmul>
  405a46:	460f      	mov	r7, r1
  405a48:	4606      	mov	r6, r0
  405a4a:	f002 fd09 	bl	408460 <__aeabi_d2iz>
  405a4e:	4680      	mov	r8, r0
  405a50:	f002 f9f0 	bl	407e34 <__aeabi_i2d>
  405a54:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405a58:	4602      	mov	r2, r0
  405a5a:	460b      	mov	r3, r1
  405a5c:	4630      	mov	r0, r6
  405a5e:	4639      	mov	r1, r7
  405a60:	f002 f89a 	bl	407b98 <__aeabi_dsub>
  405a64:	f805 8b01 	strb.w	r8, [r5], #1
  405a68:	454d      	cmp	r5, r9
  405a6a:	4606      	mov	r6, r0
  405a6c:	460f      	mov	r7, r1
  405a6e:	d1e4      	bne.n	405a3a <_dtoa_r+0xc82>
  405a70:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405a74:	4b3b      	ldr	r3, [pc, #236]	; (405b64 <_dtoa_r+0xdac>)
  405a76:	2200      	movs	r2, #0
  405a78:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405a7c:	f002 f88e 	bl	407b9c <__adddf3>
  405a80:	4632      	mov	r2, r6
  405a82:	463b      	mov	r3, r7
  405a84:	f002 fcae 	bl	4083e4 <__aeabi_dcmplt>
  405a88:	2800      	cmp	r0, #0
  405a8a:	d046      	beq.n	405b1a <_dtoa_r+0xd62>
  405a8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405a8e:	9302      	str	r3, [sp, #8]
  405a90:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a94:	f7ff bb43 	b.w	40511e <_dtoa_r+0x366>
  405a98:	f04f 0800 	mov.w	r8, #0
  405a9c:	4646      	mov	r6, r8
  405a9e:	e6a9      	b.n	4057f4 <_dtoa_r+0xa3c>
  405aa0:	9b08      	ldr	r3, [sp, #32]
  405aa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405aa4:	1a9d      	subs	r5, r3, r2
  405aa6:	2300      	movs	r3, #0
  405aa8:	f7ff bb71 	b.w	40518e <_dtoa_r+0x3d6>
  405aac:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405aae:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405ab0:	9d08      	ldr	r5, [sp, #32]
  405ab2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405ab6:	f7ff bb6a 	b.w	40518e <_dtoa_r+0x3d6>
  405aba:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405abe:	f04f 0a02 	mov.w	sl, #2
  405ac2:	e56e      	b.n	4055a2 <_dtoa_r+0x7ea>
  405ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ac6:	2b00      	cmp	r3, #0
  405ac8:	f43f aeb8 	beq.w	40583c <_dtoa_r+0xa84>
  405acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405ace:	2b00      	cmp	r3, #0
  405ad0:	f77f aede 	ble.w	405890 <_dtoa_r+0xad8>
  405ad4:	2200      	movs	r2, #0
  405ad6:	4b24      	ldr	r3, [pc, #144]	; (405b68 <_dtoa_r+0xdb0>)
  405ad8:	4638      	mov	r0, r7
  405ada:	4641      	mov	r1, r8
  405adc:	f002 fa10 	bl	407f00 <__aeabi_dmul>
  405ae0:	4607      	mov	r7, r0
  405ae2:	4688      	mov	r8, r1
  405ae4:	f10a 0001 	add.w	r0, sl, #1
  405ae8:	f002 f9a4 	bl	407e34 <__aeabi_i2d>
  405aec:	463a      	mov	r2, r7
  405aee:	4643      	mov	r3, r8
  405af0:	f002 fa06 	bl	407f00 <__aeabi_dmul>
  405af4:	2200      	movs	r2, #0
  405af6:	4b17      	ldr	r3, [pc, #92]	; (405b54 <_dtoa_r+0xd9c>)
  405af8:	f002 f850 	bl	407b9c <__adddf3>
  405afc:	9a02      	ldr	r2, [sp, #8]
  405afe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405b00:	9312      	str	r3, [sp, #72]	; 0x48
  405b02:	3a01      	subs	r2, #1
  405b04:	4605      	mov	r5, r0
  405b06:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405b0a:	9215      	str	r2, [sp, #84]	; 0x54
  405b0c:	e56a      	b.n	4055e4 <_dtoa_r+0x82c>
  405b0e:	2239      	movs	r2, #57	; 0x39
  405b10:	46b3      	mov	fp, r6
  405b12:	703a      	strb	r2, [r7, #0]
  405b14:	9e06      	ldr	r6, [sp, #24]
  405b16:	1c7d      	adds	r5, r7, #1
  405b18:	e4c0      	b.n	40549c <_dtoa_r+0x6e4>
  405b1a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405b1e:	2000      	movs	r0, #0
  405b20:	4910      	ldr	r1, [pc, #64]	; (405b64 <_dtoa_r+0xdac>)
  405b22:	f002 f839 	bl	407b98 <__aeabi_dsub>
  405b26:	4632      	mov	r2, r6
  405b28:	463b      	mov	r3, r7
  405b2a:	f002 fc79 	bl	408420 <__aeabi_dcmpgt>
  405b2e:	b908      	cbnz	r0, 405b34 <_dtoa_r+0xd7c>
  405b30:	e6ae      	b.n	405890 <_dtoa_r+0xad8>
  405b32:	4615      	mov	r5, r2
  405b34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405b38:	2b30      	cmp	r3, #48	; 0x30
  405b3a:	f105 32ff 	add.w	r2, r5, #4294967295
  405b3e:	d0f8      	beq.n	405b32 <_dtoa_r+0xd7a>
  405b40:	e5d7      	b.n	4056f2 <_dtoa_r+0x93a>
  405b42:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405b46:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b48:	9302      	str	r3, [sp, #8]
  405b4a:	f7ff bae8 	b.w	40511e <_dtoa_r+0x366>
  405b4e:	970c      	str	r7, [sp, #48]	; 0x30
  405b50:	f7ff bba5 	b.w	40529e <_dtoa_r+0x4e6>
  405b54:	401c0000 	.word	0x401c0000
  405b58:	40140000 	.word	0x40140000
  405b5c:	00408d88 	.word	0x00408d88
  405b60:	00408d60 	.word	0x00408d60
  405b64:	3fe00000 	.word	0x3fe00000
  405b68:	40240000 	.word	0x40240000
  405b6c:	2b39      	cmp	r3, #57	; 0x39
  405b6e:	f8cd b018 	str.w	fp, [sp, #24]
  405b72:	46d0      	mov	r8, sl
  405b74:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405b78:	469a      	mov	sl, r3
  405b7a:	d0c8      	beq.n	405b0e <_dtoa_r+0xd56>
  405b7c:	f1bb 0f00 	cmp.w	fp, #0
  405b80:	f73f aebf 	bgt.w	405902 <_dtoa_r+0xb4a>
  405b84:	e6bf      	b.n	405906 <_dtoa_r+0xb4e>
  405b86:	f47f aebe 	bne.w	405906 <_dtoa_r+0xb4e>
  405b8a:	f01a 0f01 	tst.w	sl, #1
  405b8e:	f43f aeba 	beq.w	405906 <_dtoa_r+0xb4e>
  405b92:	e6b2      	b.n	4058fa <_dtoa_r+0xb42>
  405b94:	f04f 0800 	mov.w	r8, #0
  405b98:	4646      	mov	r6, r8
  405b9a:	e5e9      	b.n	405770 <_dtoa_r+0x9b8>
  405b9c:	4631      	mov	r1, r6
  405b9e:	2300      	movs	r3, #0
  405ba0:	220a      	movs	r2, #10
  405ba2:	4620      	mov	r0, r4
  405ba4:	f001 f92c 	bl	406e00 <__multadd>
  405ba8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405baa:	2b00      	cmp	r3, #0
  405bac:	4606      	mov	r6, r0
  405bae:	dd0a      	ble.n	405bc6 <_dtoa_r+0xe0e>
  405bb0:	930a      	str	r3, [sp, #40]	; 0x28
  405bb2:	f7ff bbaa 	b.w	40530a <_dtoa_r+0x552>
  405bb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bb8:	2b02      	cmp	r3, #2
  405bba:	dc23      	bgt.n	405c04 <_dtoa_r+0xe4c>
  405bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405bbe:	e43b      	b.n	405438 <_dtoa_r+0x680>
  405bc0:	f04f 0a02 	mov.w	sl, #2
  405bc4:	e4ed      	b.n	4055a2 <_dtoa_r+0x7ea>
  405bc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bc8:	2b02      	cmp	r3, #2
  405bca:	dc1b      	bgt.n	405c04 <_dtoa_r+0xe4c>
  405bcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405bce:	e7ef      	b.n	405bb0 <_dtoa_r+0xdf8>
  405bd0:	2500      	movs	r5, #0
  405bd2:	6465      	str	r5, [r4, #68]	; 0x44
  405bd4:	4629      	mov	r1, r5
  405bd6:	4620      	mov	r0, r4
  405bd8:	f001 f8e2 	bl	406da0 <_Balloc>
  405bdc:	f04f 33ff 	mov.w	r3, #4294967295
  405be0:	930a      	str	r3, [sp, #40]	; 0x28
  405be2:	930f      	str	r3, [sp, #60]	; 0x3c
  405be4:	2301      	movs	r3, #1
  405be6:	9004      	str	r0, [sp, #16]
  405be8:	9525      	str	r5, [sp, #148]	; 0x94
  405bea:	6420      	str	r0, [r4, #64]	; 0x40
  405bec:	930b      	str	r3, [sp, #44]	; 0x2c
  405bee:	f7ff b9dd 	b.w	404fac <_dtoa_r+0x1f4>
  405bf2:	2501      	movs	r5, #1
  405bf4:	f7ff b9a5 	b.w	404f42 <_dtoa_r+0x18a>
  405bf8:	f43f ab69 	beq.w	4052ce <_dtoa_r+0x516>
  405bfc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405c00:	f7ff bbf9 	b.w	4053f6 <_dtoa_r+0x63e>
  405c04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c06:	930a      	str	r3, [sp, #40]	; 0x28
  405c08:	e5e5      	b.n	4057d6 <_dtoa_r+0xa1e>
  405c0a:	bf00      	nop

00405c0c <__sflush_r>:
  405c0c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405c10:	b29a      	uxth	r2, r3
  405c12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c16:	460d      	mov	r5, r1
  405c18:	0711      	lsls	r1, r2, #28
  405c1a:	4680      	mov	r8, r0
  405c1c:	d43a      	bmi.n	405c94 <__sflush_r+0x88>
  405c1e:	686a      	ldr	r2, [r5, #4]
  405c20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405c24:	2a00      	cmp	r2, #0
  405c26:	81ab      	strh	r3, [r5, #12]
  405c28:	dd6f      	ble.n	405d0a <__sflush_r+0xfe>
  405c2a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405c2c:	2c00      	cmp	r4, #0
  405c2e:	d049      	beq.n	405cc4 <__sflush_r+0xb8>
  405c30:	2200      	movs	r2, #0
  405c32:	b29b      	uxth	r3, r3
  405c34:	f8d8 6000 	ldr.w	r6, [r8]
  405c38:	f8c8 2000 	str.w	r2, [r8]
  405c3c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405c40:	d067      	beq.n	405d12 <__sflush_r+0x106>
  405c42:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405c44:	075f      	lsls	r7, r3, #29
  405c46:	d505      	bpl.n	405c54 <__sflush_r+0x48>
  405c48:	6869      	ldr	r1, [r5, #4]
  405c4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405c4c:	1a52      	subs	r2, r2, r1
  405c4e:	b10b      	cbz	r3, 405c54 <__sflush_r+0x48>
  405c50:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405c52:	1ad2      	subs	r2, r2, r3
  405c54:	2300      	movs	r3, #0
  405c56:	69e9      	ldr	r1, [r5, #28]
  405c58:	4640      	mov	r0, r8
  405c5a:	47a0      	blx	r4
  405c5c:	1c44      	adds	r4, r0, #1
  405c5e:	d03c      	beq.n	405cda <__sflush_r+0xce>
  405c60:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405c64:	692a      	ldr	r2, [r5, #16]
  405c66:	602a      	str	r2, [r5, #0]
  405c68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405c6c:	2200      	movs	r2, #0
  405c6e:	81ab      	strh	r3, [r5, #12]
  405c70:	04db      	lsls	r3, r3, #19
  405c72:	606a      	str	r2, [r5, #4]
  405c74:	d447      	bmi.n	405d06 <__sflush_r+0xfa>
  405c76:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405c78:	f8c8 6000 	str.w	r6, [r8]
  405c7c:	b311      	cbz	r1, 405cc4 <__sflush_r+0xb8>
  405c7e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405c82:	4299      	cmp	r1, r3
  405c84:	d002      	beq.n	405c8c <__sflush_r+0x80>
  405c86:	4640      	mov	r0, r8
  405c88:	f000 f9de 	bl	406048 <_free_r>
  405c8c:	2000      	movs	r0, #0
  405c8e:	6328      	str	r0, [r5, #48]	; 0x30
  405c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c94:	692e      	ldr	r6, [r5, #16]
  405c96:	b1ae      	cbz	r6, 405cc4 <__sflush_r+0xb8>
  405c98:	682c      	ldr	r4, [r5, #0]
  405c9a:	602e      	str	r6, [r5, #0]
  405c9c:	0791      	lsls	r1, r2, #30
  405c9e:	bf0c      	ite	eq
  405ca0:	696b      	ldreq	r3, [r5, #20]
  405ca2:	2300      	movne	r3, #0
  405ca4:	1ba4      	subs	r4, r4, r6
  405ca6:	60ab      	str	r3, [r5, #8]
  405ca8:	e00a      	b.n	405cc0 <__sflush_r+0xb4>
  405caa:	4623      	mov	r3, r4
  405cac:	4632      	mov	r2, r6
  405cae:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405cb0:	69e9      	ldr	r1, [r5, #28]
  405cb2:	4640      	mov	r0, r8
  405cb4:	47b8      	blx	r7
  405cb6:	2800      	cmp	r0, #0
  405cb8:	eba4 0400 	sub.w	r4, r4, r0
  405cbc:	4406      	add	r6, r0
  405cbe:	dd04      	ble.n	405cca <__sflush_r+0xbe>
  405cc0:	2c00      	cmp	r4, #0
  405cc2:	dcf2      	bgt.n	405caa <__sflush_r+0x9e>
  405cc4:	2000      	movs	r0, #0
  405cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cca:	89ab      	ldrh	r3, [r5, #12]
  405ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405cd0:	81ab      	strh	r3, [r5, #12]
  405cd2:	f04f 30ff 	mov.w	r0, #4294967295
  405cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cda:	f8d8 4000 	ldr.w	r4, [r8]
  405cde:	2c1d      	cmp	r4, #29
  405ce0:	d8f3      	bhi.n	405cca <__sflush_r+0xbe>
  405ce2:	4b19      	ldr	r3, [pc, #100]	; (405d48 <__sflush_r+0x13c>)
  405ce4:	40e3      	lsrs	r3, r4
  405ce6:	43db      	mvns	r3, r3
  405ce8:	f013 0301 	ands.w	r3, r3, #1
  405cec:	d1ed      	bne.n	405cca <__sflush_r+0xbe>
  405cee:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405cf2:	606b      	str	r3, [r5, #4]
  405cf4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405cf8:	6929      	ldr	r1, [r5, #16]
  405cfa:	81ab      	strh	r3, [r5, #12]
  405cfc:	04da      	lsls	r2, r3, #19
  405cfe:	6029      	str	r1, [r5, #0]
  405d00:	d5b9      	bpl.n	405c76 <__sflush_r+0x6a>
  405d02:	2c00      	cmp	r4, #0
  405d04:	d1b7      	bne.n	405c76 <__sflush_r+0x6a>
  405d06:	6528      	str	r0, [r5, #80]	; 0x50
  405d08:	e7b5      	b.n	405c76 <__sflush_r+0x6a>
  405d0a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405d0c:	2a00      	cmp	r2, #0
  405d0e:	dc8c      	bgt.n	405c2a <__sflush_r+0x1e>
  405d10:	e7d8      	b.n	405cc4 <__sflush_r+0xb8>
  405d12:	2301      	movs	r3, #1
  405d14:	69e9      	ldr	r1, [r5, #28]
  405d16:	4640      	mov	r0, r8
  405d18:	47a0      	blx	r4
  405d1a:	1c43      	adds	r3, r0, #1
  405d1c:	4602      	mov	r2, r0
  405d1e:	d002      	beq.n	405d26 <__sflush_r+0x11a>
  405d20:	89ab      	ldrh	r3, [r5, #12]
  405d22:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405d24:	e78e      	b.n	405c44 <__sflush_r+0x38>
  405d26:	f8d8 3000 	ldr.w	r3, [r8]
  405d2a:	2b00      	cmp	r3, #0
  405d2c:	d0f8      	beq.n	405d20 <__sflush_r+0x114>
  405d2e:	2b1d      	cmp	r3, #29
  405d30:	d001      	beq.n	405d36 <__sflush_r+0x12a>
  405d32:	2b16      	cmp	r3, #22
  405d34:	d102      	bne.n	405d3c <__sflush_r+0x130>
  405d36:	f8c8 6000 	str.w	r6, [r8]
  405d3a:	e7c3      	b.n	405cc4 <__sflush_r+0xb8>
  405d3c:	89ab      	ldrh	r3, [r5, #12]
  405d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d42:	81ab      	strh	r3, [r5, #12]
  405d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d48:	20400001 	.word	0x20400001

00405d4c <_fflush_r>:
  405d4c:	b538      	push	{r3, r4, r5, lr}
  405d4e:	460d      	mov	r5, r1
  405d50:	4604      	mov	r4, r0
  405d52:	b108      	cbz	r0, 405d58 <_fflush_r+0xc>
  405d54:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d56:	b1bb      	cbz	r3, 405d88 <_fflush_r+0x3c>
  405d58:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405d5c:	b188      	cbz	r0, 405d82 <_fflush_r+0x36>
  405d5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405d60:	07db      	lsls	r3, r3, #31
  405d62:	d401      	bmi.n	405d68 <_fflush_r+0x1c>
  405d64:	0581      	lsls	r1, r0, #22
  405d66:	d517      	bpl.n	405d98 <_fflush_r+0x4c>
  405d68:	4620      	mov	r0, r4
  405d6a:	4629      	mov	r1, r5
  405d6c:	f7ff ff4e 	bl	405c0c <__sflush_r>
  405d70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405d72:	07da      	lsls	r2, r3, #31
  405d74:	4604      	mov	r4, r0
  405d76:	d402      	bmi.n	405d7e <_fflush_r+0x32>
  405d78:	89ab      	ldrh	r3, [r5, #12]
  405d7a:	059b      	lsls	r3, r3, #22
  405d7c:	d507      	bpl.n	405d8e <_fflush_r+0x42>
  405d7e:	4620      	mov	r0, r4
  405d80:	bd38      	pop	{r3, r4, r5, pc}
  405d82:	4604      	mov	r4, r0
  405d84:	4620      	mov	r0, r4
  405d86:	bd38      	pop	{r3, r4, r5, pc}
  405d88:	f000 f838 	bl	405dfc <__sinit>
  405d8c:	e7e4      	b.n	405d58 <_fflush_r+0xc>
  405d8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405d90:	f000 fc04 	bl	40659c <__retarget_lock_release_recursive>
  405d94:	4620      	mov	r0, r4
  405d96:	bd38      	pop	{r3, r4, r5, pc}
  405d98:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405d9a:	f000 fbfd 	bl	406598 <__retarget_lock_acquire_recursive>
  405d9e:	e7e3      	b.n	405d68 <_fflush_r+0x1c>

00405da0 <_cleanup_r>:
  405da0:	4901      	ldr	r1, [pc, #4]	; (405da8 <_cleanup_r+0x8>)
  405da2:	f000 bbaf 	b.w	406504 <_fwalk_reent>
  405da6:	bf00      	nop
  405da8:	00407aa9 	.word	0x00407aa9

00405dac <std.isra.0>:
  405dac:	b510      	push	{r4, lr}
  405dae:	2300      	movs	r3, #0
  405db0:	4604      	mov	r4, r0
  405db2:	8181      	strh	r1, [r0, #12]
  405db4:	81c2      	strh	r2, [r0, #14]
  405db6:	6003      	str	r3, [r0, #0]
  405db8:	6043      	str	r3, [r0, #4]
  405dba:	6083      	str	r3, [r0, #8]
  405dbc:	6643      	str	r3, [r0, #100]	; 0x64
  405dbe:	6103      	str	r3, [r0, #16]
  405dc0:	6143      	str	r3, [r0, #20]
  405dc2:	6183      	str	r3, [r0, #24]
  405dc4:	4619      	mov	r1, r3
  405dc6:	2208      	movs	r2, #8
  405dc8:	305c      	adds	r0, #92	; 0x5c
  405dca:	f7fc f88b 	bl	401ee4 <memset>
  405dce:	4807      	ldr	r0, [pc, #28]	; (405dec <std.isra.0+0x40>)
  405dd0:	4907      	ldr	r1, [pc, #28]	; (405df0 <std.isra.0+0x44>)
  405dd2:	4a08      	ldr	r2, [pc, #32]	; (405df4 <std.isra.0+0x48>)
  405dd4:	4b08      	ldr	r3, [pc, #32]	; (405df8 <std.isra.0+0x4c>)
  405dd6:	6220      	str	r0, [r4, #32]
  405dd8:	61e4      	str	r4, [r4, #28]
  405dda:	6261      	str	r1, [r4, #36]	; 0x24
  405ddc:	62a2      	str	r2, [r4, #40]	; 0x28
  405dde:	62e3      	str	r3, [r4, #44]	; 0x2c
  405de0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405de8:	f000 bbd2 	b.w	406590 <__retarget_lock_init_recursive>
  405dec:	004076e1 	.word	0x004076e1
  405df0:	00407705 	.word	0x00407705
  405df4:	00407741 	.word	0x00407741
  405df8:	00407761 	.word	0x00407761

00405dfc <__sinit>:
  405dfc:	b510      	push	{r4, lr}
  405dfe:	4604      	mov	r4, r0
  405e00:	4812      	ldr	r0, [pc, #72]	; (405e4c <__sinit+0x50>)
  405e02:	f000 fbc9 	bl	406598 <__retarget_lock_acquire_recursive>
  405e06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405e08:	b9d2      	cbnz	r2, 405e40 <__sinit+0x44>
  405e0a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405e0e:	4810      	ldr	r0, [pc, #64]	; (405e50 <__sinit+0x54>)
  405e10:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405e14:	2103      	movs	r1, #3
  405e16:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405e1a:	63e0      	str	r0, [r4, #60]	; 0x3c
  405e1c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405e20:	6860      	ldr	r0, [r4, #4]
  405e22:	2104      	movs	r1, #4
  405e24:	f7ff ffc2 	bl	405dac <std.isra.0>
  405e28:	2201      	movs	r2, #1
  405e2a:	2109      	movs	r1, #9
  405e2c:	68a0      	ldr	r0, [r4, #8]
  405e2e:	f7ff ffbd 	bl	405dac <std.isra.0>
  405e32:	2202      	movs	r2, #2
  405e34:	2112      	movs	r1, #18
  405e36:	68e0      	ldr	r0, [r4, #12]
  405e38:	f7ff ffb8 	bl	405dac <std.isra.0>
  405e3c:	2301      	movs	r3, #1
  405e3e:	63a3      	str	r3, [r4, #56]	; 0x38
  405e40:	4802      	ldr	r0, [pc, #8]	; (405e4c <__sinit+0x50>)
  405e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405e46:	f000 bba9 	b.w	40659c <__retarget_lock_release_recursive>
  405e4a:	bf00      	nop
  405e4c:	20400a78 	.word	0x20400a78
  405e50:	00405da1 	.word	0x00405da1

00405e54 <__sfp_lock_acquire>:
  405e54:	4801      	ldr	r0, [pc, #4]	; (405e5c <__sfp_lock_acquire+0x8>)
  405e56:	f000 bb9f 	b.w	406598 <__retarget_lock_acquire_recursive>
  405e5a:	bf00      	nop
  405e5c:	20400a8c 	.word	0x20400a8c

00405e60 <__sfp_lock_release>:
  405e60:	4801      	ldr	r0, [pc, #4]	; (405e68 <__sfp_lock_release+0x8>)
  405e62:	f000 bb9b 	b.w	40659c <__retarget_lock_release_recursive>
  405e66:	bf00      	nop
  405e68:	20400a8c 	.word	0x20400a8c

00405e6c <__libc_fini_array>:
  405e6c:	b538      	push	{r3, r4, r5, lr}
  405e6e:	4c0a      	ldr	r4, [pc, #40]	; (405e98 <__libc_fini_array+0x2c>)
  405e70:	4d0a      	ldr	r5, [pc, #40]	; (405e9c <__libc_fini_array+0x30>)
  405e72:	1b64      	subs	r4, r4, r5
  405e74:	10a4      	asrs	r4, r4, #2
  405e76:	d00a      	beq.n	405e8e <__libc_fini_array+0x22>
  405e78:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405e7c:	3b01      	subs	r3, #1
  405e7e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405e82:	3c01      	subs	r4, #1
  405e84:	f855 3904 	ldr.w	r3, [r5], #-4
  405e88:	4798      	blx	r3
  405e8a:	2c00      	cmp	r4, #0
  405e8c:	d1f9      	bne.n	405e82 <__libc_fini_array+0x16>
  405e8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405e92:	f003 b86f 	b.w	408f74 <_fini>
  405e96:	bf00      	nop
  405e98:	00408f84 	.word	0x00408f84
  405e9c:	00408f80 	.word	0x00408f80

00405ea0 <__fputwc>:
  405ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405ea4:	b082      	sub	sp, #8
  405ea6:	4680      	mov	r8, r0
  405ea8:	4689      	mov	r9, r1
  405eaa:	4614      	mov	r4, r2
  405eac:	f000 fb54 	bl	406558 <__locale_mb_cur_max>
  405eb0:	2801      	cmp	r0, #1
  405eb2:	d036      	beq.n	405f22 <__fputwc+0x82>
  405eb4:	464a      	mov	r2, r9
  405eb6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405eba:	a901      	add	r1, sp, #4
  405ebc:	4640      	mov	r0, r8
  405ebe:	f001 fd29 	bl	407914 <_wcrtomb_r>
  405ec2:	1c42      	adds	r2, r0, #1
  405ec4:	4606      	mov	r6, r0
  405ec6:	d025      	beq.n	405f14 <__fputwc+0x74>
  405ec8:	b3a8      	cbz	r0, 405f36 <__fputwc+0x96>
  405eca:	f89d e004 	ldrb.w	lr, [sp, #4]
  405ece:	2500      	movs	r5, #0
  405ed0:	f10d 0a04 	add.w	sl, sp, #4
  405ed4:	e009      	b.n	405eea <__fputwc+0x4a>
  405ed6:	6823      	ldr	r3, [r4, #0]
  405ed8:	1c5a      	adds	r2, r3, #1
  405eda:	6022      	str	r2, [r4, #0]
  405edc:	f883 e000 	strb.w	lr, [r3]
  405ee0:	3501      	adds	r5, #1
  405ee2:	42b5      	cmp	r5, r6
  405ee4:	d227      	bcs.n	405f36 <__fputwc+0x96>
  405ee6:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405eea:	68a3      	ldr	r3, [r4, #8]
  405eec:	3b01      	subs	r3, #1
  405eee:	2b00      	cmp	r3, #0
  405ef0:	60a3      	str	r3, [r4, #8]
  405ef2:	daf0      	bge.n	405ed6 <__fputwc+0x36>
  405ef4:	69a7      	ldr	r7, [r4, #24]
  405ef6:	42bb      	cmp	r3, r7
  405ef8:	4671      	mov	r1, lr
  405efa:	4622      	mov	r2, r4
  405efc:	4640      	mov	r0, r8
  405efe:	db02      	blt.n	405f06 <__fputwc+0x66>
  405f00:	f1be 0f0a 	cmp.w	lr, #10
  405f04:	d1e7      	bne.n	405ed6 <__fputwc+0x36>
  405f06:	f001 fcad 	bl	407864 <__swbuf_r>
  405f0a:	1c43      	adds	r3, r0, #1
  405f0c:	d1e8      	bne.n	405ee0 <__fputwc+0x40>
  405f0e:	b002      	add	sp, #8
  405f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f14:	89a3      	ldrh	r3, [r4, #12]
  405f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f1a:	81a3      	strh	r3, [r4, #12]
  405f1c:	b002      	add	sp, #8
  405f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f22:	f109 33ff 	add.w	r3, r9, #4294967295
  405f26:	2bfe      	cmp	r3, #254	; 0xfe
  405f28:	d8c4      	bhi.n	405eb4 <__fputwc+0x14>
  405f2a:	fa5f fe89 	uxtb.w	lr, r9
  405f2e:	4606      	mov	r6, r0
  405f30:	f88d e004 	strb.w	lr, [sp, #4]
  405f34:	e7cb      	b.n	405ece <__fputwc+0x2e>
  405f36:	4648      	mov	r0, r9
  405f38:	b002      	add	sp, #8
  405f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f3e:	bf00      	nop

00405f40 <_fputwc_r>:
  405f40:	b530      	push	{r4, r5, lr}
  405f42:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405f44:	f013 0f01 	tst.w	r3, #1
  405f48:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405f4c:	4614      	mov	r4, r2
  405f4e:	b083      	sub	sp, #12
  405f50:	4605      	mov	r5, r0
  405f52:	b29a      	uxth	r2, r3
  405f54:	d101      	bne.n	405f5a <_fputwc_r+0x1a>
  405f56:	0590      	lsls	r0, r2, #22
  405f58:	d51c      	bpl.n	405f94 <_fputwc_r+0x54>
  405f5a:	0490      	lsls	r0, r2, #18
  405f5c:	d406      	bmi.n	405f6c <_fputwc_r+0x2c>
  405f5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405f60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405f64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405f68:	81a3      	strh	r3, [r4, #12]
  405f6a:	6662      	str	r2, [r4, #100]	; 0x64
  405f6c:	4628      	mov	r0, r5
  405f6e:	4622      	mov	r2, r4
  405f70:	f7ff ff96 	bl	405ea0 <__fputwc>
  405f74:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405f76:	07da      	lsls	r2, r3, #31
  405f78:	4605      	mov	r5, r0
  405f7a:	d402      	bmi.n	405f82 <_fputwc_r+0x42>
  405f7c:	89a3      	ldrh	r3, [r4, #12]
  405f7e:	059b      	lsls	r3, r3, #22
  405f80:	d502      	bpl.n	405f88 <_fputwc_r+0x48>
  405f82:	4628      	mov	r0, r5
  405f84:	b003      	add	sp, #12
  405f86:	bd30      	pop	{r4, r5, pc}
  405f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405f8a:	f000 fb07 	bl	40659c <__retarget_lock_release_recursive>
  405f8e:	4628      	mov	r0, r5
  405f90:	b003      	add	sp, #12
  405f92:	bd30      	pop	{r4, r5, pc}
  405f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405f96:	9101      	str	r1, [sp, #4]
  405f98:	f000 fafe 	bl	406598 <__retarget_lock_acquire_recursive>
  405f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405fa0:	9901      	ldr	r1, [sp, #4]
  405fa2:	b29a      	uxth	r2, r3
  405fa4:	e7d9      	b.n	405f5a <_fputwc_r+0x1a>
  405fa6:	bf00      	nop

00405fa8 <_malloc_trim_r>:
  405fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405faa:	4f24      	ldr	r7, [pc, #144]	; (40603c <_malloc_trim_r+0x94>)
  405fac:	460c      	mov	r4, r1
  405fae:	4606      	mov	r6, r0
  405fb0:	f000 feea 	bl	406d88 <__malloc_lock>
  405fb4:	68bb      	ldr	r3, [r7, #8]
  405fb6:	685d      	ldr	r5, [r3, #4]
  405fb8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405fbc:	310f      	adds	r1, #15
  405fbe:	f025 0503 	bic.w	r5, r5, #3
  405fc2:	4429      	add	r1, r5
  405fc4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405fc8:	f021 010f 	bic.w	r1, r1, #15
  405fcc:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405fd0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405fd4:	db07      	blt.n	405fe6 <_malloc_trim_r+0x3e>
  405fd6:	2100      	movs	r1, #0
  405fd8:	4630      	mov	r0, r6
  405fda:	f7fa ff3f 	bl	400e5c <_sbrk_r>
  405fde:	68bb      	ldr	r3, [r7, #8]
  405fe0:	442b      	add	r3, r5
  405fe2:	4298      	cmp	r0, r3
  405fe4:	d004      	beq.n	405ff0 <_malloc_trim_r+0x48>
  405fe6:	4630      	mov	r0, r6
  405fe8:	f000 fed4 	bl	406d94 <__malloc_unlock>
  405fec:	2000      	movs	r0, #0
  405fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405ff0:	4261      	negs	r1, r4
  405ff2:	4630      	mov	r0, r6
  405ff4:	f7fa ff32 	bl	400e5c <_sbrk_r>
  405ff8:	3001      	adds	r0, #1
  405ffa:	d00d      	beq.n	406018 <_malloc_trim_r+0x70>
  405ffc:	4b10      	ldr	r3, [pc, #64]	; (406040 <_malloc_trim_r+0x98>)
  405ffe:	68ba      	ldr	r2, [r7, #8]
  406000:	6819      	ldr	r1, [r3, #0]
  406002:	1b2d      	subs	r5, r5, r4
  406004:	f045 0501 	orr.w	r5, r5, #1
  406008:	4630      	mov	r0, r6
  40600a:	1b09      	subs	r1, r1, r4
  40600c:	6055      	str	r5, [r2, #4]
  40600e:	6019      	str	r1, [r3, #0]
  406010:	f000 fec0 	bl	406d94 <__malloc_unlock>
  406014:	2001      	movs	r0, #1
  406016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406018:	2100      	movs	r1, #0
  40601a:	4630      	mov	r0, r6
  40601c:	f7fa ff1e 	bl	400e5c <_sbrk_r>
  406020:	68ba      	ldr	r2, [r7, #8]
  406022:	1a83      	subs	r3, r0, r2
  406024:	2b0f      	cmp	r3, #15
  406026:	ddde      	ble.n	405fe6 <_malloc_trim_r+0x3e>
  406028:	4c06      	ldr	r4, [pc, #24]	; (406044 <_malloc_trim_r+0x9c>)
  40602a:	4905      	ldr	r1, [pc, #20]	; (406040 <_malloc_trim_r+0x98>)
  40602c:	6824      	ldr	r4, [r4, #0]
  40602e:	f043 0301 	orr.w	r3, r3, #1
  406032:	1b00      	subs	r0, r0, r4
  406034:	6053      	str	r3, [r2, #4]
  406036:	6008      	str	r0, [r1, #0]
  406038:	e7d5      	b.n	405fe6 <_malloc_trim_r+0x3e>
  40603a:	bf00      	nop
  40603c:	204005a8 	.word	0x204005a8
  406040:	20400a34 	.word	0x20400a34
  406044:	204009b0 	.word	0x204009b0

00406048 <_free_r>:
  406048:	2900      	cmp	r1, #0
  40604a:	d044      	beq.n	4060d6 <_free_r+0x8e>
  40604c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406050:	460d      	mov	r5, r1
  406052:	4680      	mov	r8, r0
  406054:	f000 fe98 	bl	406d88 <__malloc_lock>
  406058:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40605c:	4969      	ldr	r1, [pc, #420]	; (406204 <_free_r+0x1bc>)
  40605e:	f027 0301 	bic.w	r3, r7, #1
  406062:	f1a5 0408 	sub.w	r4, r5, #8
  406066:	18e2      	adds	r2, r4, r3
  406068:	688e      	ldr	r6, [r1, #8]
  40606a:	6850      	ldr	r0, [r2, #4]
  40606c:	42b2      	cmp	r2, r6
  40606e:	f020 0003 	bic.w	r0, r0, #3
  406072:	d05e      	beq.n	406132 <_free_r+0xea>
  406074:	07fe      	lsls	r6, r7, #31
  406076:	6050      	str	r0, [r2, #4]
  406078:	d40b      	bmi.n	406092 <_free_r+0x4a>
  40607a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40607e:	1be4      	subs	r4, r4, r7
  406080:	f101 0e08 	add.w	lr, r1, #8
  406084:	68a5      	ldr	r5, [r4, #8]
  406086:	4575      	cmp	r5, lr
  406088:	443b      	add	r3, r7
  40608a:	d06d      	beq.n	406168 <_free_r+0x120>
  40608c:	68e7      	ldr	r7, [r4, #12]
  40608e:	60ef      	str	r7, [r5, #12]
  406090:	60bd      	str	r5, [r7, #8]
  406092:	1815      	adds	r5, r2, r0
  406094:	686d      	ldr	r5, [r5, #4]
  406096:	07ed      	lsls	r5, r5, #31
  406098:	d53e      	bpl.n	406118 <_free_r+0xd0>
  40609a:	f043 0201 	orr.w	r2, r3, #1
  40609e:	6062      	str	r2, [r4, #4]
  4060a0:	50e3      	str	r3, [r4, r3]
  4060a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4060a6:	d217      	bcs.n	4060d8 <_free_r+0x90>
  4060a8:	08db      	lsrs	r3, r3, #3
  4060aa:	1c58      	adds	r0, r3, #1
  4060ac:	109a      	asrs	r2, r3, #2
  4060ae:	684d      	ldr	r5, [r1, #4]
  4060b0:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4060b4:	60a7      	str	r7, [r4, #8]
  4060b6:	2301      	movs	r3, #1
  4060b8:	4093      	lsls	r3, r2
  4060ba:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4060be:	432b      	orrs	r3, r5
  4060c0:	3a08      	subs	r2, #8
  4060c2:	60e2      	str	r2, [r4, #12]
  4060c4:	604b      	str	r3, [r1, #4]
  4060c6:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4060ca:	60fc      	str	r4, [r7, #12]
  4060cc:	4640      	mov	r0, r8
  4060ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4060d2:	f000 be5f 	b.w	406d94 <__malloc_unlock>
  4060d6:	4770      	bx	lr
  4060d8:	0a5a      	lsrs	r2, r3, #9
  4060da:	2a04      	cmp	r2, #4
  4060dc:	d852      	bhi.n	406184 <_free_r+0x13c>
  4060de:	099a      	lsrs	r2, r3, #6
  4060e0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4060e4:	00ff      	lsls	r7, r7, #3
  4060e6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4060ea:	19c8      	adds	r0, r1, r7
  4060ec:	59ca      	ldr	r2, [r1, r7]
  4060ee:	3808      	subs	r0, #8
  4060f0:	4290      	cmp	r0, r2
  4060f2:	d04f      	beq.n	406194 <_free_r+0x14c>
  4060f4:	6851      	ldr	r1, [r2, #4]
  4060f6:	f021 0103 	bic.w	r1, r1, #3
  4060fa:	428b      	cmp	r3, r1
  4060fc:	d232      	bcs.n	406164 <_free_r+0x11c>
  4060fe:	6892      	ldr	r2, [r2, #8]
  406100:	4290      	cmp	r0, r2
  406102:	d1f7      	bne.n	4060f4 <_free_r+0xac>
  406104:	68c3      	ldr	r3, [r0, #12]
  406106:	60a0      	str	r0, [r4, #8]
  406108:	60e3      	str	r3, [r4, #12]
  40610a:	609c      	str	r4, [r3, #8]
  40610c:	60c4      	str	r4, [r0, #12]
  40610e:	4640      	mov	r0, r8
  406110:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406114:	f000 be3e 	b.w	406d94 <__malloc_unlock>
  406118:	6895      	ldr	r5, [r2, #8]
  40611a:	4f3b      	ldr	r7, [pc, #236]	; (406208 <_free_r+0x1c0>)
  40611c:	42bd      	cmp	r5, r7
  40611e:	4403      	add	r3, r0
  406120:	d040      	beq.n	4061a4 <_free_r+0x15c>
  406122:	68d0      	ldr	r0, [r2, #12]
  406124:	60e8      	str	r0, [r5, #12]
  406126:	f043 0201 	orr.w	r2, r3, #1
  40612a:	6085      	str	r5, [r0, #8]
  40612c:	6062      	str	r2, [r4, #4]
  40612e:	50e3      	str	r3, [r4, r3]
  406130:	e7b7      	b.n	4060a2 <_free_r+0x5a>
  406132:	07ff      	lsls	r7, r7, #31
  406134:	4403      	add	r3, r0
  406136:	d407      	bmi.n	406148 <_free_r+0x100>
  406138:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40613c:	1aa4      	subs	r4, r4, r2
  40613e:	4413      	add	r3, r2
  406140:	68a0      	ldr	r0, [r4, #8]
  406142:	68e2      	ldr	r2, [r4, #12]
  406144:	60c2      	str	r2, [r0, #12]
  406146:	6090      	str	r0, [r2, #8]
  406148:	4a30      	ldr	r2, [pc, #192]	; (40620c <_free_r+0x1c4>)
  40614a:	6812      	ldr	r2, [r2, #0]
  40614c:	f043 0001 	orr.w	r0, r3, #1
  406150:	4293      	cmp	r3, r2
  406152:	6060      	str	r0, [r4, #4]
  406154:	608c      	str	r4, [r1, #8]
  406156:	d3b9      	bcc.n	4060cc <_free_r+0x84>
  406158:	4b2d      	ldr	r3, [pc, #180]	; (406210 <_free_r+0x1c8>)
  40615a:	4640      	mov	r0, r8
  40615c:	6819      	ldr	r1, [r3, #0]
  40615e:	f7ff ff23 	bl	405fa8 <_malloc_trim_r>
  406162:	e7b3      	b.n	4060cc <_free_r+0x84>
  406164:	4610      	mov	r0, r2
  406166:	e7cd      	b.n	406104 <_free_r+0xbc>
  406168:	1811      	adds	r1, r2, r0
  40616a:	6849      	ldr	r1, [r1, #4]
  40616c:	07c9      	lsls	r1, r1, #31
  40616e:	d444      	bmi.n	4061fa <_free_r+0x1b2>
  406170:	6891      	ldr	r1, [r2, #8]
  406172:	68d2      	ldr	r2, [r2, #12]
  406174:	60ca      	str	r2, [r1, #12]
  406176:	4403      	add	r3, r0
  406178:	f043 0001 	orr.w	r0, r3, #1
  40617c:	6091      	str	r1, [r2, #8]
  40617e:	6060      	str	r0, [r4, #4]
  406180:	50e3      	str	r3, [r4, r3]
  406182:	e7a3      	b.n	4060cc <_free_r+0x84>
  406184:	2a14      	cmp	r2, #20
  406186:	d816      	bhi.n	4061b6 <_free_r+0x16e>
  406188:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40618c:	00ff      	lsls	r7, r7, #3
  40618e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406192:	e7aa      	b.n	4060ea <_free_r+0xa2>
  406194:	10aa      	asrs	r2, r5, #2
  406196:	2301      	movs	r3, #1
  406198:	684d      	ldr	r5, [r1, #4]
  40619a:	4093      	lsls	r3, r2
  40619c:	432b      	orrs	r3, r5
  40619e:	604b      	str	r3, [r1, #4]
  4061a0:	4603      	mov	r3, r0
  4061a2:	e7b0      	b.n	406106 <_free_r+0xbe>
  4061a4:	f043 0201 	orr.w	r2, r3, #1
  4061a8:	614c      	str	r4, [r1, #20]
  4061aa:	610c      	str	r4, [r1, #16]
  4061ac:	60e5      	str	r5, [r4, #12]
  4061ae:	60a5      	str	r5, [r4, #8]
  4061b0:	6062      	str	r2, [r4, #4]
  4061b2:	50e3      	str	r3, [r4, r3]
  4061b4:	e78a      	b.n	4060cc <_free_r+0x84>
  4061b6:	2a54      	cmp	r2, #84	; 0x54
  4061b8:	d806      	bhi.n	4061c8 <_free_r+0x180>
  4061ba:	0b1a      	lsrs	r2, r3, #12
  4061bc:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4061c0:	00ff      	lsls	r7, r7, #3
  4061c2:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4061c6:	e790      	b.n	4060ea <_free_r+0xa2>
  4061c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4061cc:	d806      	bhi.n	4061dc <_free_r+0x194>
  4061ce:	0bda      	lsrs	r2, r3, #15
  4061d0:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4061d4:	00ff      	lsls	r7, r7, #3
  4061d6:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4061da:	e786      	b.n	4060ea <_free_r+0xa2>
  4061dc:	f240 5054 	movw	r0, #1364	; 0x554
  4061e0:	4282      	cmp	r2, r0
  4061e2:	d806      	bhi.n	4061f2 <_free_r+0x1aa>
  4061e4:	0c9a      	lsrs	r2, r3, #18
  4061e6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4061ea:	00ff      	lsls	r7, r7, #3
  4061ec:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4061f0:	e77b      	b.n	4060ea <_free_r+0xa2>
  4061f2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4061f6:	257e      	movs	r5, #126	; 0x7e
  4061f8:	e777      	b.n	4060ea <_free_r+0xa2>
  4061fa:	f043 0101 	orr.w	r1, r3, #1
  4061fe:	6061      	str	r1, [r4, #4]
  406200:	6013      	str	r3, [r2, #0]
  406202:	e763      	b.n	4060cc <_free_r+0x84>
  406204:	204005a8 	.word	0x204005a8
  406208:	204005b0 	.word	0x204005b0
  40620c:	204009b4 	.word	0x204009b4
  406210:	20400a64 	.word	0x20400a64

00406214 <__sfvwrite_r>:
  406214:	6893      	ldr	r3, [r2, #8]
  406216:	2b00      	cmp	r3, #0
  406218:	d073      	beq.n	406302 <__sfvwrite_r+0xee>
  40621a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40621e:	898b      	ldrh	r3, [r1, #12]
  406220:	b083      	sub	sp, #12
  406222:	460c      	mov	r4, r1
  406224:	0719      	lsls	r1, r3, #28
  406226:	9000      	str	r0, [sp, #0]
  406228:	4616      	mov	r6, r2
  40622a:	d526      	bpl.n	40627a <__sfvwrite_r+0x66>
  40622c:	6922      	ldr	r2, [r4, #16]
  40622e:	b322      	cbz	r2, 40627a <__sfvwrite_r+0x66>
  406230:	f013 0002 	ands.w	r0, r3, #2
  406234:	6835      	ldr	r5, [r6, #0]
  406236:	d02c      	beq.n	406292 <__sfvwrite_r+0x7e>
  406238:	f04f 0900 	mov.w	r9, #0
  40623c:	4fb0      	ldr	r7, [pc, #704]	; (406500 <__sfvwrite_r+0x2ec>)
  40623e:	46c8      	mov	r8, r9
  406240:	46b2      	mov	sl, r6
  406242:	45b8      	cmp	r8, r7
  406244:	4643      	mov	r3, r8
  406246:	464a      	mov	r2, r9
  406248:	bf28      	it	cs
  40624a:	463b      	movcs	r3, r7
  40624c:	9800      	ldr	r0, [sp, #0]
  40624e:	f1b8 0f00 	cmp.w	r8, #0
  406252:	d050      	beq.n	4062f6 <__sfvwrite_r+0xe2>
  406254:	69e1      	ldr	r1, [r4, #28]
  406256:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406258:	47b0      	blx	r6
  40625a:	2800      	cmp	r0, #0
  40625c:	dd58      	ble.n	406310 <__sfvwrite_r+0xfc>
  40625e:	f8da 3008 	ldr.w	r3, [sl, #8]
  406262:	1a1b      	subs	r3, r3, r0
  406264:	4481      	add	r9, r0
  406266:	eba8 0800 	sub.w	r8, r8, r0
  40626a:	f8ca 3008 	str.w	r3, [sl, #8]
  40626e:	2b00      	cmp	r3, #0
  406270:	d1e7      	bne.n	406242 <__sfvwrite_r+0x2e>
  406272:	2000      	movs	r0, #0
  406274:	b003      	add	sp, #12
  406276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40627a:	4621      	mov	r1, r4
  40627c:	9800      	ldr	r0, [sp, #0]
  40627e:	f7fe fc93 	bl	404ba8 <__swsetup_r>
  406282:	2800      	cmp	r0, #0
  406284:	f040 8133 	bne.w	4064ee <__sfvwrite_r+0x2da>
  406288:	89a3      	ldrh	r3, [r4, #12]
  40628a:	6835      	ldr	r5, [r6, #0]
  40628c:	f013 0002 	ands.w	r0, r3, #2
  406290:	d1d2      	bne.n	406238 <__sfvwrite_r+0x24>
  406292:	f013 0901 	ands.w	r9, r3, #1
  406296:	d145      	bne.n	406324 <__sfvwrite_r+0x110>
  406298:	464f      	mov	r7, r9
  40629a:	9601      	str	r6, [sp, #4]
  40629c:	b337      	cbz	r7, 4062ec <__sfvwrite_r+0xd8>
  40629e:	059a      	lsls	r2, r3, #22
  4062a0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4062a4:	f140 8083 	bpl.w	4063ae <__sfvwrite_r+0x19a>
  4062a8:	4547      	cmp	r7, r8
  4062aa:	46c3      	mov	fp, r8
  4062ac:	f0c0 80ab 	bcc.w	406406 <__sfvwrite_r+0x1f2>
  4062b0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4062b4:	f040 80ac 	bne.w	406410 <__sfvwrite_r+0x1fc>
  4062b8:	6820      	ldr	r0, [r4, #0]
  4062ba:	46ba      	mov	sl, r7
  4062bc:	465a      	mov	r2, fp
  4062be:	4649      	mov	r1, r9
  4062c0:	f000 fcfe 	bl	406cc0 <memmove>
  4062c4:	68a2      	ldr	r2, [r4, #8]
  4062c6:	6823      	ldr	r3, [r4, #0]
  4062c8:	eba2 0208 	sub.w	r2, r2, r8
  4062cc:	445b      	add	r3, fp
  4062ce:	60a2      	str	r2, [r4, #8]
  4062d0:	6023      	str	r3, [r4, #0]
  4062d2:	9a01      	ldr	r2, [sp, #4]
  4062d4:	6893      	ldr	r3, [r2, #8]
  4062d6:	eba3 030a 	sub.w	r3, r3, sl
  4062da:	44d1      	add	r9, sl
  4062dc:	eba7 070a 	sub.w	r7, r7, sl
  4062e0:	6093      	str	r3, [r2, #8]
  4062e2:	2b00      	cmp	r3, #0
  4062e4:	d0c5      	beq.n	406272 <__sfvwrite_r+0x5e>
  4062e6:	89a3      	ldrh	r3, [r4, #12]
  4062e8:	2f00      	cmp	r7, #0
  4062ea:	d1d8      	bne.n	40629e <__sfvwrite_r+0x8a>
  4062ec:	f8d5 9000 	ldr.w	r9, [r5]
  4062f0:	686f      	ldr	r7, [r5, #4]
  4062f2:	3508      	adds	r5, #8
  4062f4:	e7d2      	b.n	40629c <__sfvwrite_r+0x88>
  4062f6:	f8d5 9000 	ldr.w	r9, [r5]
  4062fa:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4062fe:	3508      	adds	r5, #8
  406300:	e79f      	b.n	406242 <__sfvwrite_r+0x2e>
  406302:	2000      	movs	r0, #0
  406304:	4770      	bx	lr
  406306:	4621      	mov	r1, r4
  406308:	9800      	ldr	r0, [sp, #0]
  40630a:	f7ff fd1f 	bl	405d4c <_fflush_r>
  40630e:	b370      	cbz	r0, 40636e <__sfvwrite_r+0x15a>
  406310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406318:	f04f 30ff 	mov.w	r0, #4294967295
  40631c:	81a3      	strh	r3, [r4, #12]
  40631e:	b003      	add	sp, #12
  406320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406324:	4681      	mov	r9, r0
  406326:	4633      	mov	r3, r6
  406328:	464e      	mov	r6, r9
  40632a:	46a8      	mov	r8, r5
  40632c:	469a      	mov	sl, r3
  40632e:	464d      	mov	r5, r9
  406330:	b34e      	cbz	r6, 406386 <__sfvwrite_r+0x172>
  406332:	b380      	cbz	r0, 406396 <__sfvwrite_r+0x182>
  406334:	6820      	ldr	r0, [r4, #0]
  406336:	6923      	ldr	r3, [r4, #16]
  406338:	6962      	ldr	r2, [r4, #20]
  40633a:	45b1      	cmp	r9, r6
  40633c:	46cb      	mov	fp, r9
  40633e:	bf28      	it	cs
  406340:	46b3      	movcs	fp, r6
  406342:	4298      	cmp	r0, r3
  406344:	465f      	mov	r7, fp
  406346:	d904      	bls.n	406352 <__sfvwrite_r+0x13e>
  406348:	68a3      	ldr	r3, [r4, #8]
  40634a:	4413      	add	r3, r2
  40634c:	459b      	cmp	fp, r3
  40634e:	f300 80a6 	bgt.w	40649e <__sfvwrite_r+0x28a>
  406352:	4593      	cmp	fp, r2
  406354:	db4b      	blt.n	4063ee <__sfvwrite_r+0x1da>
  406356:	4613      	mov	r3, r2
  406358:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40635a:	69e1      	ldr	r1, [r4, #28]
  40635c:	9800      	ldr	r0, [sp, #0]
  40635e:	462a      	mov	r2, r5
  406360:	47b8      	blx	r7
  406362:	1e07      	subs	r7, r0, #0
  406364:	ddd4      	ble.n	406310 <__sfvwrite_r+0xfc>
  406366:	ebb9 0907 	subs.w	r9, r9, r7
  40636a:	d0cc      	beq.n	406306 <__sfvwrite_r+0xf2>
  40636c:	2001      	movs	r0, #1
  40636e:	f8da 3008 	ldr.w	r3, [sl, #8]
  406372:	1bdb      	subs	r3, r3, r7
  406374:	443d      	add	r5, r7
  406376:	1bf6      	subs	r6, r6, r7
  406378:	f8ca 3008 	str.w	r3, [sl, #8]
  40637c:	2b00      	cmp	r3, #0
  40637e:	f43f af78 	beq.w	406272 <__sfvwrite_r+0x5e>
  406382:	2e00      	cmp	r6, #0
  406384:	d1d5      	bne.n	406332 <__sfvwrite_r+0x11e>
  406386:	f108 0308 	add.w	r3, r8, #8
  40638a:	e913 0060 	ldmdb	r3, {r5, r6}
  40638e:	4698      	mov	r8, r3
  406390:	3308      	adds	r3, #8
  406392:	2e00      	cmp	r6, #0
  406394:	d0f9      	beq.n	40638a <__sfvwrite_r+0x176>
  406396:	4632      	mov	r2, r6
  406398:	210a      	movs	r1, #10
  40639a:	4628      	mov	r0, r5
  40639c:	f000 fc40 	bl	406c20 <memchr>
  4063a0:	2800      	cmp	r0, #0
  4063a2:	f000 80a1 	beq.w	4064e8 <__sfvwrite_r+0x2d4>
  4063a6:	3001      	adds	r0, #1
  4063a8:	eba0 0905 	sub.w	r9, r0, r5
  4063ac:	e7c2      	b.n	406334 <__sfvwrite_r+0x120>
  4063ae:	6820      	ldr	r0, [r4, #0]
  4063b0:	6923      	ldr	r3, [r4, #16]
  4063b2:	4298      	cmp	r0, r3
  4063b4:	d802      	bhi.n	4063bc <__sfvwrite_r+0x1a8>
  4063b6:	6963      	ldr	r3, [r4, #20]
  4063b8:	429f      	cmp	r7, r3
  4063ba:	d25d      	bcs.n	406478 <__sfvwrite_r+0x264>
  4063bc:	45b8      	cmp	r8, r7
  4063be:	bf28      	it	cs
  4063c0:	46b8      	movcs	r8, r7
  4063c2:	4642      	mov	r2, r8
  4063c4:	4649      	mov	r1, r9
  4063c6:	f000 fc7b 	bl	406cc0 <memmove>
  4063ca:	68a3      	ldr	r3, [r4, #8]
  4063cc:	6822      	ldr	r2, [r4, #0]
  4063ce:	eba3 0308 	sub.w	r3, r3, r8
  4063d2:	4442      	add	r2, r8
  4063d4:	60a3      	str	r3, [r4, #8]
  4063d6:	6022      	str	r2, [r4, #0]
  4063d8:	b10b      	cbz	r3, 4063de <__sfvwrite_r+0x1ca>
  4063da:	46c2      	mov	sl, r8
  4063dc:	e779      	b.n	4062d2 <__sfvwrite_r+0xbe>
  4063de:	4621      	mov	r1, r4
  4063e0:	9800      	ldr	r0, [sp, #0]
  4063e2:	f7ff fcb3 	bl	405d4c <_fflush_r>
  4063e6:	2800      	cmp	r0, #0
  4063e8:	d192      	bne.n	406310 <__sfvwrite_r+0xfc>
  4063ea:	46c2      	mov	sl, r8
  4063ec:	e771      	b.n	4062d2 <__sfvwrite_r+0xbe>
  4063ee:	465a      	mov	r2, fp
  4063f0:	4629      	mov	r1, r5
  4063f2:	f000 fc65 	bl	406cc0 <memmove>
  4063f6:	68a2      	ldr	r2, [r4, #8]
  4063f8:	6823      	ldr	r3, [r4, #0]
  4063fa:	eba2 020b 	sub.w	r2, r2, fp
  4063fe:	445b      	add	r3, fp
  406400:	60a2      	str	r2, [r4, #8]
  406402:	6023      	str	r3, [r4, #0]
  406404:	e7af      	b.n	406366 <__sfvwrite_r+0x152>
  406406:	6820      	ldr	r0, [r4, #0]
  406408:	46b8      	mov	r8, r7
  40640a:	46ba      	mov	sl, r7
  40640c:	46bb      	mov	fp, r7
  40640e:	e755      	b.n	4062bc <__sfvwrite_r+0xa8>
  406410:	6962      	ldr	r2, [r4, #20]
  406412:	6820      	ldr	r0, [r4, #0]
  406414:	6921      	ldr	r1, [r4, #16]
  406416:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40641a:	eba0 0a01 	sub.w	sl, r0, r1
  40641e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406422:	f10a 0001 	add.w	r0, sl, #1
  406426:	ea4f 0868 	mov.w	r8, r8, asr #1
  40642a:	4438      	add	r0, r7
  40642c:	4540      	cmp	r0, r8
  40642e:	4642      	mov	r2, r8
  406430:	bf84      	itt	hi
  406432:	4680      	movhi	r8, r0
  406434:	4642      	movhi	r2, r8
  406436:	055b      	lsls	r3, r3, #21
  406438:	d544      	bpl.n	4064c4 <__sfvwrite_r+0x2b0>
  40643a:	4611      	mov	r1, r2
  40643c:	9800      	ldr	r0, [sp, #0]
  40643e:	f000 f927 	bl	406690 <_malloc_r>
  406442:	4683      	mov	fp, r0
  406444:	2800      	cmp	r0, #0
  406446:	d055      	beq.n	4064f4 <__sfvwrite_r+0x2e0>
  406448:	4652      	mov	r2, sl
  40644a:	6921      	ldr	r1, [r4, #16]
  40644c:	f7fb fcb0 	bl	401db0 <memcpy>
  406450:	89a3      	ldrh	r3, [r4, #12]
  406452:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40645a:	81a3      	strh	r3, [r4, #12]
  40645c:	eb0b 000a 	add.w	r0, fp, sl
  406460:	eba8 030a 	sub.w	r3, r8, sl
  406464:	f8c4 b010 	str.w	fp, [r4, #16]
  406468:	f8c4 8014 	str.w	r8, [r4, #20]
  40646c:	6020      	str	r0, [r4, #0]
  40646e:	60a3      	str	r3, [r4, #8]
  406470:	46b8      	mov	r8, r7
  406472:	46ba      	mov	sl, r7
  406474:	46bb      	mov	fp, r7
  406476:	e721      	b.n	4062bc <__sfvwrite_r+0xa8>
  406478:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40647c:	42b9      	cmp	r1, r7
  40647e:	bf28      	it	cs
  406480:	4639      	movcs	r1, r7
  406482:	464a      	mov	r2, r9
  406484:	fb91 f1f3 	sdiv	r1, r1, r3
  406488:	9800      	ldr	r0, [sp, #0]
  40648a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40648c:	fb03 f301 	mul.w	r3, r3, r1
  406490:	69e1      	ldr	r1, [r4, #28]
  406492:	47b0      	blx	r6
  406494:	f1b0 0a00 	subs.w	sl, r0, #0
  406498:	f73f af1b 	bgt.w	4062d2 <__sfvwrite_r+0xbe>
  40649c:	e738      	b.n	406310 <__sfvwrite_r+0xfc>
  40649e:	461a      	mov	r2, r3
  4064a0:	4629      	mov	r1, r5
  4064a2:	9301      	str	r3, [sp, #4]
  4064a4:	f000 fc0c 	bl	406cc0 <memmove>
  4064a8:	6822      	ldr	r2, [r4, #0]
  4064aa:	9b01      	ldr	r3, [sp, #4]
  4064ac:	9800      	ldr	r0, [sp, #0]
  4064ae:	441a      	add	r2, r3
  4064b0:	6022      	str	r2, [r4, #0]
  4064b2:	4621      	mov	r1, r4
  4064b4:	f7ff fc4a 	bl	405d4c <_fflush_r>
  4064b8:	9b01      	ldr	r3, [sp, #4]
  4064ba:	2800      	cmp	r0, #0
  4064bc:	f47f af28 	bne.w	406310 <__sfvwrite_r+0xfc>
  4064c0:	461f      	mov	r7, r3
  4064c2:	e750      	b.n	406366 <__sfvwrite_r+0x152>
  4064c4:	9800      	ldr	r0, [sp, #0]
  4064c6:	f000 ff65 	bl	407394 <_realloc_r>
  4064ca:	4683      	mov	fp, r0
  4064cc:	2800      	cmp	r0, #0
  4064ce:	d1c5      	bne.n	40645c <__sfvwrite_r+0x248>
  4064d0:	9d00      	ldr	r5, [sp, #0]
  4064d2:	6921      	ldr	r1, [r4, #16]
  4064d4:	4628      	mov	r0, r5
  4064d6:	f7ff fdb7 	bl	406048 <_free_r>
  4064da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064de:	220c      	movs	r2, #12
  4064e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4064e4:	602a      	str	r2, [r5, #0]
  4064e6:	e715      	b.n	406314 <__sfvwrite_r+0x100>
  4064e8:	f106 0901 	add.w	r9, r6, #1
  4064ec:	e722      	b.n	406334 <__sfvwrite_r+0x120>
  4064ee:	f04f 30ff 	mov.w	r0, #4294967295
  4064f2:	e6bf      	b.n	406274 <__sfvwrite_r+0x60>
  4064f4:	9a00      	ldr	r2, [sp, #0]
  4064f6:	230c      	movs	r3, #12
  4064f8:	6013      	str	r3, [r2, #0]
  4064fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064fe:	e709      	b.n	406314 <__sfvwrite_r+0x100>
  406500:	7ffffc00 	.word	0x7ffffc00

00406504 <_fwalk_reent>:
  406504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406508:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40650c:	d01f      	beq.n	40654e <_fwalk_reent+0x4a>
  40650e:	4688      	mov	r8, r1
  406510:	4606      	mov	r6, r0
  406512:	f04f 0900 	mov.w	r9, #0
  406516:	687d      	ldr	r5, [r7, #4]
  406518:	68bc      	ldr	r4, [r7, #8]
  40651a:	3d01      	subs	r5, #1
  40651c:	d411      	bmi.n	406542 <_fwalk_reent+0x3e>
  40651e:	89a3      	ldrh	r3, [r4, #12]
  406520:	2b01      	cmp	r3, #1
  406522:	f105 35ff 	add.w	r5, r5, #4294967295
  406526:	d908      	bls.n	40653a <_fwalk_reent+0x36>
  406528:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40652c:	3301      	adds	r3, #1
  40652e:	4621      	mov	r1, r4
  406530:	4630      	mov	r0, r6
  406532:	d002      	beq.n	40653a <_fwalk_reent+0x36>
  406534:	47c0      	blx	r8
  406536:	ea49 0900 	orr.w	r9, r9, r0
  40653a:	1c6b      	adds	r3, r5, #1
  40653c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406540:	d1ed      	bne.n	40651e <_fwalk_reent+0x1a>
  406542:	683f      	ldr	r7, [r7, #0]
  406544:	2f00      	cmp	r7, #0
  406546:	d1e6      	bne.n	406516 <_fwalk_reent+0x12>
  406548:	4648      	mov	r0, r9
  40654a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40654e:	46b9      	mov	r9, r7
  406550:	4648      	mov	r0, r9
  406552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406556:	bf00      	nop

00406558 <__locale_mb_cur_max>:
  406558:	4b04      	ldr	r3, [pc, #16]	; (40656c <__locale_mb_cur_max+0x14>)
  40655a:	4a05      	ldr	r2, [pc, #20]	; (406570 <__locale_mb_cur_max+0x18>)
  40655c:	681b      	ldr	r3, [r3, #0]
  40655e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406560:	2b00      	cmp	r3, #0
  406562:	bf08      	it	eq
  406564:	4613      	moveq	r3, r2
  406566:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40656a:	4770      	bx	lr
  40656c:	20400008 	.word	0x20400008
  406570:	2040043c 	.word	0x2040043c

00406574 <_localeconv_r>:
  406574:	4a04      	ldr	r2, [pc, #16]	; (406588 <_localeconv_r+0x14>)
  406576:	4b05      	ldr	r3, [pc, #20]	; (40658c <_localeconv_r+0x18>)
  406578:	6812      	ldr	r2, [r2, #0]
  40657a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40657c:	2800      	cmp	r0, #0
  40657e:	bf08      	it	eq
  406580:	4618      	moveq	r0, r3
  406582:	30f0      	adds	r0, #240	; 0xf0
  406584:	4770      	bx	lr
  406586:	bf00      	nop
  406588:	20400008 	.word	0x20400008
  40658c:	2040043c 	.word	0x2040043c

00406590 <__retarget_lock_init_recursive>:
  406590:	4770      	bx	lr
  406592:	bf00      	nop

00406594 <__retarget_lock_close_recursive>:
  406594:	4770      	bx	lr
  406596:	bf00      	nop

00406598 <__retarget_lock_acquire_recursive>:
  406598:	4770      	bx	lr
  40659a:	bf00      	nop

0040659c <__retarget_lock_release_recursive>:
  40659c:	4770      	bx	lr
  40659e:	bf00      	nop

004065a0 <__swhatbuf_r>:
  4065a0:	b570      	push	{r4, r5, r6, lr}
  4065a2:	460c      	mov	r4, r1
  4065a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065a8:	2900      	cmp	r1, #0
  4065aa:	b090      	sub	sp, #64	; 0x40
  4065ac:	4615      	mov	r5, r2
  4065ae:	461e      	mov	r6, r3
  4065b0:	db14      	blt.n	4065dc <__swhatbuf_r+0x3c>
  4065b2:	aa01      	add	r2, sp, #4
  4065b4:	f7fa fc12 	bl	400ddc <_fstat_r>
  4065b8:	2800      	cmp	r0, #0
  4065ba:	db0f      	blt.n	4065dc <__swhatbuf_r+0x3c>
  4065bc:	9a02      	ldr	r2, [sp, #8]
  4065be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4065c2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4065c6:	fab2 f282 	clz	r2, r2
  4065ca:	0952      	lsrs	r2, r2, #5
  4065cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4065d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4065d4:	6032      	str	r2, [r6, #0]
  4065d6:	602b      	str	r3, [r5, #0]
  4065d8:	b010      	add	sp, #64	; 0x40
  4065da:	bd70      	pop	{r4, r5, r6, pc}
  4065dc:	89a2      	ldrh	r2, [r4, #12]
  4065de:	2300      	movs	r3, #0
  4065e0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4065e4:	6033      	str	r3, [r6, #0]
  4065e6:	d004      	beq.n	4065f2 <__swhatbuf_r+0x52>
  4065e8:	2240      	movs	r2, #64	; 0x40
  4065ea:	4618      	mov	r0, r3
  4065ec:	602a      	str	r2, [r5, #0]
  4065ee:	b010      	add	sp, #64	; 0x40
  4065f0:	bd70      	pop	{r4, r5, r6, pc}
  4065f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4065f6:	602b      	str	r3, [r5, #0]
  4065f8:	b010      	add	sp, #64	; 0x40
  4065fa:	bd70      	pop	{r4, r5, r6, pc}

004065fc <__smakebuf_r>:
  4065fc:	898a      	ldrh	r2, [r1, #12]
  4065fe:	0792      	lsls	r2, r2, #30
  406600:	460b      	mov	r3, r1
  406602:	d506      	bpl.n	406612 <__smakebuf_r+0x16>
  406604:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406608:	2101      	movs	r1, #1
  40660a:	601a      	str	r2, [r3, #0]
  40660c:	611a      	str	r2, [r3, #16]
  40660e:	6159      	str	r1, [r3, #20]
  406610:	4770      	bx	lr
  406612:	b5f0      	push	{r4, r5, r6, r7, lr}
  406614:	b083      	sub	sp, #12
  406616:	ab01      	add	r3, sp, #4
  406618:	466a      	mov	r2, sp
  40661a:	460c      	mov	r4, r1
  40661c:	4606      	mov	r6, r0
  40661e:	f7ff ffbf 	bl	4065a0 <__swhatbuf_r>
  406622:	9900      	ldr	r1, [sp, #0]
  406624:	4605      	mov	r5, r0
  406626:	4630      	mov	r0, r6
  406628:	f000 f832 	bl	406690 <_malloc_r>
  40662c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406630:	b1d8      	cbz	r0, 40666a <__smakebuf_r+0x6e>
  406632:	9a01      	ldr	r2, [sp, #4]
  406634:	4f15      	ldr	r7, [pc, #84]	; (40668c <__smakebuf_r+0x90>)
  406636:	9900      	ldr	r1, [sp, #0]
  406638:	63f7      	str	r7, [r6, #60]	; 0x3c
  40663a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40663e:	81a3      	strh	r3, [r4, #12]
  406640:	6020      	str	r0, [r4, #0]
  406642:	6120      	str	r0, [r4, #16]
  406644:	6161      	str	r1, [r4, #20]
  406646:	b91a      	cbnz	r2, 406650 <__smakebuf_r+0x54>
  406648:	432b      	orrs	r3, r5
  40664a:	81a3      	strh	r3, [r4, #12]
  40664c:	b003      	add	sp, #12
  40664e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406650:	4630      	mov	r0, r6
  406652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406656:	f001 fa89 	bl	407b6c <_isatty_r>
  40665a:	b1a0      	cbz	r0, 406686 <__smakebuf_r+0x8a>
  40665c:	89a3      	ldrh	r3, [r4, #12]
  40665e:	f023 0303 	bic.w	r3, r3, #3
  406662:	f043 0301 	orr.w	r3, r3, #1
  406666:	b21b      	sxth	r3, r3
  406668:	e7ee      	b.n	406648 <__smakebuf_r+0x4c>
  40666a:	059a      	lsls	r2, r3, #22
  40666c:	d4ee      	bmi.n	40664c <__smakebuf_r+0x50>
  40666e:	f023 0303 	bic.w	r3, r3, #3
  406672:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406676:	f043 0302 	orr.w	r3, r3, #2
  40667a:	2101      	movs	r1, #1
  40667c:	81a3      	strh	r3, [r4, #12]
  40667e:	6022      	str	r2, [r4, #0]
  406680:	6122      	str	r2, [r4, #16]
  406682:	6161      	str	r1, [r4, #20]
  406684:	e7e2      	b.n	40664c <__smakebuf_r+0x50>
  406686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40668a:	e7dd      	b.n	406648 <__smakebuf_r+0x4c>
  40668c:	00405da1 	.word	0x00405da1

00406690 <_malloc_r>:
  406690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406694:	f101 060b 	add.w	r6, r1, #11
  406698:	2e16      	cmp	r6, #22
  40669a:	b083      	sub	sp, #12
  40669c:	4605      	mov	r5, r0
  40669e:	f240 809e 	bls.w	4067de <_malloc_r+0x14e>
  4066a2:	f036 0607 	bics.w	r6, r6, #7
  4066a6:	f100 80bd 	bmi.w	406824 <_malloc_r+0x194>
  4066aa:	42b1      	cmp	r1, r6
  4066ac:	f200 80ba 	bhi.w	406824 <_malloc_r+0x194>
  4066b0:	f000 fb6a 	bl	406d88 <__malloc_lock>
  4066b4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4066b8:	f0c0 8293 	bcc.w	406be2 <_malloc_r+0x552>
  4066bc:	0a73      	lsrs	r3, r6, #9
  4066be:	f000 80b8 	beq.w	406832 <_malloc_r+0x1a2>
  4066c2:	2b04      	cmp	r3, #4
  4066c4:	f200 8179 	bhi.w	4069ba <_malloc_r+0x32a>
  4066c8:	09b3      	lsrs	r3, r6, #6
  4066ca:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4066ce:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4066d2:	00c3      	lsls	r3, r0, #3
  4066d4:	4fbf      	ldr	r7, [pc, #764]	; (4069d4 <_malloc_r+0x344>)
  4066d6:	443b      	add	r3, r7
  4066d8:	f1a3 0108 	sub.w	r1, r3, #8
  4066dc:	685c      	ldr	r4, [r3, #4]
  4066de:	42a1      	cmp	r1, r4
  4066e0:	d106      	bne.n	4066f0 <_malloc_r+0x60>
  4066e2:	e00c      	b.n	4066fe <_malloc_r+0x6e>
  4066e4:	2a00      	cmp	r2, #0
  4066e6:	f280 80aa 	bge.w	40683e <_malloc_r+0x1ae>
  4066ea:	68e4      	ldr	r4, [r4, #12]
  4066ec:	42a1      	cmp	r1, r4
  4066ee:	d006      	beq.n	4066fe <_malloc_r+0x6e>
  4066f0:	6863      	ldr	r3, [r4, #4]
  4066f2:	f023 0303 	bic.w	r3, r3, #3
  4066f6:	1b9a      	subs	r2, r3, r6
  4066f8:	2a0f      	cmp	r2, #15
  4066fa:	ddf3      	ble.n	4066e4 <_malloc_r+0x54>
  4066fc:	4670      	mov	r0, lr
  4066fe:	693c      	ldr	r4, [r7, #16]
  406700:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4069e8 <_malloc_r+0x358>
  406704:	4574      	cmp	r4, lr
  406706:	f000 81ab 	beq.w	406a60 <_malloc_r+0x3d0>
  40670a:	6863      	ldr	r3, [r4, #4]
  40670c:	f023 0303 	bic.w	r3, r3, #3
  406710:	1b9a      	subs	r2, r3, r6
  406712:	2a0f      	cmp	r2, #15
  406714:	f300 8190 	bgt.w	406a38 <_malloc_r+0x3a8>
  406718:	2a00      	cmp	r2, #0
  40671a:	f8c7 e014 	str.w	lr, [r7, #20]
  40671e:	f8c7 e010 	str.w	lr, [r7, #16]
  406722:	f280 809d 	bge.w	406860 <_malloc_r+0x1d0>
  406726:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40672a:	f080 8161 	bcs.w	4069f0 <_malloc_r+0x360>
  40672e:	08db      	lsrs	r3, r3, #3
  406730:	f103 0c01 	add.w	ip, r3, #1
  406734:	1099      	asrs	r1, r3, #2
  406736:	687a      	ldr	r2, [r7, #4]
  406738:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40673c:	f8c4 8008 	str.w	r8, [r4, #8]
  406740:	2301      	movs	r3, #1
  406742:	408b      	lsls	r3, r1
  406744:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406748:	4313      	orrs	r3, r2
  40674a:	3908      	subs	r1, #8
  40674c:	60e1      	str	r1, [r4, #12]
  40674e:	607b      	str	r3, [r7, #4]
  406750:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406754:	f8c8 400c 	str.w	r4, [r8, #12]
  406758:	1082      	asrs	r2, r0, #2
  40675a:	2401      	movs	r4, #1
  40675c:	4094      	lsls	r4, r2
  40675e:	429c      	cmp	r4, r3
  406760:	f200 808b 	bhi.w	40687a <_malloc_r+0x1ea>
  406764:	421c      	tst	r4, r3
  406766:	d106      	bne.n	406776 <_malloc_r+0xe6>
  406768:	f020 0003 	bic.w	r0, r0, #3
  40676c:	0064      	lsls	r4, r4, #1
  40676e:	421c      	tst	r4, r3
  406770:	f100 0004 	add.w	r0, r0, #4
  406774:	d0fa      	beq.n	40676c <_malloc_r+0xdc>
  406776:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40677a:	46cc      	mov	ip, r9
  40677c:	4680      	mov	r8, r0
  40677e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406782:	459c      	cmp	ip, r3
  406784:	d107      	bne.n	406796 <_malloc_r+0x106>
  406786:	e16d      	b.n	406a64 <_malloc_r+0x3d4>
  406788:	2a00      	cmp	r2, #0
  40678a:	f280 817b 	bge.w	406a84 <_malloc_r+0x3f4>
  40678e:	68db      	ldr	r3, [r3, #12]
  406790:	459c      	cmp	ip, r3
  406792:	f000 8167 	beq.w	406a64 <_malloc_r+0x3d4>
  406796:	6859      	ldr	r1, [r3, #4]
  406798:	f021 0103 	bic.w	r1, r1, #3
  40679c:	1b8a      	subs	r2, r1, r6
  40679e:	2a0f      	cmp	r2, #15
  4067a0:	ddf2      	ble.n	406788 <_malloc_r+0xf8>
  4067a2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4067a6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4067aa:	9300      	str	r3, [sp, #0]
  4067ac:	199c      	adds	r4, r3, r6
  4067ae:	4628      	mov	r0, r5
  4067b0:	f046 0601 	orr.w	r6, r6, #1
  4067b4:	f042 0501 	orr.w	r5, r2, #1
  4067b8:	605e      	str	r6, [r3, #4]
  4067ba:	f8c8 c00c 	str.w	ip, [r8, #12]
  4067be:	f8cc 8008 	str.w	r8, [ip, #8]
  4067c2:	617c      	str	r4, [r7, #20]
  4067c4:	613c      	str	r4, [r7, #16]
  4067c6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4067ca:	f8c4 e008 	str.w	lr, [r4, #8]
  4067ce:	6065      	str	r5, [r4, #4]
  4067d0:	505a      	str	r2, [r3, r1]
  4067d2:	f000 fadf 	bl	406d94 <__malloc_unlock>
  4067d6:	9b00      	ldr	r3, [sp, #0]
  4067d8:	f103 0408 	add.w	r4, r3, #8
  4067dc:	e01e      	b.n	40681c <_malloc_r+0x18c>
  4067de:	2910      	cmp	r1, #16
  4067e0:	d820      	bhi.n	406824 <_malloc_r+0x194>
  4067e2:	f000 fad1 	bl	406d88 <__malloc_lock>
  4067e6:	2610      	movs	r6, #16
  4067e8:	2318      	movs	r3, #24
  4067ea:	2002      	movs	r0, #2
  4067ec:	4f79      	ldr	r7, [pc, #484]	; (4069d4 <_malloc_r+0x344>)
  4067ee:	443b      	add	r3, r7
  4067f0:	f1a3 0208 	sub.w	r2, r3, #8
  4067f4:	685c      	ldr	r4, [r3, #4]
  4067f6:	4294      	cmp	r4, r2
  4067f8:	f000 813d 	beq.w	406a76 <_malloc_r+0x3e6>
  4067fc:	6863      	ldr	r3, [r4, #4]
  4067fe:	68e1      	ldr	r1, [r4, #12]
  406800:	68a6      	ldr	r6, [r4, #8]
  406802:	f023 0303 	bic.w	r3, r3, #3
  406806:	4423      	add	r3, r4
  406808:	4628      	mov	r0, r5
  40680a:	685a      	ldr	r2, [r3, #4]
  40680c:	60f1      	str	r1, [r6, #12]
  40680e:	f042 0201 	orr.w	r2, r2, #1
  406812:	608e      	str	r6, [r1, #8]
  406814:	605a      	str	r2, [r3, #4]
  406816:	f000 fabd 	bl	406d94 <__malloc_unlock>
  40681a:	3408      	adds	r4, #8
  40681c:	4620      	mov	r0, r4
  40681e:	b003      	add	sp, #12
  406820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406824:	2400      	movs	r4, #0
  406826:	230c      	movs	r3, #12
  406828:	4620      	mov	r0, r4
  40682a:	602b      	str	r3, [r5, #0]
  40682c:	b003      	add	sp, #12
  40682e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406832:	2040      	movs	r0, #64	; 0x40
  406834:	f44f 7300 	mov.w	r3, #512	; 0x200
  406838:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40683c:	e74a      	b.n	4066d4 <_malloc_r+0x44>
  40683e:	4423      	add	r3, r4
  406840:	68e1      	ldr	r1, [r4, #12]
  406842:	685a      	ldr	r2, [r3, #4]
  406844:	68a6      	ldr	r6, [r4, #8]
  406846:	f042 0201 	orr.w	r2, r2, #1
  40684a:	60f1      	str	r1, [r6, #12]
  40684c:	4628      	mov	r0, r5
  40684e:	608e      	str	r6, [r1, #8]
  406850:	605a      	str	r2, [r3, #4]
  406852:	f000 fa9f 	bl	406d94 <__malloc_unlock>
  406856:	3408      	adds	r4, #8
  406858:	4620      	mov	r0, r4
  40685a:	b003      	add	sp, #12
  40685c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406860:	4423      	add	r3, r4
  406862:	4628      	mov	r0, r5
  406864:	685a      	ldr	r2, [r3, #4]
  406866:	f042 0201 	orr.w	r2, r2, #1
  40686a:	605a      	str	r2, [r3, #4]
  40686c:	f000 fa92 	bl	406d94 <__malloc_unlock>
  406870:	3408      	adds	r4, #8
  406872:	4620      	mov	r0, r4
  406874:	b003      	add	sp, #12
  406876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40687a:	68bc      	ldr	r4, [r7, #8]
  40687c:	6863      	ldr	r3, [r4, #4]
  40687e:	f023 0803 	bic.w	r8, r3, #3
  406882:	45b0      	cmp	r8, r6
  406884:	d304      	bcc.n	406890 <_malloc_r+0x200>
  406886:	eba8 0306 	sub.w	r3, r8, r6
  40688a:	2b0f      	cmp	r3, #15
  40688c:	f300 8085 	bgt.w	40699a <_malloc_r+0x30a>
  406890:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4069ec <_malloc_r+0x35c>
  406894:	4b50      	ldr	r3, [pc, #320]	; (4069d8 <_malloc_r+0x348>)
  406896:	f8d9 2000 	ldr.w	r2, [r9]
  40689a:	681b      	ldr	r3, [r3, #0]
  40689c:	3201      	adds	r2, #1
  40689e:	4433      	add	r3, r6
  4068a0:	eb04 0a08 	add.w	sl, r4, r8
  4068a4:	f000 8155 	beq.w	406b52 <_malloc_r+0x4c2>
  4068a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4068ac:	330f      	adds	r3, #15
  4068ae:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4068b2:	f02b 0b0f 	bic.w	fp, fp, #15
  4068b6:	4659      	mov	r1, fp
  4068b8:	4628      	mov	r0, r5
  4068ba:	f7fa facf 	bl	400e5c <_sbrk_r>
  4068be:	1c41      	adds	r1, r0, #1
  4068c0:	4602      	mov	r2, r0
  4068c2:	f000 80fc 	beq.w	406abe <_malloc_r+0x42e>
  4068c6:	4582      	cmp	sl, r0
  4068c8:	f200 80f7 	bhi.w	406aba <_malloc_r+0x42a>
  4068cc:	4b43      	ldr	r3, [pc, #268]	; (4069dc <_malloc_r+0x34c>)
  4068ce:	6819      	ldr	r1, [r3, #0]
  4068d0:	4459      	add	r1, fp
  4068d2:	6019      	str	r1, [r3, #0]
  4068d4:	f000 814d 	beq.w	406b72 <_malloc_r+0x4e2>
  4068d8:	f8d9 0000 	ldr.w	r0, [r9]
  4068dc:	3001      	adds	r0, #1
  4068de:	bf1b      	ittet	ne
  4068e0:	eba2 0a0a 	subne.w	sl, r2, sl
  4068e4:	4451      	addne	r1, sl
  4068e6:	f8c9 2000 	streq.w	r2, [r9]
  4068ea:	6019      	strne	r1, [r3, #0]
  4068ec:	f012 0107 	ands.w	r1, r2, #7
  4068f0:	f000 8115 	beq.w	406b1e <_malloc_r+0x48e>
  4068f4:	f1c1 0008 	rsb	r0, r1, #8
  4068f8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4068fc:	4402      	add	r2, r0
  4068fe:	3108      	adds	r1, #8
  406900:	eb02 090b 	add.w	r9, r2, fp
  406904:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406908:	eba1 0909 	sub.w	r9, r1, r9
  40690c:	4649      	mov	r1, r9
  40690e:	4628      	mov	r0, r5
  406910:	9301      	str	r3, [sp, #4]
  406912:	9200      	str	r2, [sp, #0]
  406914:	f7fa faa2 	bl	400e5c <_sbrk_r>
  406918:	1c43      	adds	r3, r0, #1
  40691a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40691e:	f000 8143 	beq.w	406ba8 <_malloc_r+0x518>
  406922:	1a80      	subs	r0, r0, r2
  406924:	4448      	add	r0, r9
  406926:	f040 0001 	orr.w	r0, r0, #1
  40692a:	6819      	ldr	r1, [r3, #0]
  40692c:	60ba      	str	r2, [r7, #8]
  40692e:	4449      	add	r1, r9
  406930:	42bc      	cmp	r4, r7
  406932:	6050      	str	r0, [r2, #4]
  406934:	6019      	str	r1, [r3, #0]
  406936:	d017      	beq.n	406968 <_malloc_r+0x2d8>
  406938:	f1b8 0f0f 	cmp.w	r8, #15
  40693c:	f240 80fb 	bls.w	406b36 <_malloc_r+0x4a6>
  406940:	6860      	ldr	r0, [r4, #4]
  406942:	f1a8 020c 	sub.w	r2, r8, #12
  406946:	f022 0207 	bic.w	r2, r2, #7
  40694a:	eb04 0e02 	add.w	lr, r4, r2
  40694e:	f000 0001 	and.w	r0, r0, #1
  406952:	f04f 0c05 	mov.w	ip, #5
  406956:	4310      	orrs	r0, r2
  406958:	2a0f      	cmp	r2, #15
  40695a:	6060      	str	r0, [r4, #4]
  40695c:	f8ce c004 	str.w	ip, [lr, #4]
  406960:	f8ce c008 	str.w	ip, [lr, #8]
  406964:	f200 8117 	bhi.w	406b96 <_malloc_r+0x506>
  406968:	4b1d      	ldr	r3, [pc, #116]	; (4069e0 <_malloc_r+0x350>)
  40696a:	68bc      	ldr	r4, [r7, #8]
  40696c:	681a      	ldr	r2, [r3, #0]
  40696e:	4291      	cmp	r1, r2
  406970:	bf88      	it	hi
  406972:	6019      	strhi	r1, [r3, #0]
  406974:	4b1b      	ldr	r3, [pc, #108]	; (4069e4 <_malloc_r+0x354>)
  406976:	681a      	ldr	r2, [r3, #0]
  406978:	4291      	cmp	r1, r2
  40697a:	6862      	ldr	r2, [r4, #4]
  40697c:	bf88      	it	hi
  40697e:	6019      	strhi	r1, [r3, #0]
  406980:	f022 0203 	bic.w	r2, r2, #3
  406984:	4296      	cmp	r6, r2
  406986:	eba2 0306 	sub.w	r3, r2, r6
  40698a:	d801      	bhi.n	406990 <_malloc_r+0x300>
  40698c:	2b0f      	cmp	r3, #15
  40698e:	dc04      	bgt.n	40699a <_malloc_r+0x30a>
  406990:	4628      	mov	r0, r5
  406992:	f000 f9ff 	bl	406d94 <__malloc_unlock>
  406996:	2400      	movs	r4, #0
  406998:	e740      	b.n	40681c <_malloc_r+0x18c>
  40699a:	19a2      	adds	r2, r4, r6
  40699c:	f043 0301 	orr.w	r3, r3, #1
  4069a0:	f046 0601 	orr.w	r6, r6, #1
  4069a4:	6066      	str	r6, [r4, #4]
  4069a6:	4628      	mov	r0, r5
  4069a8:	60ba      	str	r2, [r7, #8]
  4069aa:	6053      	str	r3, [r2, #4]
  4069ac:	f000 f9f2 	bl	406d94 <__malloc_unlock>
  4069b0:	3408      	adds	r4, #8
  4069b2:	4620      	mov	r0, r4
  4069b4:	b003      	add	sp, #12
  4069b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069ba:	2b14      	cmp	r3, #20
  4069bc:	d971      	bls.n	406aa2 <_malloc_r+0x412>
  4069be:	2b54      	cmp	r3, #84	; 0x54
  4069c0:	f200 80a3 	bhi.w	406b0a <_malloc_r+0x47a>
  4069c4:	0b33      	lsrs	r3, r6, #12
  4069c6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4069ca:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4069ce:	00c3      	lsls	r3, r0, #3
  4069d0:	e680      	b.n	4066d4 <_malloc_r+0x44>
  4069d2:	bf00      	nop
  4069d4:	204005a8 	.word	0x204005a8
  4069d8:	20400a64 	.word	0x20400a64
  4069dc:	20400a34 	.word	0x20400a34
  4069e0:	20400a5c 	.word	0x20400a5c
  4069e4:	20400a60 	.word	0x20400a60
  4069e8:	204005b0 	.word	0x204005b0
  4069ec:	204009b0 	.word	0x204009b0
  4069f0:	0a5a      	lsrs	r2, r3, #9
  4069f2:	2a04      	cmp	r2, #4
  4069f4:	d95b      	bls.n	406aae <_malloc_r+0x41e>
  4069f6:	2a14      	cmp	r2, #20
  4069f8:	f200 80ae 	bhi.w	406b58 <_malloc_r+0x4c8>
  4069fc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406a00:	00c9      	lsls	r1, r1, #3
  406a02:	325b      	adds	r2, #91	; 0x5b
  406a04:	eb07 0c01 	add.w	ip, r7, r1
  406a08:	5879      	ldr	r1, [r7, r1]
  406a0a:	f1ac 0c08 	sub.w	ip, ip, #8
  406a0e:	458c      	cmp	ip, r1
  406a10:	f000 8088 	beq.w	406b24 <_malloc_r+0x494>
  406a14:	684a      	ldr	r2, [r1, #4]
  406a16:	f022 0203 	bic.w	r2, r2, #3
  406a1a:	4293      	cmp	r3, r2
  406a1c:	d273      	bcs.n	406b06 <_malloc_r+0x476>
  406a1e:	6889      	ldr	r1, [r1, #8]
  406a20:	458c      	cmp	ip, r1
  406a22:	d1f7      	bne.n	406a14 <_malloc_r+0x384>
  406a24:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406a28:	687b      	ldr	r3, [r7, #4]
  406a2a:	60e2      	str	r2, [r4, #12]
  406a2c:	f8c4 c008 	str.w	ip, [r4, #8]
  406a30:	6094      	str	r4, [r2, #8]
  406a32:	f8cc 400c 	str.w	r4, [ip, #12]
  406a36:	e68f      	b.n	406758 <_malloc_r+0xc8>
  406a38:	19a1      	adds	r1, r4, r6
  406a3a:	f046 0c01 	orr.w	ip, r6, #1
  406a3e:	f042 0601 	orr.w	r6, r2, #1
  406a42:	f8c4 c004 	str.w	ip, [r4, #4]
  406a46:	4628      	mov	r0, r5
  406a48:	6179      	str	r1, [r7, #20]
  406a4a:	6139      	str	r1, [r7, #16]
  406a4c:	f8c1 e00c 	str.w	lr, [r1, #12]
  406a50:	f8c1 e008 	str.w	lr, [r1, #8]
  406a54:	604e      	str	r6, [r1, #4]
  406a56:	50e2      	str	r2, [r4, r3]
  406a58:	f000 f99c 	bl	406d94 <__malloc_unlock>
  406a5c:	3408      	adds	r4, #8
  406a5e:	e6dd      	b.n	40681c <_malloc_r+0x18c>
  406a60:	687b      	ldr	r3, [r7, #4]
  406a62:	e679      	b.n	406758 <_malloc_r+0xc8>
  406a64:	f108 0801 	add.w	r8, r8, #1
  406a68:	f018 0f03 	tst.w	r8, #3
  406a6c:	f10c 0c08 	add.w	ip, ip, #8
  406a70:	f47f ae85 	bne.w	40677e <_malloc_r+0xee>
  406a74:	e02d      	b.n	406ad2 <_malloc_r+0x442>
  406a76:	68dc      	ldr	r4, [r3, #12]
  406a78:	42a3      	cmp	r3, r4
  406a7a:	bf08      	it	eq
  406a7c:	3002      	addeq	r0, #2
  406a7e:	f43f ae3e 	beq.w	4066fe <_malloc_r+0x6e>
  406a82:	e6bb      	b.n	4067fc <_malloc_r+0x16c>
  406a84:	4419      	add	r1, r3
  406a86:	461c      	mov	r4, r3
  406a88:	684a      	ldr	r2, [r1, #4]
  406a8a:	68db      	ldr	r3, [r3, #12]
  406a8c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406a90:	f042 0201 	orr.w	r2, r2, #1
  406a94:	604a      	str	r2, [r1, #4]
  406a96:	4628      	mov	r0, r5
  406a98:	60f3      	str	r3, [r6, #12]
  406a9a:	609e      	str	r6, [r3, #8]
  406a9c:	f000 f97a 	bl	406d94 <__malloc_unlock>
  406aa0:	e6bc      	b.n	40681c <_malloc_r+0x18c>
  406aa2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406aa6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406aaa:	00c3      	lsls	r3, r0, #3
  406aac:	e612      	b.n	4066d4 <_malloc_r+0x44>
  406aae:	099a      	lsrs	r2, r3, #6
  406ab0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406ab4:	00c9      	lsls	r1, r1, #3
  406ab6:	3238      	adds	r2, #56	; 0x38
  406ab8:	e7a4      	b.n	406a04 <_malloc_r+0x374>
  406aba:	42bc      	cmp	r4, r7
  406abc:	d054      	beq.n	406b68 <_malloc_r+0x4d8>
  406abe:	68bc      	ldr	r4, [r7, #8]
  406ac0:	6862      	ldr	r2, [r4, #4]
  406ac2:	f022 0203 	bic.w	r2, r2, #3
  406ac6:	e75d      	b.n	406984 <_malloc_r+0x2f4>
  406ac8:	f859 3908 	ldr.w	r3, [r9], #-8
  406acc:	4599      	cmp	r9, r3
  406ace:	f040 8086 	bne.w	406bde <_malloc_r+0x54e>
  406ad2:	f010 0f03 	tst.w	r0, #3
  406ad6:	f100 30ff 	add.w	r0, r0, #4294967295
  406ada:	d1f5      	bne.n	406ac8 <_malloc_r+0x438>
  406adc:	687b      	ldr	r3, [r7, #4]
  406ade:	ea23 0304 	bic.w	r3, r3, r4
  406ae2:	607b      	str	r3, [r7, #4]
  406ae4:	0064      	lsls	r4, r4, #1
  406ae6:	429c      	cmp	r4, r3
  406ae8:	f63f aec7 	bhi.w	40687a <_malloc_r+0x1ea>
  406aec:	2c00      	cmp	r4, #0
  406aee:	f43f aec4 	beq.w	40687a <_malloc_r+0x1ea>
  406af2:	421c      	tst	r4, r3
  406af4:	4640      	mov	r0, r8
  406af6:	f47f ae3e 	bne.w	406776 <_malloc_r+0xe6>
  406afa:	0064      	lsls	r4, r4, #1
  406afc:	421c      	tst	r4, r3
  406afe:	f100 0004 	add.w	r0, r0, #4
  406b02:	d0fa      	beq.n	406afa <_malloc_r+0x46a>
  406b04:	e637      	b.n	406776 <_malloc_r+0xe6>
  406b06:	468c      	mov	ip, r1
  406b08:	e78c      	b.n	406a24 <_malloc_r+0x394>
  406b0a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406b0e:	d815      	bhi.n	406b3c <_malloc_r+0x4ac>
  406b10:	0bf3      	lsrs	r3, r6, #15
  406b12:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406b16:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406b1a:	00c3      	lsls	r3, r0, #3
  406b1c:	e5da      	b.n	4066d4 <_malloc_r+0x44>
  406b1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406b22:	e6ed      	b.n	406900 <_malloc_r+0x270>
  406b24:	687b      	ldr	r3, [r7, #4]
  406b26:	1092      	asrs	r2, r2, #2
  406b28:	2101      	movs	r1, #1
  406b2a:	fa01 f202 	lsl.w	r2, r1, r2
  406b2e:	4313      	orrs	r3, r2
  406b30:	607b      	str	r3, [r7, #4]
  406b32:	4662      	mov	r2, ip
  406b34:	e779      	b.n	406a2a <_malloc_r+0x39a>
  406b36:	2301      	movs	r3, #1
  406b38:	6053      	str	r3, [r2, #4]
  406b3a:	e729      	b.n	406990 <_malloc_r+0x300>
  406b3c:	f240 5254 	movw	r2, #1364	; 0x554
  406b40:	4293      	cmp	r3, r2
  406b42:	d822      	bhi.n	406b8a <_malloc_r+0x4fa>
  406b44:	0cb3      	lsrs	r3, r6, #18
  406b46:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406b4a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406b4e:	00c3      	lsls	r3, r0, #3
  406b50:	e5c0      	b.n	4066d4 <_malloc_r+0x44>
  406b52:	f103 0b10 	add.w	fp, r3, #16
  406b56:	e6ae      	b.n	4068b6 <_malloc_r+0x226>
  406b58:	2a54      	cmp	r2, #84	; 0x54
  406b5a:	d829      	bhi.n	406bb0 <_malloc_r+0x520>
  406b5c:	0b1a      	lsrs	r2, r3, #12
  406b5e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406b62:	00c9      	lsls	r1, r1, #3
  406b64:	326e      	adds	r2, #110	; 0x6e
  406b66:	e74d      	b.n	406a04 <_malloc_r+0x374>
  406b68:	4b20      	ldr	r3, [pc, #128]	; (406bec <_malloc_r+0x55c>)
  406b6a:	6819      	ldr	r1, [r3, #0]
  406b6c:	4459      	add	r1, fp
  406b6e:	6019      	str	r1, [r3, #0]
  406b70:	e6b2      	b.n	4068d8 <_malloc_r+0x248>
  406b72:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406b76:	2800      	cmp	r0, #0
  406b78:	f47f aeae 	bne.w	4068d8 <_malloc_r+0x248>
  406b7c:	eb08 030b 	add.w	r3, r8, fp
  406b80:	68ba      	ldr	r2, [r7, #8]
  406b82:	f043 0301 	orr.w	r3, r3, #1
  406b86:	6053      	str	r3, [r2, #4]
  406b88:	e6ee      	b.n	406968 <_malloc_r+0x2d8>
  406b8a:	207f      	movs	r0, #127	; 0x7f
  406b8c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406b90:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406b94:	e59e      	b.n	4066d4 <_malloc_r+0x44>
  406b96:	f104 0108 	add.w	r1, r4, #8
  406b9a:	4628      	mov	r0, r5
  406b9c:	9300      	str	r3, [sp, #0]
  406b9e:	f7ff fa53 	bl	406048 <_free_r>
  406ba2:	9b00      	ldr	r3, [sp, #0]
  406ba4:	6819      	ldr	r1, [r3, #0]
  406ba6:	e6df      	b.n	406968 <_malloc_r+0x2d8>
  406ba8:	2001      	movs	r0, #1
  406baa:	f04f 0900 	mov.w	r9, #0
  406bae:	e6bc      	b.n	40692a <_malloc_r+0x29a>
  406bb0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406bb4:	d805      	bhi.n	406bc2 <_malloc_r+0x532>
  406bb6:	0bda      	lsrs	r2, r3, #15
  406bb8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406bbc:	00c9      	lsls	r1, r1, #3
  406bbe:	3277      	adds	r2, #119	; 0x77
  406bc0:	e720      	b.n	406a04 <_malloc_r+0x374>
  406bc2:	f240 5154 	movw	r1, #1364	; 0x554
  406bc6:	428a      	cmp	r2, r1
  406bc8:	d805      	bhi.n	406bd6 <_malloc_r+0x546>
  406bca:	0c9a      	lsrs	r2, r3, #18
  406bcc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406bd0:	00c9      	lsls	r1, r1, #3
  406bd2:	327c      	adds	r2, #124	; 0x7c
  406bd4:	e716      	b.n	406a04 <_malloc_r+0x374>
  406bd6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406bda:	227e      	movs	r2, #126	; 0x7e
  406bdc:	e712      	b.n	406a04 <_malloc_r+0x374>
  406bde:	687b      	ldr	r3, [r7, #4]
  406be0:	e780      	b.n	406ae4 <_malloc_r+0x454>
  406be2:	08f0      	lsrs	r0, r6, #3
  406be4:	f106 0308 	add.w	r3, r6, #8
  406be8:	e600      	b.n	4067ec <_malloc_r+0x15c>
  406bea:	bf00      	nop
  406bec:	20400a34 	.word	0x20400a34

00406bf0 <__ascii_mbtowc>:
  406bf0:	b082      	sub	sp, #8
  406bf2:	b149      	cbz	r1, 406c08 <__ascii_mbtowc+0x18>
  406bf4:	b15a      	cbz	r2, 406c0e <__ascii_mbtowc+0x1e>
  406bf6:	b16b      	cbz	r3, 406c14 <__ascii_mbtowc+0x24>
  406bf8:	7813      	ldrb	r3, [r2, #0]
  406bfa:	600b      	str	r3, [r1, #0]
  406bfc:	7812      	ldrb	r2, [r2, #0]
  406bfe:	1c10      	adds	r0, r2, #0
  406c00:	bf18      	it	ne
  406c02:	2001      	movne	r0, #1
  406c04:	b002      	add	sp, #8
  406c06:	4770      	bx	lr
  406c08:	a901      	add	r1, sp, #4
  406c0a:	2a00      	cmp	r2, #0
  406c0c:	d1f3      	bne.n	406bf6 <__ascii_mbtowc+0x6>
  406c0e:	4610      	mov	r0, r2
  406c10:	b002      	add	sp, #8
  406c12:	4770      	bx	lr
  406c14:	f06f 0001 	mvn.w	r0, #1
  406c18:	e7f4      	b.n	406c04 <__ascii_mbtowc+0x14>
  406c1a:	bf00      	nop
  406c1c:	0000      	movs	r0, r0
	...

00406c20 <memchr>:
  406c20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406c24:	2a10      	cmp	r2, #16
  406c26:	db2b      	blt.n	406c80 <memchr+0x60>
  406c28:	f010 0f07 	tst.w	r0, #7
  406c2c:	d008      	beq.n	406c40 <memchr+0x20>
  406c2e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406c32:	3a01      	subs	r2, #1
  406c34:	428b      	cmp	r3, r1
  406c36:	d02d      	beq.n	406c94 <memchr+0x74>
  406c38:	f010 0f07 	tst.w	r0, #7
  406c3c:	b342      	cbz	r2, 406c90 <memchr+0x70>
  406c3e:	d1f6      	bne.n	406c2e <memchr+0xe>
  406c40:	b4f0      	push	{r4, r5, r6, r7}
  406c42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406c46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406c4a:	f022 0407 	bic.w	r4, r2, #7
  406c4e:	f07f 0700 	mvns.w	r7, #0
  406c52:	2300      	movs	r3, #0
  406c54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406c58:	3c08      	subs	r4, #8
  406c5a:	ea85 0501 	eor.w	r5, r5, r1
  406c5e:	ea86 0601 	eor.w	r6, r6, r1
  406c62:	fa85 f547 	uadd8	r5, r5, r7
  406c66:	faa3 f587 	sel	r5, r3, r7
  406c6a:	fa86 f647 	uadd8	r6, r6, r7
  406c6e:	faa5 f687 	sel	r6, r5, r7
  406c72:	b98e      	cbnz	r6, 406c98 <memchr+0x78>
  406c74:	d1ee      	bne.n	406c54 <memchr+0x34>
  406c76:	bcf0      	pop	{r4, r5, r6, r7}
  406c78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406c7c:	f002 0207 	and.w	r2, r2, #7
  406c80:	b132      	cbz	r2, 406c90 <memchr+0x70>
  406c82:	f810 3b01 	ldrb.w	r3, [r0], #1
  406c86:	3a01      	subs	r2, #1
  406c88:	ea83 0301 	eor.w	r3, r3, r1
  406c8c:	b113      	cbz	r3, 406c94 <memchr+0x74>
  406c8e:	d1f8      	bne.n	406c82 <memchr+0x62>
  406c90:	2000      	movs	r0, #0
  406c92:	4770      	bx	lr
  406c94:	3801      	subs	r0, #1
  406c96:	4770      	bx	lr
  406c98:	2d00      	cmp	r5, #0
  406c9a:	bf06      	itte	eq
  406c9c:	4635      	moveq	r5, r6
  406c9e:	3803      	subeq	r0, #3
  406ca0:	3807      	subne	r0, #7
  406ca2:	f015 0f01 	tst.w	r5, #1
  406ca6:	d107      	bne.n	406cb8 <memchr+0x98>
  406ca8:	3001      	adds	r0, #1
  406caa:	f415 7f80 	tst.w	r5, #256	; 0x100
  406cae:	bf02      	ittt	eq
  406cb0:	3001      	addeq	r0, #1
  406cb2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406cb6:	3001      	addeq	r0, #1
  406cb8:	bcf0      	pop	{r4, r5, r6, r7}
  406cba:	3801      	subs	r0, #1
  406cbc:	4770      	bx	lr
  406cbe:	bf00      	nop

00406cc0 <memmove>:
  406cc0:	4288      	cmp	r0, r1
  406cc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  406cc4:	d90d      	bls.n	406ce2 <memmove+0x22>
  406cc6:	188b      	adds	r3, r1, r2
  406cc8:	4298      	cmp	r0, r3
  406cca:	d20a      	bcs.n	406ce2 <memmove+0x22>
  406ccc:	1884      	adds	r4, r0, r2
  406cce:	2a00      	cmp	r2, #0
  406cd0:	d051      	beq.n	406d76 <memmove+0xb6>
  406cd2:	4622      	mov	r2, r4
  406cd4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406cd8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406cdc:	4299      	cmp	r1, r3
  406cde:	d1f9      	bne.n	406cd4 <memmove+0x14>
  406ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ce2:	2a0f      	cmp	r2, #15
  406ce4:	d948      	bls.n	406d78 <memmove+0xb8>
  406ce6:	ea41 0300 	orr.w	r3, r1, r0
  406cea:	079b      	lsls	r3, r3, #30
  406cec:	d146      	bne.n	406d7c <memmove+0xbc>
  406cee:	f100 0410 	add.w	r4, r0, #16
  406cf2:	f101 0310 	add.w	r3, r1, #16
  406cf6:	4615      	mov	r5, r2
  406cf8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406cfc:	f844 6c10 	str.w	r6, [r4, #-16]
  406d00:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d04:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d08:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406d0c:	f844 6c08 	str.w	r6, [r4, #-8]
  406d10:	3d10      	subs	r5, #16
  406d12:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406d16:	f844 6c04 	str.w	r6, [r4, #-4]
  406d1a:	2d0f      	cmp	r5, #15
  406d1c:	f103 0310 	add.w	r3, r3, #16
  406d20:	f104 0410 	add.w	r4, r4, #16
  406d24:	d8e8      	bhi.n	406cf8 <memmove+0x38>
  406d26:	f1a2 0310 	sub.w	r3, r2, #16
  406d2a:	f023 030f 	bic.w	r3, r3, #15
  406d2e:	f002 0e0f 	and.w	lr, r2, #15
  406d32:	3310      	adds	r3, #16
  406d34:	f1be 0f03 	cmp.w	lr, #3
  406d38:	4419      	add	r1, r3
  406d3a:	4403      	add	r3, r0
  406d3c:	d921      	bls.n	406d82 <memmove+0xc2>
  406d3e:	1f1e      	subs	r6, r3, #4
  406d40:	460d      	mov	r5, r1
  406d42:	4674      	mov	r4, lr
  406d44:	3c04      	subs	r4, #4
  406d46:	f855 7b04 	ldr.w	r7, [r5], #4
  406d4a:	f846 7f04 	str.w	r7, [r6, #4]!
  406d4e:	2c03      	cmp	r4, #3
  406d50:	d8f8      	bhi.n	406d44 <memmove+0x84>
  406d52:	f1ae 0404 	sub.w	r4, lr, #4
  406d56:	f024 0403 	bic.w	r4, r4, #3
  406d5a:	3404      	adds	r4, #4
  406d5c:	4421      	add	r1, r4
  406d5e:	4423      	add	r3, r4
  406d60:	f002 0203 	and.w	r2, r2, #3
  406d64:	b162      	cbz	r2, 406d80 <memmove+0xc0>
  406d66:	3b01      	subs	r3, #1
  406d68:	440a      	add	r2, r1
  406d6a:	f811 4b01 	ldrb.w	r4, [r1], #1
  406d6e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406d72:	428a      	cmp	r2, r1
  406d74:	d1f9      	bne.n	406d6a <memmove+0xaa>
  406d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d78:	4603      	mov	r3, r0
  406d7a:	e7f3      	b.n	406d64 <memmove+0xa4>
  406d7c:	4603      	mov	r3, r0
  406d7e:	e7f2      	b.n	406d66 <memmove+0xa6>
  406d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d82:	4672      	mov	r2, lr
  406d84:	e7ee      	b.n	406d64 <memmove+0xa4>
  406d86:	bf00      	nop

00406d88 <__malloc_lock>:
  406d88:	4801      	ldr	r0, [pc, #4]	; (406d90 <__malloc_lock+0x8>)
  406d8a:	f7ff bc05 	b.w	406598 <__retarget_lock_acquire_recursive>
  406d8e:	bf00      	nop
  406d90:	20400a7c 	.word	0x20400a7c

00406d94 <__malloc_unlock>:
  406d94:	4801      	ldr	r0, [pc, #4]	; (406d9c <__malloc_unlock+0x8>)
  406d96:	f7ff bc01 	b.w	40659c <__retarget_lock_release_recursive>
  406d9a:	bf00      	nop
  406d9c:	20400a7c 	.word	0x20400a7c

00406da0 <_Balloc>:
  406da0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406da2:	b570      	push	{r4, r5, r6, lr}
  406da4:	4605      	mov	r5, r0
  406da6:	460c      	mov	r4, r1
  406da8:	b14b      	cbz	r3, 406dbe <_Balloc+0x1e>
  406daa:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406dae:	b180      	cbz	r0, 406dd2 <_Balloc+0x32>
  406db0:	6802      	ldr	r2, [r0, #0]
  406db2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406db6:	2300      	movs	r3, #0
  406db8:	6103      	str	r3, [r0, #16]
  406dba:	60c3      	str	r3, [r0, #12]
  406dbc:	bd70      	pop	{r4, r5, r6, pc}
  406dbe:	2221      	movs	r2, #33	; 0x21
  406dc0:	2104      	movs	r1, #4
  406dc2:	f000 fe41 	bl	407a48 <_calloc_r>
  406dc6:	64e8      	str	r0, [r5, #76]	; 0x4c
  406dc8:	4603      	mov	r3, r0
  406dca:	2800      	cmp	r0, #0
  406dcc:	d1ed      	bne.n	406daa <_Balloc+0xa>
  406dce:	2000      	movs	r0, #0
  406dd0:	bd70      	pop	{r4, r5, r6, pc}
  406dd2:	2101      	movs	r1, #1
  406dd4:	fa01 f604 	lsl.w	r6, r1, r4
  406dd8:	1d72      	adds	r2, r6, #5
  406dda:	4628      	mov	r0, r5
  406ddc:	0092      	lsls	r2, r2, #2
  406dde:	f000 fe33 	bl	407a48 <_calloc_r>
  406de2:	2800      	cmp	r0, #0
  406de4:	d0f3      	beq.n	406dce <_Balloc+0x2e>
  406de6:	6044      	str	r4, [r0, #4]
  406de8:	6086      	str	r6, [r0, #8]
  406dea:	e7e4      	b.n	406db6 <_Balloc+0x16>

00406dec <_Bfree>:
  406dec:	b131      	cbz	r1, 406dfc <_Bfree+0x10>
  406dee:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406df0:	684a      	ldr	r2, [r1, #4]
  406df2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406df6:	6008      	str	r0, [r1, #0]
  406df8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406dfc:	4770      	bx	lr
  406dfe:	bf00      	nop

00406e00 <__multadd>:
  406e00:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e02:	690c      	ldr	r4, [r1, #16]
  406e04:	b083      	sub	sp, #12
  406e06:	460d      	mov	r5, r1
  406e08:	4606      	mov	r6, r0
  406e0a:	f101 0e14 	add.w	lr, r1, #20
  406e0e:	2700      	movs	r7, #0
  406e10:	f8de 0000 	ldr.w	r0, [lr]
  406e14:	b281      	uxth	r1, r0
  406e16:	fb02 3301 	mla	r3, r2, r1, r3
  406e1a:	0c01      	lsrs	r1, r0, #16
  406e1c:	0c18      	lsrs	r0, r3, #16
  406e1e:	fb02 0101 	mla	r1, r2, r1, r0
  406e22:	b29b      	uxth	r3, r3
  406e24:	3701      	adds	r7, #1
  406e26:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406e2a:	42bc      	cmp	r4, r7
  406e2c:	f84e 3b04 	str.w	r3, [lr], #4
  406e30:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406e34:	dcec      	bgt.n	406e10 <__multadd+0x10>
  406e36:	b13b      	cbz	r3, 406e48 <__multadd+0x48>
  406e38:	68aa      	ldr	r2, [r5, #8]
  406e3a:	4294      	cmp	r4, r2
  406e3c:	da07      	bge.n	406e4e <__multadd+0x4e>
  406e3e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406e42:	3401      	adds	r4, #1
  406e44:	6153      	str	r3, [r2, #20]
  406e46:	612c      	str	r4, [r5, #16]
  406e48:	4628      	mov	r0, r5
  406e4a:	b003      	add	sp, #12
  406e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e4e:	6869      	ldr	r1, [r5, #4]
  406e50:	9301      	str	r3, [sp, #4]
  406e52:	3101      	adds	r1, #1
  406e54:	4630      	mov	r0, r6
  406e56:	f7ff ffa3 	bl	406da0 <_Balloc>
  406e5a:	692a      	ldr	r2, [r5, #16]
  406e5c:	3202      	adds	r2, #2
  406e5e:	f105 010c 	add.w	r1, r5, #12
  406e62:	4607      	mov	r7, r0
  406e64:	0092      	lsls	r2, r2, #2
  406e66:	300c      	adds	r0, #12
  406e68:	f7fa ffa2 	bl	401db0 <memcpy>
  406e6c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406e6e:	6869      	ldr	r1, [r5, #4]
  406e70:	9b01      	ldr	r3, [sp, #4]
  406e72:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406e76:	6028      	str	r0, [r5, #0]
  406e78:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406e7c:	463d      	mov	r5, r7
  406e7e:	e7de      	b.n	406e3e <__multadd+0x3e>

00406e80 <__hi0bits>:
  406e80:	0c02      	lsrs	r2, r0, #16
  406e82:	0412      	lsls	r2, r2, #16
  406e84:	4603      	mov	r3, r0
  406e86:	b9b2      	cbnz	r2, 406eb6 <__hi0bits+0x36>
  406e88:	0403      	lsls	r3, r0, #16
  406e8a:	2010      	movs	r0, #16
  406e8c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406e90:	bf04      	itt	eq
  406e92:	021b      	lsleq	r3, r3, #8
  406e94:	3008      	addeq	r0, #8
  406e96:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406e9a:	bf04      	itt	eq
  406e9c:	011b      	lsleq	r3, r3, #4
  406e9e:	3004      	addeq	r0, #4
  406ea0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406ea4:	bf04      	itt	eq
  406ea6:	009b      	lsleq	r3, r3, #2
  406ea8:	3002      	addeq	r0, #2
  406eaa:	2b00      	cmp	r3, #0
  406eac:	db02      	blt.n	406eb4 <__hi0bits+0x34>
  406eae:	005b      	lsls	r3, r3, #1
  406eb0:	d403      	bmi.n	406eba <__hi0bits+0x3a>
  406eb2:	2020      	movs	r0, #32
  406eb4:	4770      	bx	lr
  406eb6:	2000      	movs	r0, #0
  406eb8:	e7e8      	b.n	406e8c <__hi0bits+0xc>
  406eba:	3001      	adds	r0, #1
  406ebc:	4770      	bx	lr
  406ebe:	bf00      	nop

00406ec0 <__lo0bits>:
  406ec0:	6803      	ldr	r3, [r0, #0]
  406ec2:	f013 0207 	ands.w	r2, r3, #7
  406ec6:	4601      	mov	r1, r0
  406ec8:	d007      	beq.n	406eda <__lo0bits+0x1a>
  406eca:	07da      	lsls	r2, r3, #31
  406ecc:	d421      	bmi.n	406f12 <__lo0bits+0x52>
  406ece:	0798      	lsls	r0, r3, #30
  406ed0:	d421      	bmi.n	406f16 <__lo0bits+0x56>
  406ed2:	089b      	lsrs	r3, r3, #2
  406ed4:	600b      	str	r3, [r1, #0]
  406ed6:	2002      	movs	r0, #2
  406ed8:	4770      	bx	lr
  406eda:	b298      	uxth	r0, r3
  406edc:	b198      	cbz	r0, 406f06 <__lo0bits+0x46>
  406ede:	4610      	mov	r0, r2
  406ee0:	f013 0fff 	tst.w	r3, #255	; 0xff
  406ee4:	bf04      	itt	eq
  406ee6:	0a1b      	lsreq	r3, r3, #8
  406ee8:	3008      	addeq	r0, #8
  406eea:	071a      	lsls	r2, r3, #28
  406eec:	bf04      	itt	eq
  406eee:	091b      	lsreq	r3, r3, #4
  406ef0:	3004      	addeq	r0, #4
  406ef2:	079a      	lsls	r2, r3, #30
  406ef4:	bf04      	itt	eq
  406ef6:	089b      	lsreq	r3, r3, #2
  406ef8:	3002      	addeq	r0, #2
  406efa:	07da      	lsls	r2, r3, #31
  406efc:	d407      	bmi.n	406f0e <__lo0bits+0x4e>
  406efe:	085b      	lsrs	r3, r3, #1
  406f00:	d104      	bne.n	406f0c <__lo0bits+0x4c>
  406f02:	2020      	movs	r0, #32
  406f04:	4770      	bx	lr
  406f06:	0c1b      	lsrs	r3, r3, #16
  406f08:	2010      	movs	r0, #16
  406f0a:	e7e9      	b.n	406ee0 <__lo0bits+0x20>
  406f0c:	3001      	adds	r0, #1
  406f0e:	600b      	str	r3, [r1, #0]
  406f10:	4770      	bx	lr
  406f12:	2000      	movs	r0, #0
  406f14:	4770      	bx	lr
  406f16:	085b      	lsrs	r3, r3, #1
  406f18:	600b      	str	r3, [r1, #0]
  406f1a:	2001      	movs	r0, #1
  406f1c:	4770      	bx	lr
  406f1e:	bf00      	nop

00406f20 <__i2b>:
  406f20:	b510      	push	{r4, lr}
  406f22:	460c      	mov	r4, r1
  406f24:	2101      	movs	r1, #1
  406f26:	f7ff ff3b 	bl	406da0 <_Balloc>
  406f2a:	2201      	movs	r2, #1
  406f2c:	6144      	str	r4, [r0, #20]
  406f2e:	6102      	str	r2, [r0, #16]
  406f30:	bd10      	pop	{r4, pc}
  406f32:	bf00      	nop

00406f34 <__multiply>:
  406f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f38:	690c      	ldr	r4, [r1, #16]
  406f3a:	6915      	ldr	r5, [r2, #16]
  406f3c:	42ac      	cmp	r4, r5
  406f3e:	b083      	sub	sp, #12
  406f40:	468b      	mov	fp, r1
  406f42:	4616      	mov	r6, r2
  406f44:	da04      	bge.n	406f50 <__multiply+0x1c>
  406f46:	4622      	mov	r2, r4
  406f48:	46b3      	mov	fp, r6
  406f4a:	462c      	mov	r4, r5
  406f4c:	460e      	mov	r6, r1
  406f4e:	4615      	mov	r5, r2
  406f50:	f8db 3008 	ldr.w	r3, [fp, #8]
  406f54:	f8db 1004 	ldr.w	r1, [fp, #4]
  406f58:	eb04 0805 	add.w	r8, r4, r5
  406f5c:	4598      	cmp	r8, r3
  406f5e:	bfc8      	it	gt
  406f60:	3101      	addgt	r1, #1
  406f62:	f7ff ff1d 	bl	406da0 <_Balloc>
  406f66:	f100 0914 	add.w	r9, r0, #20
  406f6a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406f6e:	45d1      	cmp	r9, sl
  406f70:	9000      	str	r0, [sp, #0]
  406f72:	d205      	bcs.n	406f80 <__multiply+0x4c>
  406f74:	464b      	mov	r3, r9
  406f76:	2100      	movs	r1, #0
  406f78:	f843 1b04 	str.w	r1, [r3], #4
  406f7c:	459a      	cmp	sl, r3
  406f7e:	d8fb      	bhi.n	406f78 <__multiply+0x44>
  406f80:	f106 0c14 	add.w	ip, r6, #20
  406f84:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406f88:	f10b 0b14 	add.w	fp, fp, #20
  406f8c:	459c      	cmp	ip, r3
  406f8e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406f92:	d24c      	bcs.n	40702e <__multiply+0xfa>
  406f94:	f8cd a004 	str.w	sl, [sp, #4]
  406f98:	469a      	mov	sl, r3
  406f9a:	f8dc 5000 	ldr.w	r5, [ip]
  406f9e:	b2af      	uxth	r7, r5
  406fa0:	b1ef      	cbz	r7, 406fde <__multiply+0xaa>
  406fa2:	2100      	movs	r1, #0
  406fa4:	464d      	mov	r5, r9
  406fa6:	465e      	mov	r6, fp
  406fa8:	460c      	mov	r4, r1
  406faa:	f856 2b04 	ldr.w	r2, [r6], #4
  406fae:	6828      	ldr	r0, [r5, #0]
  406fb0:	b293      	uxth	r3, r2
  406fb2:	b281      	uxth	r1, r0
  406fb4:	fb07 1303 	mla	r3, r7, r3, r1
  406fb8:	0c12      	lsrs	r2, r2, #16
  406fba:	0c01      	lsrs	r1, r0, #16
  406fbc:	4423      	add	r3, r4
  406fbe:	fb07 1102 	mla	r1, r7, r2, r1
  406fc2:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406fc6:	b29b      	uxth	r3, r3
  406fc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406fcc:	45b6      	cmp	lr, r6
  406fce:	f845 3b04 	str.w	r3, [r5], #4
  406fd2:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406fd6:	d8e8      	bhi.n	406faa <__multiply+0x76>
  406fd8:	602c      	str	r4, [r5, #0]
  406fda:	f8dc 5000 	ldr.w	r5, [ip]
  406fde:	0c2d      	lsrs	r5, r5, #16
  406fe0:	d01d      	beq.n	40701e <__multiply+0xea>
  406fe2:	f8d9 3000 	ldr.w	r3, [r9]
  406fe6:	4648      	mov	r0, r9
  406fe8:	461c      	mov	r4, r3
  406fea:	4659      	mov	r1, fp
  406fec:	2200      	movs	r2, #0
  406fee:	880e      	ldrh	r6, [r1, #0]
  406ff0:	0c24      	lsrs	r4, r4, #16
  406ff2:	fb05 4406 	mla	r4, r5, r6, r4
  406ff6:	4422      	add	r2, r4
  406ff8:	b29b      	uxth	r3, r3
  406ffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406ffe:	f840 3b04 	str.w	r3, [r0], #4
  407002:	f851 3b04 	ldr.w	r3, [r1], #4
  407006:	6804      	ldr	r4, [r0, #0]
  407008:	0c1b      	lsrs	r3, r3, #16
  40700a:	b2a6      	uxth	r6, r4
  40700c:	fb05 6303 	mla	r3, r5, r3, r6
  407010:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407014:	458e      	cmp	lr, r1
  407016:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40701a:	d8e8      	bhi.n	406fee <__multiply+0xba>
  40701c:	6003      	str	r3, [r0, #0]
  40701e:	f10c 0c04 	add.w	ip, ip, #4
  407022:	45e2      	cmp	sl, ip
  407024:	f109 0904 	add.w	r9, r9, #4
  407028:	d8b7      	bhi.n	406f9a <__multiply+0x66>
  40702a:	f8dd a004 	ldr.w	sl, [sp, #4]
  40702e:	f1b8 0f00 	cmp.w	r8, #0
  407032:	dd0b      	ble.n	40704c <__multiply+0x118>
  407034:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407038:	f1aa 0a04 	sub.w	sl, sl, #4
  40703c:	b11b      	cbz	r3, 407046 <__multiply+0x112>
  40703e:	e005      	b.n	40704c <__multiply+0x118>
  407040:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407044:	b913      	cbnz	r3, 40704c <__multiply+0x118>
  407046:	f1b8 0801 	subs.w	r8, r8, #1
  40704a:	d1f9      	bne.n	407040 <__multiply+0x10c>
  40704c:	9800      	ldr	r0, [sp, #0]
  40704e:	f8c0 8010 	str.w	r8, [r0, #16]
  407052:	b003      	add	sp, #12
  407054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407058 <__pow5mult>:
  407058:	f012 0303 	ands.w	r3, r2, #3
  40705c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407060:	4614      	mov	r4, r2
  407062:	4607      	mov	r7, r0
  407064:	d12e      	bne.n	4070c4 <__pow5mult+0x6c>
  407066:	460d      	mov	r5, r1
  407068:	10a4      	asrs	r4, r4, #2
  40706a:	d01c      	beq.n	4070a6 <__pow5mult+0x4e>
  40706c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40706e:	b396      	cbz	r6, 4070d6 <__pow5mult+0x7e>
  407070:	07e3      	lsls	r3, r4, #31
  407072:	f04f 0800 	mov.w	r8, #0
  407076:	d406      	bmi.n	407086 <__pow5mult+0x2e>
  407078:	1064      	asrs	r4, r4, #1
  40707a:	d014      	beq.n	4070a6 <__pow5mult+0x4e>
  40707c:	6830      	ldr	r0, [r6, #0]
  40707e:	b1a8      	cbz	r0, 4070ac <__pow5mult+0x54>
  407080:	4606      	mov	r6, r0
  407082:	07e3      	lsls	r3, r4, #31
  407084:	d5f8      	bpl.n	407078 <__pow5mult+0x20>
  407086:	4632      	mov	r2, r6
  407088:	4629      	mov	r1, r5
  40708a:	4638      	mov	r0, r7
  40708c:	f7ff ff52 	bl	406f34 <__multiply>
  407090:	b1b5      	cbz	r5, 4070c0 <__pow5mult+0x68>
  407092:	686a      	ldr	r2, [r5, #4]
  407094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407096:	1064      	asrs	r4, r4, #1
  407098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40709c:	6029      	str	r1, [r5, #0]
  40709e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4070a2:	4605      	mov	r5, r0
  4070a4:	d1ea      	bne.n	40707c <__pow5mult+0x24>
  4070a6:	4628      	mov	r0, r5
  4070a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070ac:	4632      	mov	r2, r6
  4070ae:	4631      	mov	r1, r6
  4070b0:	4638      	mov	r0, r7
  4070b2:	f7ff ff3f 	bl	406f34 <__multiply>
  4070b6:	6030      	str	r0, [r6, #0]
  4070b8:	f8c0 8000 	str.w	r8, [r0]
  4070bc:	4606      	mov	r6, r0
  4070be:	e7e0      	b.n	407082 <__pow5mult+0x2a>
  4070c0:	4605      	mov	r5, r0
  4070c2:	e7d9      	b.n	407078 <__pow5mult+0x20>
  4070c4:	1e5a      	subs	r2, r3, #1
  4070c6:	4d0b      	ldr	r5, [pc, #44]	; (4070f4 <__pow5mult+0x9c>)
  4070c8:	2300      	movs	r3, #0
  4070ca:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4070ce:	f7ff fe97 	bl	406e00 <__multadd>
  4070d2:	4605      	mov	r5, r0
  4070d4:	e7c8      	b.n	407068 <__pow5mult+0x10>
  4070d6:	2101      	movs	r1, #1
  4070d8:	4638      	mov	r0, r7
  4070da:	f7ff fe61 	bl	406da0 <_Balloc>
  4070de:	f240 2171 	movw	r1, #625	; 0x271
  4070e2:	2201      	movs	r2, #1
  4070e4:	2300      	movs	r3, #0
  4070e6:	6141      	str	r1, [r0, #20]
  4070e8:	6102      	str	r2, [r0, #16]
  4070ea:	4606      	mov	r6, r0
  4070ec:	64b8      	str	r0, [r7, #72]	; 0x48
  4070ee:	6003      	str	r3, [r0, #0]
  4070f0:	e7be      	b.n	407070 <__pow5mult+0x18>
  4070f2:	bf00      	nop
  4070f4:	00408e50 	.word	0x00408e50

004070f8 <__lshift>:
  4070f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4070fc:	4691      	mov	r9, r2
  4070fe:	690a      	ldr	r2, [r1, #16]
  407100:	688b      	ldr	r3, [r1, #8]
  407102:	ea4f 1469 	mov.w	r4, r9, asr #5
  407106:	eb04 0802 	add.w	r8, r4, r2
  40710a:	f108 0501 	add.w	r5, r8, #1
  40710e:	429d      	cmp	r5, r3
  407110:	460e      	mov	r6, r1
  407112:	4607      	mov	r7, r0
  407114:	6849      	ldr	r1, [r1, #4]
  407116:	dd04      	ble.n	407122 <__lshift+0x2a>
  407118:	005b      	lsls	r3, r3, #1
  40711a:	429d      	cmp	r5, r3
  40711c:	f101 0101 	add.w	r1, r1, #1
  407120:	dcfa      	bgt.n	407118 <__lshift+0x20>
  407122:	4638      	mov	r0, r7
  407124:	f7ff fe3c 	bl	406da0 <_Balloc>
  407128:	2c00      	cmp	r4, #0
  40712a:	f100 0314 	add.w	r3, r0, #20
  40712e:	dd06      	ble.n	40713e <__lshift+0x46>
  407130:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407134:	2100      	movs	r1, #0
  407136:	f843 1b04 	str.w	r1, [r3], #4
  40713a:	429a      	cmp	r2, r3
  40713c:	d1fb      	bne.n	407136 <__lshift+0x3e>
  40713e:	6934      	ldr	r4, [r6, #16]
  407140:	f106 0114 	add.w	r1, r6, #20
  407144:	f019 091f 	ands.w	r9, r9, #31
  407148:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40714c:	d01d      	beq.n	40718a <__lshift+0x92>
  40714e:	f1c9 0c20 	rsb	ip, r9, #32
  407152:	2200      	movs	r2, #0
  407154:	680c      	ldr	r4, [r1, #0]
  407156:	fa04 f409 	lsl.w	r4, r4, r9
  40715a:	4314      	orrs	r4, r2
  40715c:	f843 4b04 	str.w	r4, [r3], #4
  407160:	f851 2b04 	ldr.w	r2, [r1], #4
  407164:	458e      	cmp	lr, r1
  407166:	fa22 f20c 	lsr.w	r2, r2, ip
  40716a:	d8f3      	bhi.n	407154 <__lshift+0x5c>
  40716c:	601a      	str	r2, [r3, #0]
  40716e:	b10a      	cbz	r2, 407174 <__lshift+0x7c>
  407170:	f108 0502 	add.w	r5, r8, #2
  407174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407176:	6872      	ldr	r2, [r6, #4]
  407178:	3d01      	subs	r5, #1
  40717a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40717e:	6105      	str	r5, [r0, #16]
  407180:	6031      	str	r1, [r6, #0]
  407182:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40718a:	3b04      	subs	r3, #4
  40718c:	f851 2b04 	ldr.w	r2, [r1], #4
  407190:	f843 2f04 	str.w	r2, [r3, #4]!
  407194:	458e      	cmp	lr, r1
  407196:	d8f9      	bhi.n	40718c <__lshift+0x94>
  407198:	e7ec      	b.n	407174 <__lshift+0x7c>
  40719a:	bf00      	nop

0040719c <__mcmp>:
  40719c:	b430      	push	{r4, r5}
  40719e:	690b      	ldr	r3, [r1, #16]
  4071a0:	4605      	mov	r5, r0
  4071a2:	6900      	ldr	r0, [r0, #16]
  4071a4:	1ac0      	subs	r0, r0, r3
  4071a6:	d10f      	bne.n	4071c8 <__mcmp+0x2c>
  4071a8:	009b      	lsls	r3, r3, #2
  4071aa:	3514      	adds	r5, #20
  4071ac:	3114      	adds	r1, #20
  4071ae:	4419      	add	r1, r3
  4071b0:	442b      	add	r3, r5
  4071b2:	e001      	b.n	4071b8 <__mcmp+0x1c>
  4071b4:	429d      	cmp	r5, r3
  4071b6:	d207      	bcs.n	4071c8 <__mcmp+0x2c>
  4071b8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4071bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4071c0:	4294      	cmp	r4, r2
  4071c2:	d0f7      	beq.n	4071b4 <__mcmp+0x18>
  4071c4:	d302      	bcc.n	4071cc <__mcmp+0x30>
  4071c6:	2001      	movs	r0, #1
  4071c8:	bc30      	pop	{r4, r5}
  4071ca:	4770      	bx	lr
  4071cc:	f04f 30ff 	mov.w	r0, #4294967295
  4071d0:	e7fa      	b.n	4071c8 <__mcmp+0x2c>
  4071d2:	bf00      	nop

004071d4 <__mdiff>:
  4071d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4071d8:	690f      	ldr	r7, [r1, #16]
  4071da:	460e      	mov	r6, r1
  4071dc:	6911      	ldr	r1, [r2, #16]
  4071de:	1a7f      	subs	r7, r7, r1
  4071e0:	2f00      	cmp	r7, #0
  4071e2:	4690      	mov	r8, r2
  4071e4:	d117      	bne.n	407216 <__mdiff+0x42>
  4071e6:	0089      	lsls	r1, r1, #2
  4071e8:	f106 0514 	add.w	r5, r6, #20
  4071ec:	f102 0e14 	add.w	lr, r2, #20
  4071f0:	186b      	adds	r3, r5, r1
  4071f2:	4471      	add	r1, lr
  4071f4:	e001      	b.n	4071fa <__mdiff+0x26>
  4071f6:	429d      	cmp	r5, r3
  4071f8:	d25c      	bcs.n	4072b4 <__mdiff+0xe0>
  4071fa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4071fe:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407202:	42a2      	cmp	r2, r4
  407204:	d0f7      	beq.n	4071f6 <__mdiff+0x22>
  407206:	d25e      	bcs.n	4072c6 <__mdiff+0xf2>
  407208:	4633      	mov	r3, r6
  40720a:	462c      	mov	r4, r5
  40720c:	4646      	mov	r6, r8
  40720e:	4675      	mov	r5, lr
  407210:	4698      	mov	r8, r3
  407212:	2701      	movs	r7, #1
  407214:	e005      	b.n	407222 <__mdiff+0x4e>
  407216:	db58      	blt.n	4072ca <__mdiff+0xf6>
  407218:	f106 0514 	add.w	r5, r6, #20
  40721c:	f108 0414 	add.w	r4, r8, #20
  407220:	2700      	movs	r7, #0
  407222:	6871      	ldr	r1, [r6, #4]
  407224:	f7ff fdbc 	bl	406da0 <_Balloc>
  407228:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40722c:	6936      	ldr	r6, [r6, #16]
  40722e:	60c7      	str	r7, [r0, #12]
  407230:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407234:	46a6      	mov	lr, r4
  407236:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40723a:	f100 0414 	add.w	r4, r0, #20
  40723e:	2300      	movs	r3, #0
  407240:	f85e 1b04 	ldr.w	r1, [lr], #4
  407244:	f855 8b04 	ldr.w	r8, [r5], #4
  407248:	b28a      	uxth	r2, r1
  40724a:	fa13 f388 	uxtah	r3, r3, r8
  40724e:	0c09      	lsrs	r1, r1, #16
  407250:	1a9a      	subs	r2, r3, r2
  407252:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407256:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40725a:	b292      	uxth	r2, r2
  40725c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407260:	45f4      	cmp	ip, lr
  407262:	f844 2b04 	str.w	r2, [r4], #4
  407266:	ea4f 4323 	mov.w	r3, r3, asr #16
  40726a:	d8e9      	bhi.n	407240 <__mdiff+0x6c>
  40726c:	42af      	cmp	r7, r5
  40726e:	d917      	bls.n	4072a0 <__mdiff+0xcc>
  407270:	46a4      	mov	ip, r4
  407272:	46ae      	mov	lr, r5
  407274:	f85e 2b04 	ldr.w	r2, [lr], #4
  407278:	fa13 f382 	uxtah	r3, r3, r2
  40727c:	1419      	asrs	r1, r3, #16
  40727e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407282:	b29b      	uxth	r3, r3
  407284:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407288:	4577      	cmp	r7, lr
  40728a:	f84c 2b04 	str.w	r2, [ip], #4
  40728e:	ea4f 4321 	mov.w	r3, r1, asr #16
  407292:	d8ef      	bhi.n	407274 <__mdiff+0xa0>
  407294:	43ed      	mvns	r5, r5
  407296:	442f      	add	r7, r5
  407298:	f027 0703 	bic.w	r7, r7, #3
  40729c:	3704      	adds	r7, #4
  40729e:	443c      	add	r4, r7
  4072a0:	3c04      	subs	r4, #4
  4072a2:	b922      	cbnz	r2, 4072ae <__mdiff+0xda>
  4072a4:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4072a8:	3e01      	subs	r6, #1
  4072aa:	2b00      	cmp	r3, #0
  4072ac:	d0fa      	beq.n	4072a4 <__mdiff+0xd0>
  4072ae:	6106      	str	r6, [r0, #16]
  4072b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072b4:	2100      	movs	r1, #0
  4072b6:	f7ff fd73 	bl	406da0 <_Balloc>
  4072ba:	2201      	movs	r2, #1
  4072bc:	2300      	movs	r3, #0
  4072be:	6102      	str	r2, [r0, #16]
  4072c0:	6143      	str	r3, [r0, #20]
  4072c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072c6:	4674      	mov	r4, lr
  4072c8:	e7ab      	b.n	407222 <__mdiff+0x4e>
  4072ca:	4633      	mov	r3, r6
  4072cc:	f106 0414 	add.w	r4, r6, #20
  4072d0:	f102 0514 	add.w	r5, r2, #20
  4072d4:	4616      	mov	r6, r2
  4072d6:	2701      	movs	r7, #1
  4072d8:	4698      	mov	r8, r3
  4072da:	e7a2      	b.n	407222 <__mdiff+0x4e>

004072dc <__d2b>:
  4072dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4072e0:	b082      	sub	sp, #8
  4072e2:	2101      	movs	r1, #1
  4072e4:	461c      	mov	r4, r3
  4072e6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4072ea:	4615      	mov	r5, r2
  4072ec:	9e08      	ldr	r6, [sp, #32]
  4072ee:	f7ff fd57 	bl	406da0 <_Balloc>
  4072f2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4072f6:	4680      	mov	r8, r0
  4072f8:	b10f      	cbz	r7, 4072fe <__d2b+0x22>
  4072fa:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4072fe:	9401      	str	r4, [sp, #4]
  407300:	b31d      	cbz	r5, 40734a <__d2b+0x6e>
  407302:	a802      	add	r0, sp, #8
  407304:	f840 5d08 	str.w	r5, [r0, #-8]!
  407308:	f7ff fdda 	bl	406ec0 <__lo0bits>
  40730c:	2800      	cmp	r0, #0
  40730e:	d134      	bne.n	40737a <__d2b+0x9e>
  407310:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407314:	f8c8 2014 	str.w	r2, [r8, #20]
  407318:	2b00      	cmp	r3, #0
  40731a:	bf0c      	ite	eq
  40731c:	2101      	moveq	r1, #1
  40731e:	2102      	movne	r1, #2
  407320:	f8c8 3018 	str.w	r3, [r8, #24]
  407324:	f8c8 1010 	str.w	r1, [r8, #16]
  407328:	b9df      	cbnz	r7, 407362 <__d2b+0x86>
  40732a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40732e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407332:	6030      	str	r0, [r6, #0]
  407334:	6918      	ldr	r0, [r3, #16]
  407336:	f7ff fda3 	bl	406e80 <__hi0bits>
  40733a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40733c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407340:	6018      	str	r0, [r3, #0]
  407342:	4640      	mov	r0, r8
  407344:	b002      	add	sp, #8
  407346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40734a:	a801      	add	r0, sp, #4
  40734c:	f7ff fdb8 	bl	406ec0 <__lo0bits>
  407350:	9b01      	ldr	r3, [sp, #4]
  407352:	f8c8 3014 	str.w	r3, [r8, #20]
  407356:	2101      	movs	r1, #1
  407358:	3020      	adds	r0, #32
  40735a:	f8c8 1010 	str.w	r1, [r8, #16]
  40735e:	2f00      	cmp	r7, #0
  407360:	d0e3      	beq.n	40732a <__d2b+0x4e>
  407362:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407364:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407368:	4407      	add	r7, r0
  40736a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40736e:	6037      	str	r7, [r6, #0]
  407370:	6018      	str	r0, [r3, #0]
  407372:	4640      	mov	r0, r8
  407374:	b002      	add	sp, #8
  407376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40737a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40737e:	f1c0 0220 	rsb	r2, r0, #32
  407382:	fa03 f202 	lsl.w	r2, r3, r2
  407386:	430a      	orrs	r2, r1
  407388:	40c3      	lsrs	r3, r0
  40738a:	9301      	str	r3, [sp, #4]
  40738c:	f8c8 2014 	str.w	r2, [r8, #20]
  407390:	e7c2      	b.n	407318 <__d2b+0x3c>
  407392:	bf00      	nop

00407394 <_realloc_r>:
  407394:	2900      	cmp	r1, #0
  407396:	f000 8095 	beq.w	4074c4 <_realloc_r+0x130>
  40739a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40739e:	460d      	mov	r5, r1
  4073a0:	4616      	mov	r6, r2
  4073a2:	b083      	sub	sp, #12
  4073a4:	4680      	mov	r8, r0
  4073a6:	f106 070b 	add.w	r7, r6, #11
  4073aa:	f7ff fced 	bl	406d88 <__malloc_lock>
  4073ae:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4073b2:	2f16      	cmp	r7, #22
  4073b4:	f02e 0403 	bic.w	r4, lr, #3
  4073b8:	f1a5 0908 	sub.w	r9, r5, #8
  4073bc:	d83c      	bhi.n	407438 <_realloc_r+0xa4>
  4073be:	2210      	movs	r2, #16
  4073c0:	4617      	mov	r7, r2
  4073c2:	42be      	cmp	r6, r7
  4073c4:	d83d      	bhi.n	407442 <_realloc_r+0xae>
  4073c6:	4294      	cmp	r4, r2
  4073c8:	da43      	bge.n	407452 <_realloc_r+0xbe>
  4073ca:	4bc4      	ldr	r3, [pc, #784]	; (4076dc <_realloc_r+0x348>)
  4073cc:	6899      	ldr	r1, [r3, #8]
  4073ce:	eb09 0004 	add.w	r0, r9, r4
  4073d2:	4288      	cmp	r0, r1
  4073d4:	f000 80b4 	beq.w	407540 <_realloc_r+0x1ac>
  4073d8:	6843      	ldr	r3, [r0, #4]
  4073da:	f023 0101 	bic.w	r1, r3, #1
  4073de:	4401      	add	r1, r0
  4073e0:	6849      	ldr	r1, [r1, #4]
  4073e2:	07c9      	lsls	r1, r1, #31
  4073e4:	d54c      	bpl.n	407480 <_realloc_r+0xec>
  4073e6:	f01e 0f01 	tst.w	lr, #1
  4073ea:	f000 809b 	beq.w	407524 <_realloc_r+0x190>
  4073ee:	4631      	mov	r1, r6
  4073f0:	4640      	mov	r0, r8
  4073f2:	f7ff f94d 	bl	406690 <_malloc_r>
  4073f6:	4606      	mov	r6, r0
  4073f8:	2800      	cmp	r0, #0
  4073fa:	d03a      	beq.n	407472 <_realloc_r+0xde>
  4073fc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407400:	f023 0301 	bic.w	r3, r3, #1
  407404:	444b      	add	r3, r9
  407406:	f1a0 0208 	sub.w	r2, r0, #8
  40740a:	429a      	cmp	r2, r3
  40740c:	f000 8121 	beq.w	407652 <_realloc_r+0x2be>
  407410:	1f22      	subs	r2, r4, #4
  407412:	2a24      	cmp	r2, #36	; 0x24
  407414:	f200 8107 	bhi.w	407626 <_realloc_r+0x292>
  407418:	2a13      	cmp	r2, #19
  40741a:	f200 80db 	bhi.w	4075d4 <_realloc_r+0x240>
  40741e:	4603      	mov	r3, r0
  407420:	462a      	mov	r2, r5
  407422:	6811      	ldr	r1, [r2, #0]
  407424:	6019      	str	r1, [r3, #0]
  407426:	6851      	ldr	r1, [r2, #4]
  407428:	6059      	str	r1, [r3, #4]
  40742a:	6892      	ldr	r2, [r2, #8]
  40742c:	609a      	str	r2, [r3, #8]
  40742e:	4629      	mov	r1, r5
  407430:	4640      	mov	r0, r8
  407432:	f7fe fe09 	bl	406048 <_free_r>
  407436:	e01c      	b.n	407472 <_realloc_r+0xde>
  407438:	f027 0707 	bic.w	r7, r7, #7
  40743c:	2f00      	cmp	r7, #0
  40743e:	463a      	mov	r2, r7
  407440:	dabf      	bge.n	4073c2 <_realloc_r+0x2e>
  407442:	2600      	movs	r6, #0
  407444:	230c      	movs	r3, #12
  407446:	4630      	mov	r0, r6
  407448:	f8c8 3000 	str.w	r3, [r8]
  40744c:	b003      	add	sp, #12
  40744e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407452:	462e      	mov	r6, r5
  407454:	1be3      	subs	r3, r4, r7
  407456:	2b0f      	cmp	r3, #15
  407458:	d81e      	bhi.n	407498 <_realloc_r+0x104>
  40745a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40745e:	f003 0301 	and.w	r3, r3, #1
  407462:	4323      	orrs	r3, r4
  407464:	444c      	add	r4, r9
  407466:	f8c9 3004 	str.w	r3, [r9, #4]
  40746a:	6863      	ldr	r3, [r4, #4]
  40746c:	f043 0301 	orr.w	r3, r3, #1
  407470:	6063      	str	r3, [r4, #4]
  407472:	4640      	mov	r0, r8
  407474:	f7ff fc8e 	bl	406d94 <__malloc_unlock>
  407478:	4630      	mov	r0, r6
  40747a:	b003      	add	sp, #12
  40747c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407480:	f023 0303 	bic.w	r3, r3, #3
  407484:	18e1      	adds	r1, r4, r3
  407486:	4291      	cmp	r1, r2
  407488:	db1f      	blt.n	4074ca <_realloc_r+0x136>
  40748a:	68c3      	ldr	r3, [r0, #12]
  40748c:	6882      	ldr	r2, [r0, #8]
  40748e:	462e      	mov	r6, r5
  407490:	60d3      	str	r3, [r2, #12]
  407492:	460c      	mov	r4, r1
  407494:	609a      	str	r2, [r3, #8]
  407496:	e7dd      	b.n	407454 <_realloc_r+0xc0>
  407498:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40749c:	eb09 0107 	add.w	r1, r9, r7
  4074a0:	f002 0201 	and.w	r2, r2, #1
  4074a4:	444c      	add	r4, r9
  4074a6:	f043 0301 	orr.w	r3, r3, #1
  4074aa:	4317      	orrs	r7, r2
  4074ac:	f8c9 7004 	str.w	r7, [r9, #4]
  4074b0:	604b      	str	r3, [r1, #4]
  4074b2:	6863      	ldr	r3, [r4, #4]
  4074b4:	f043 0301 	orr.w	r3, r3, #1
  4074b8:	3108      	adds	r1, #8
  4074ba:	6063      	str	r3, [r4, #4]
  4074bc:	4640      	mov	r0, r8
  4074be:	f7fe fdc3 	bl	406048 <_free_r>
  4074c2:	e7d6      	b.n	407472 <_realloc_r+0xde>
  4074c4:	4611      	mov	r1, r2
  4074c6:	f7ff b8e3 	b.w	406690 <_malloc_r>
  4074ca:	f01e 0f01 	tst.w	lr, #1
  4074ce:	d18e      	bne.n	4073ee <_realloc_r+0x5a>
  4074d0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4074d4:	eba9 0a01 	sub.w	sl, r9, r1
  4074d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4074dc:	f021 0103 	bic.w	r1, r1, #3
  4074e0:	440b      	add	r3, r1
  4074e2:	4423      	add	r3, r4
  4074e4:	4293      	cmp	r3, r2
  4074e6:	db25      	blt.n	407534 <_realloc_r+0x1a0>
  4074e8:	68c2      	ldr	r2, [r0, #12]
  4074ea:	6881      	ldr	r1, [r0, #8]
  4074ec:	4656      	mov	r6, sl
  4074ee:	60ca      	str	r2, [r1, #12]
  4074f0:	6091      	str	r1, [r2, #8]
  4074f2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4074f6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4074fa:	1f22      	subs	r2, r4, #4
  4074fc:	2a24      	cmp	r2, #36	; 0x24
  4074fe:	60c1      	str	r1, [r0, #12]
  407500:	6088      	str	r0, [r1, #8]
  407502:	f200 8094 	bhi.w	40762e <_realloc_r+0x29a>
  407506:	2a13      	cmp	r2, #19
  407508:	d96f      	bls.n	4075ea <_realloc_r+0x256>
  40750a:	6829      	ldr	r1, [r5, #0]
  40750c:	f8ca 1008 	str.w	r1, [sl, #8]
  407510:	6869      	ldr	r1, [r5, #4]
  407512:	f8ca 100c 	str.w	r1, [sl, #12]
  407516:	2a1b      	cmp	r2, #27
  407518:	f200 80a2 	bhi.w	407660 <_realloc_r+0x2cc>
  40751c:	3508      	adds	r5, #8
  40751e:	f10a 0210 	add.w	r2, sl, #16
  407522:	e063      	b.n	4075ec <_realloc_r+0x258>
  407524:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407528:	eba9 0a03 	sub.w	sl, r9, r3
  40752c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407530:	f021 0103 	bic.w	r1, r1, #3
  407534:	1863      	adds	r3, r4, r1
  407536:	4293      	cmp	r3, r2
  407538:	f6ff af59 	blt.w	4073ee <_realloc_r+0x5a>
  40753c:	4656      	mov	r6, sl
  40753e:	e7d8      	b.n	4074f2 <_realloc_r+0x15e>
  407540:	6841      	ldr	r1, [r0, #4]
  407542:	f021 0b03 	bic.w	fp, r1, #3
  407546:	44a3      	add	fp, r4
  407548:	f107 0010 	add.w	r0, r7, #16
  40754c:	4583      	cmp	fp, r0
  40754e:	da56      	bge.n	4075fe <_realloc_r+0x26a>
  407550:	f01e 0f01 	tst.w	lr, #1
  407554:	f47f af4b 	bne.w	4073ee <_realloc_r+0x5a>
  407558:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40755c:	eba9 0a01 	sub.w	sl, r9, r1
  407560:	f8da 1004 	ldr.w	r1, [sl, #4]
  407564:	f021 0103 	bic.w	r1, r1, #3
  407568:	448b      	add	fp, r1
  40756a:	4558      	cmp	r0, fp
  40756c:	dce2      	bgt.n	407534 <_realloc_r+0x1a0>
  40756e:	4656      	mov	r6, sl
  407570:	f8da 100c 	ldr.w	r1, [sl, #12]
  407574:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407578:	1f22      	subs	r2, r4, #4
  40757a:	2a24      	cmp	r2, #36	; 0x24
  40757c:	60c1      	str	r1, [r0, #12]
  40757e:	6088      	str	r0, [r1, #8]
  407580:	f200 808f 	bhi.w	4076a2 <_realloc_r+0x30e>
  407584:	2a13      	cmp	r2, #19
  407586:	f240 808a 	bls.w	40769e <_realloc_r+0x30a>
  40758a:	6829      	ldr	r1, [r5, #0]
  40758c:	f8ca 1008 	str.w	r1, [sl, #8]
  407590:	6869      	ldr	r1, [r5, #4]
  407592:	f8ca 100c 	str.w	r1, [sl, #12]
  407596:	2a1b      	cmp	r2, #27
  407598:	f200 808a 	bhi.w	4076b0 <_realloc_r+0x31c>
  40759c:	3508      	adds	r5, #8
  40759e:	f10a 0210 	add.w	r2, sl, #16
  4075a2:	6829      	ldr	r1, [r5, #0]
  4075a4:	6011      	str	r1, [r2, #0]
  4075a6:	6869      	ldr	r1, [r5, #4]
  4075a8:	6051      	str	r1, [r2, #4]
  4075aa:	68a9      	ldr	r1, [r5, #8]
  4075ac:	6091      	str	r1, [r2, #8]
  4075ae:	eb0a 0107 	add.w	r1, sl, r7
  4075b2:	ebab 0207 	sub.w	r2, fp, r7
  4075b6:	f042 0201 	orr.w	r2, r2, #1
  4075ba:	6099      	str	r1, [r3, #8]
  4075bc:	604a      	str	r2, [r1, #4]
  4075be:	f8da 3004 	ldr.w	r3, [sl, #4]
  4075c2:	f003 0301 	and.w	r3, r3, #1
  4075c6:	431f      	orrs	r7, r3
  4075c8:	4640      	mov	r0, r8
  4075ca:	f8ca 7004 	str.w	r7, [sl, #4]
  4075ce:	f7ff fbe1 	bl	406d94 <__malloc_unlock>
  4075d2:	e751      	b.n	407478 <_realloc_r+0xe4>
  4075d4:	682b      	ldr	r3, [r5, #0]
  4075d6:	6003      	str	r3, [r0, #0]
  4075d8:	686b      	ldr	r3, [r5, #4]
  4075da:	6043      	str	r3, [r0, #4]
  4075dc:	2a1b      	cmp	r2, #27
  4075de:	d82d      	bhi.n	40763c <_realloc_r+0x2a8>
  4075e0:	f100 0308 	add.w	r3, r0, #8
  4075e4:	f105 0208 	add.w	r2, r5, #8
  4075e8:	e71b      	b.n	407422 <_realloc_r+0x8e>
  4075ea:	4632      	mov	r2, r6
  4075ec:	6829      	ldr	r1, [r5, #0]
  4075ee:	6011      	str	r1, [r2, #0]
  4075f0:	6869      	ldr	r1, [r5, #4]
  4075f2:	6051      	str	r1, [r2, #4]
  4075f4:	68a9      	ldr	r1, [r5, #8]
  4075f6:	6091      	str	r1, [r2, #8]
  4075f8:	461c      	mov	r4, r3
  4075fa:	46d1      	mov	r9, sl
  4075fc:	e72a      	b.n	407454 <_realloc_r+0xc0>
  4075fe:	eb09 0107 	add.w	r1, r9, r7
  407602:	ebab 0b07 	sub.w	fp, fp, r7
  407606:	f04b 0201 	orr.w	r2, fp, #1
  40760a:	6099      	str	r1, [r3, #8]
  40760c:	604a      	str	r2, [r1, #4]
  40760e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407612:	f003 0301 	and.w	r3, r3, #1
  407616:	431f      	orrs	r7, r3
  407618:	4640      	mov	r0, r8
  40761a:	f845 7c04 	str.w	r7, [r5, #-4]
  40761e:	f7ff fbb9 	bl	406d94 <__malloc_unlock>
  407622:	462e      	mov	r6, r5
  407624:	e728      	b.n	407478 <_realloc_r+0xe4>
  407626:	4629      	mov	r1, r5
  407628:	f7ff fb4a 	bl	406cc0 <memmove>
  40762c:	e6ff      	b.n	40742e <_realloc_r+0x9a>
  40762e:	4629      	mov	r1, r5
  407630:	4630      	mov	r0, r6
  407632:	461c      	mov	r4, r3
  407634:	46d1      	mov	r9, sl
  407636:	f7ff fb43 	bl	406cc0 <memmove>
  40763a:	e70b      	b.n	407454 <_realloc_r+0xc0>
  40763c:	68ab      	ldr	r3, [r5, #8]
  40763e:	6083      	str	r3, [r0, #8]
  407640:	68eb      	ldr	r3, [r5, #12]
  407642:	60c3      	str	r3, [r0, #12]
  407644:	2a24      	cmp	r2, #36	; 0x24
  407646:	d017      	beq.n	407678 <_realloc_r+0x2e4>
  407648:	f100 0310 	add.w	r3, r0, #16
  40764c:	f105 0210 	add.w	r2, r5, #16
  407650:	e6e7      	b.n	407422 <_realloc_r+0x8e>
  407652:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407656:	f023 0303 	bic.w	r3, r3, #3
  40765a:	441c      	add	r4, r3
  40765c:	462e      	mov	r6, r5
  40765e:	e6f9      	b.n	407454 <_realloc_r+0xc0>
  407660:	68a9      	ldr	r1, [r5, #8]
  407662:	f8ca 1010 	str.w	r1, [sl, #16]
  407666:	68e9      	ldr	r1, [r5, #12]
  407668:	f8ca 1014 	str.w	r1, [sl, #20]
  40766c:	2a24      	cmp	r2, #36	; 0x24
  40766e:	d00c      	beq.n	40768a <_realloc_r+0x2f6>
  407670:	3510      	adds	r5, #16
  407672:	f10a 0218 	add.w	r2, sl, #24
  407676:	e7b9      	b.n	4075ec <_realloc_r+0x258>
  407678:	692b      	ldr	r3, [r5, #16]
  40767a:	6103      	str	r3, [r0, #16]
  40767c:	696b      	ldr	r3, [r5, #20]
  40767e:	6143      	str	r3, [r0, #20]
  407680:	f105 0218 	add.w	r2, r5, #24
  407684:	f100 0318 	add.w	r3, r0, #24
  407688:	e6cb      	b.n	407422 <_realloc_r+0x8e>
  40768a:	692a      	ldr	r2, [r5, #16]
  40768c:	f8ca 2018 	str.w	r2, [sl, #24]
  407690:	696a      	ldr	r2, [r5, #20]
  407692:	f8ca 201c 	str.w	r2, [sl, #28]
  407696:	3518      	adds	r5, #24
  407698:	f10a 0220 	add.w	r2, sl, #32
  40769c:	e7a6      	b.n	4075ec <_realloc_r+0x258>
  40769e:	4632      	mov	r2, r6
  4076a0:	e77f      	b.n	4075a2 <_realloc_r+0x20e>
  4076a2:	4629      	mov	r1, r5
  4076a4:	4630      	mov	r0, r6
  4076a6:	9301      	str	r3, [sp, #4]
  4076a8:	f7ff fb0a 	bl	406cc0 <memmove>
  4076ac:	9b01      	ldr	r3, [sp, #4]
  4076ae:	e77e      	b.n	4075ae <_realloc_r+0x21a>
  4076b0:	68a9      	ldr	r1, [r5, #8]
  4076b2:	f8ca 1010 	str.w	r1, [sl, #16]
  4076b6:	68e9      	ldr	r1, [r5, #12]
  4076b8:	f8ca 1014 	str.w	r1, [sl, #20]
  4076bc:	2a24      	cmp	r2, #36	; 0x24
  4076be:	d003      	beq.n	4076c8 <_realloc_r+0x334>
  4076c0:	3510      	adds	r5, #16
  4076c2:	f10a 0218 	add.w	r2, sl, #24
  4076c6:	e76c      	b.n	4075a2 <_realloc_r+0x20e>
  4076c8:	692a      	ldr	r2, [r5, #16]
  4076ca:	f8ca 2018 	str.w	r2, [sl, #24]
  4076ce:	696a      	ldr	r2, [r5, #20]
  4076d0:	f8ca 201c 	str.w	r2, [sl, #28]
  4076d4:	3518      	adds	r5, #24
  4076d6:	f10a 0220 	add.w	r2, sl, #32
  4076da:	e762      	b.n	4075a2 <_realloc_r+0x20e>
  4076dc:	204005a8 	.word	0x204005a8

004076e0 <__sread>:
  4076e0:	b510      	push	{r4, lr}
  4076e2:	460c      	mov	r4, r1
  4076e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4076e8:	f7f9 fb2a 	bl	400d40 <_read_r>
  4076ec:	2800      	cmp	r0, #0
  4076ee:	db03      	blt.n	4076f8 <__sread+0x18>
  4076f0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4076f2:	4403      	add	r3, r0
  4076f4:	6523      	str	r3, [r4, #80]	; 0x50
  4076f6:	bd10      	pop	{r4, pc}
  4076f8:	89a3      	ldrh	r3, [r4, #12]
  4076fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4076fe:	81a3      	strh	r3, [r4, #12]
  407700:	bd10      	pop	{r4, pc}
  407702:	bf00      	nop

00407704 <__swrite>:
  407704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407708:	4616      	mov	r6, r2
  40770a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40770e:	461f      	mov	r7, r3
  407710:	05d3      	lsls	r3, r2, #23
  407712:	460c      	mov	r4, r1
  407714:	4605      	mov	r5, r0
  407716:	d507      	bpl.n	407728 <__swrite+0x24>
  407718:	2200      	movs	r2, #0
  40771a:	2302      	movs	r3, #2
  40771c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407720:	f7f9 fb4f 	bl	400dc2 <_lseek_r>
  407724:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407728:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40772c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407730:	81a2      	strh	r2, [r4, #12]
  407732:	463b      	mov	r3, r7
  407734:	4632      	mov	r2, r6
  407736:	4628      	mov	r0, r5
  407738:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40773c:	f7f9 bb12 	b.w	400d64 <_write_r>

00407740 <__sseek>:
  407740:	b510      	push	{r4, lr}
  407742:	460c      	mov	r4, r1
  407744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407748:	f7f9 fb3b 	bl	400dc2 <_lseek_r>
  40774c:	89a3      	ldrh	r3, [r4, #12]
  40774e:	1c42      	adds	r2, r0, #1
  407750:	bf0e      	itee	eq
  407752:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407756:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40775a:	6520      	strne	r0, [r4, #80]	; 0x50
  40775c:	81a3      	strh	r3, [r4, #12]
  40775e:	bd10      	pop	{r4, pc}

00407760 <__sclose>:
  407760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407764:	f7f9 bb22 	b.w	400dac <_close_r>

00407768 <__ssprint_r>:
  407768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40776c:	6893      	ldr	r3, [r2, #8]
  40776e:	b083      	sub	sp, #12
  407770:	4690      	mov	r8, r2
  407772:	2b00      	cmp	r3, #0
  407774:	d070      	beq.n	407858 <__ssprint_r+0xf0>
  407776:	4682      	mov	sl, r0
  407778:	460c      	mov	r4, r1
  40777a:	6817      	ldr	r7, [r2, #0]
  40777c:	688d      	ldr	r5, [r1, #8]
  40777e:	6808      	ldr	r0, [r1, #0]
  407780:	e042      	b.n	407808 <__ssprint_r+0xa0>
  407782:	89a3      	ldrh	r3, [r4, #12]
  407784:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407788:	d02e      	beq.n	4077e8 <__ssprint_r+0x80>
  40778a:	6965      	ldr	r5, [r4, #20]
  40778c:	6921      	ldr	r1, [r4, #16]
  40778e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407792:	eba0 0b01 	sub.w	fp, r0, r1
  407796:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40779a:	f10b 0001 	add.w	r0, fp, #1
  40779e:	106d      	asrs	r5, r5, #1
  4077a0:	4430      	add	r0, r6
  4077a2:	42a8      	cmp	r0, r5
  4077a4:	462a      	mov	r2, r5
  4077a6:	bf84      	itt	hi
  4077a8:	4605      	movhi	r5, r0
  4077aa:	462a      	movhi	r2, r5
  4077ac:	055b      	lsls	r3, r3, #21
  4077ae:	d538      	bpl.n	407822 <__ssprint_r+0xba>
  4077b0:	4611      	mov	r1, r2
  4077b2:	4650      	mov	r0, sl
  4077b4:	f7fe ff6c 	bl	406690 <_malloc_r>
  4077b8:	2800      	cmp	r0, #0
  4077ba:	d03c      	beq.n	407836 <__ssprint_r+0xce>
  4077bc:	465a      	mov	r2, fp
  4077be:	6921      	ldr	r1, [r4, #16]
  4077c0:	9001      	str	r0, [sp, #4]
  4077c2:	f7fa faf5 	bl	401db0 <memcpy>
  4077c6:	89a2      	ldrh	r2, [r4, #12]
  4077c8:	9b01      	ldr	r3, [sp, #4]
  4077ca:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4077ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4077d2:	81a2      	strh	r2, [r4, #12]
  4077d4:	eba5 020b 	sub.w	r2, r5, fp
  4077d8:	eb03 000b 	add.w	r0, r3, fp
  4077dc:	6165      	str	r5, [r4, #20]
  4077de:	6123      	str	r3, [r4, #16]
  4077e0:	6020      	str	r0, [r4, #0]
  4077e2:	60a2      	str	r2, [r4, #8]
  4077e4:	4635      	mov	r5, r6
  4077e6:	46b3      	mov	fp, r6
  4077e8:	465a      	mov	r2, fp
  4077ea:	4649      	mov	r1, r9
  4077ec:	f7ff fa68 	bl	406cc0 <memmove>
  4077f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4077f4:	68a2      	ldr	r2, [r4, #8]
  4077f6:	6820      	ldr	r0, [r4, #0]
  4077f8:	1b55      	subs	r5, r2, r5
  4077fa:	4458      	add	r0, fp
  4077fc:	1b9e      	subs	r6, r3, r6
  4077fe:	60a5      	str	r5, [r4, #8]
  407800:	6020      	str	r0, [r4, #0]
  407802:	f8c8 6008 	str.w	r6, [r8, #8]
  407806:	b33e      	cbz	r6, 407858 <__ssprint_r+0xf0>
  407808:	687e      	ldr	r6, [r7, #4]
  40780a:	463b      	mov	r3, r7
  40780c:	3708      	adds	r7, #8
  40780e:	2e00      	cmp	r6, #0
  407810:	d0fa      	beq.n	407808 <__ssprint_r+0xa0>
  407812:	42ae      	cmp	r6, r5
  407814:	f8d3 9000 	ldr.w	r9, [r3]
  407818:	46ab      	mov	fp, r5
  40781a:	d2b2      	bcs.n	407782 <__ssprint_r+0x1a>
  40781c:	4635      	mov	r5, r6
  40781e:	46b3      	mov	fp, r6
  407820:	e7e2      	b.n	4077e8 <__ssprint_r+0x80>
  407822:	4650      	mov	r0, sl
  407824:	f7ff fdb6 	bl	407394 <_realloc_r>
  407828:	4603      	mov	r3, r0
  40782a:	2800      	cmp	r0, #0
  40782c:	d1d2      	bne.n	4077d4 <__ssprint_r+0x6c>
  40782e:	6921      	ldr	r1, [r4, #16]
  407830:	4650      	mov	r0, sl
  407832:	f7fe fc09 	bl	406048 <_free_r>
  407836:	230c      	movs	r3, #12
  407838:	f8ca 3000 	str.w	r3, [sl]
  40783c:	89a3      	ldrh	r3, [r4, #12]
  40783e:	2200      	movs	r2, #0
  407840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407844:	f04f 30ff 	mov.w	r0, #4294967295
  407848:	81a3      	strh	r3, [r4, #12]
  40784a:	f8c8 2008 	str.w	r2, [r8, #8]
  40784e:	f8c8 2004 	str.w	r2, [r8, #4]
  407852:	b003      	add	sp, #12
  407854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407858:	2000      	movs	r0, #0
  40785a:	f8c8 0004 	str.w	r0, [r8, #4]
  40785e:	b003      	add	sp, #12
  407860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407864 <__swbuf_r>:
  407864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407866:	460d      	mov	r5, r1
  407868:	4614      	mov	r4, r2
  40786a:	4606      	mov	r6, r0
  40786c:	b110      	cbz	r0, 407874 <__swbuf_r+0x10>
  40786e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407870:	2b00      	cmp	r3, #0
  407872:	d04b      	beq.n	40790c <__swbuf_r+0xa8>
  407874:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407878:	69a3      	ldr	r3, [r4, #24]
  40787a:	60a3      	str	r3, [r4, #8]
  40787c:	b291      	uxth	r1, r2
  40787e:	0708      	lsls	r0, r1, #28
  407880:	d539      	bpl.n	4078f6 <__swbuf_r+0x92>
  407882:	6923      	ldr	r3, [r4, #16]
  407884:	2b00      	cmp	r3, #0
  407886:	d036      	beq.n	4078f6 <__swbuf_r+0x92>
  407888:	b2ed      	uxtb	r5, r5
  40788a:	0489      	lsls	r1, r1, #18
  40788c:	462f      	mov	r7, r5
  40788e:	d515      	bpl.n	4078bc <__swbuf_r+0x58>
  407890:	6822      	ldr	r2, [r4, #0]
  407892:	6961      	ldr	r1, [r4, #20]
  407894:	1ad3      	subs	r3, r2, r3
  407896:	428b      	cmp	r3, r1
  407898:	da1c      	bge.n	4078d4 <__swbuf_r+0x70>
  40789a:	3301      	adds	r3, #1
  40789c:	68a1      	ldr	r1, [r4, #8]
  40789e:	1c50      	adds	r0, r2, #1
  4078a0:	3901      	subs	r1, #1
  4078a2:	60a1      	str	r1, [r4, #8]
  4078a4:	6020      	str	r0, [r4, #0]
  4078a6:	7015      	strb	r5, [r2, #0]
  4078a8:	6962      	ldr	r2, [r4, #20]
  4078aa:	429a      	cmp	r2, r3
  4078ac:	d01a      	beq.n	4078e4 <__swbuf_r+0x80>
  4078ae:	89a3      	ldrh	r3, [r4, #12]
  4078b0:	07db      	lsls	r3, r3, #31
  4078b2:	d501      	bpl.n	4078b8 <__swbuf_r+0x54>
  4078b4:	2d0a      	cmp	r5, #10
  4078b6:	d015      	beq.n	4078e4 <__swbuf_r+0x80>
  4078b8:	4638      	mov	r0, r7
  4078ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078bc:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4078be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4078c2:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4078c6:	81a2      	strh	r2, [r4, #12]
  4078c8:	6822      	ldr	r2, [r4, #0]
  4078ca:	6661      	str	r1, [r4, #100]	; 0x64
  4078cc:	6961      	ldr	r1, [r4, #20]
  4078ce:	1ad3      	subs	r3, r2, r3
  4078d0:	428b      	cmp	r3, r1
  4078d2:	dbe2      	blt.n	40789a <__swbuf_r+0x36>
  4078d4:	4621      	mov	r1, r4
  4078d6:	4630      	mov	r0, r6
  4078d8:	f7fe fa38 	bl	405d4c <_fflush_r>
  4078dc:	b940      	cbnz	r0, 4078f0 <__swbuf_r+0x8c>
  4078de:	6822      	ldr	r2, [r4, #0]
  4078e0:	2301      	movs	r3, #1
  4078e2:	e7db      	b.n	40789c <__swbuf_r+0x38>
  4078e4:	4621      	mov	r1, r4
  4078e6:	4630      	mov	r0, r6
  4078e8:	f7fe fa30 	bl	405d4c <_fflush_r>
  4078ec:	2800      	cmp	r0, #0
  4078ee:	d0e3      	beq.n	4078b8 <__swbuf_r+0x54>
  4078f0:	f04f 37ff 	mov.w	r7, #4294967295
  4078f4:	e7e0      	b.n	4078b8 <__swbuf_r+0x54>
  4078f6:	4621      	mov	r1, r4
  4078f8:	4630      	mov	r0, r6
  4078fa:	f7fd f955 	bl	404ba8 <__swsetup_r>
  4078fe:	2800      	cmp	r0, #0
  407900:	d1f6      	bne.n	4078f0 <__swbuf_r+0x8c>
  407902:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407906:	6923      	ldr	r3, [r4, #16]
  407908:	b291      	uxth	r1, r2
  40790a:	e7bd      	b.n	407888 <__swbuf_r+0x24>
  40790c:	f7fe fa76 	bl	405dfc <__sinit>
  407910:	e7b0      	b.n	407874 <__swbuf_r+0x10>
  407912:	bf00      	nop

00407914 <_wcrtomb_r>:
  407914:	b5f0      	push	{r4, r5, r6, r7, lr}
  407916:	4606      	mov	r6, r0
  407918:	b085      	sub	sp, #20
  40791a:	461f      	mov	r7, r3
  40791c:	b189      	cbz	r1, 407942 <_wcrtomb_r+0x2e>
  40791e:	4c10      	ldr	r4, [pc, #64]	; (407960 <_wcrtomb_r+0x4c>)
  407920:	4d10      	ldr	r5, [pc, #64]	; (407964 <_wcrtomb_r+0x50>)
  407922:	6824      	ldr	r4, [r4, #0]
  407924:	6b64      	ldr	r4, [r4, #52]	; 0x34
  407926:	2c00      	cmp	r4, #0
  407928:	bf08      	it	eq
  40792a:	462c      	moveq	r4, r5
  40792c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407930:	47a0      	blx	r4
  407932:	1c43      	adds	r3, r0, #1
  407934:	d103      	bne.n	40793e <_wcrtomb_r+0x2a>
  407936:	2200      	movs	r2, #0
  407938:	238a      	movs	r3, #138	; 0x8a
  40793a:	603a      	str	r2, [r7, #0]
  40793c:	6033      	str	r3, [r6, #0]
  40793e:	b005      	add	sp, #20
  407940:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407942:	460c      	mov	r4, r1
  407944:	4906      	ldr	r1, [pc, #24]	; (407960 <_wcrtomb_r+0x4c>)
  407946:	4a07      	ldr	r2, [pc, #28]	; (407964 <_wcrtomb_r+0x50>)
  407948:	6809      	ldr	r1, [r1, #0]
  40794a:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40794c:	2900      	cmp	r1, #0
  40794e:	bf08      	it	eq
  407950:	4611      	moveq	r1, r2
  407952:	4622      	mov	r2, r4
  407954:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407958:	a901      	add	r1, sp, #4
  40795a:	47a0      	blx	r4
  40795c:	e7e9      	b.n	407932 <_wcrtomb_r+0x1e>
  40795e:	bf00      	nop
  407960:	20400008 	.word	0x20400008
  407964:	2040043c 	.word	0x2040043c

00407968 <__ascii_wctomb>:
  407968:	b121      	cbz	r1, 407974 <__ascii_wctomb+0xc>
  40796a:	2aff      	cmp	r2, #255	; 0xff
  40796c:	d804      	bhi.n	407978 <__ascii_wctomb+0x10>
  40796e:	700a      	strb	r2, [r1, #0]
  407970:	2001      	movs	r0, #1
  407972:	4770      	bx	lr
  407974:	4608      	mov	r0, r1
  407976:	4770      	bx	lr
  407978:	238a      	movs	r3, #138	; 0x8a
  40797a:	6003      	str	r3, [r0, #0]
  40797c:	f04f 30ff 	mov.w	r0, #4294967295
  407980:	4770      	bx	lr
  407982:	bf00      	nop

00407984 <__register_exitproc>:
  407984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407988:	4d2c      	ldr	r5, [pc, #176]	; (407a3c <__register_exitproc+0xb8>)
  40798a:	4606      	mov	r6, r0
  40798c:	6828      	ldr	r0, [r5, #0]
  40798e:	4698      	mov	r8, r3
  407990:	460f      	mov	r7, r1
  407992:	4691      	mov	r9, r2
  407994:	f7fe fe00 	bl	406598 <__retarget_lock_acquire_recursive>
  407998:	4b29      	ldr	r3, [pc, #164]	; (407a40 <__register_exitproc+0xbc>)
  40799a:	681c      	ldr	r4, [r3, #0]
  40799c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4079a0:	2b00      	cmp	r3, #0
  4079a2:	d03e      	beq.n	407a22 <__register_exitproc+0x9e>
  4079a4:	685a      	ldr	r2, [r3, #4]
  4079a6:	2a1f      	cmp	r2, #31
  4079a8:	dc1c      	bgt.n	4079e4 <__register_exitproc+0x60>
  4079aa:	f102 0e01 	add.w	lr, r2, #1
  4079ae:	b176      	cbz	r6, 4079ce <__register_exitproc+0x4a>
  4079b0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4079b4:	2401      	movs	r4, #1
  4079b6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4079ba:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4079be:	4094      	lsls	r4, r2
  4079c0:	4320      	orrs	r0, r4
  4079c2:	2e02      	cmp	r6, #2
  4079c4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4079c8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4079cc:	d023      	beq.n	407a16 <__register_exitproc+0x92>
  4079ce:	3202      	adds	r2, #2
  4079d0:	f8c3 e004 	str.w	lr, [r3, #4]
  4079d4:	6828      	ldr	r0, [r5, #0]
  4079d6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4079da:	f7fe fddf 	bl	40659c <__retarget_lock_release_recursive>
  4079de:	2000      	movs	r0, #0
  4079e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4079e4:	4b17      	ldr	r3, [pc, #92]	; (407a44 <__register_exitproc+0xc0>)
  4079e6:	b30b      	cbz	r3, 407a2c <__register_exitproc+0xa8>
  4079e8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4079ec:	f3af 8000 	nop.w
  4079f0:	4603      	mov	r3, r0
  4079f2:	b1d8      	cbz	r0, 407a2c <__register_exitproc+0xa8>
  4079f4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4079f8:	6002      	str	r2, [r0, #0]
  4079fa:	2100      	movs	r1, #0
  4079fc:	6041      	str	r1, [r0, #4]
  4079fe:	460a      	mov	r2, r1
  407a00:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407a04:	f04f 0e01 	mov.w	lr, #1
  407a08:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407a0c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407a10:	2e00      	cmp	r6, #0
  407a12:	d0dc      	beq.n	4079ce <__register_exitproc+0x4a>
  407a14:	e7cc      	b.n	4079b0 <__register_exitproc+0x2c>
  407a16:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407a1a:	430c      	orrs	r4, r1
  407a1c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407a20:	e7d5      	b.n	4079ce <__register_exitproc+0x4a>
  407a22:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407a26:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407a2a:	e7bb      	b.n	4079a4 <__register_exitproc+0x20>
  407a2c:	6828      	ldr	r0, [r5, #0]
  407a2e:	f7fe fdb5 	bl	40659c <__retarget_lock_release_recursive>
  407a32:	f04f 30ff 	mov.w	r0, #4294967295
  407a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a3a:	bf00      	nop
  407a3c:	20400438 	.word	0x20400438
  407a40:	00408cb4 	.word	0x00408cb4
  407a44:	00000000 	.word	0x00000000

00407a48 <_calloc_r>:
  407a48:	b510      	push	{r4, lr}
  407a4a:	fb02 f101 	mul.w	r1, r2, r1
  407a4e:	f7fe fe1f 	bl	406690 <_malloc_r>
  407a52:	4604      	mov	r4, r0
  407a54:	b1d8      	cbz	r0, 407a8e <_calloc_r+0x46>
  407a56:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407a5a:	f022 0203 	bic.w	r2, r2, #3
  407a5e:	3a04      	subs	r2, #4
  407a60:	2a24      	cmp	r2, #36	; 0x24
  407a62:	d818      	bhi.n	407a96 <_calloc_r+0x4e>
  407a64:	2a13      	cmp	r2, #19
  407a66:	d914      	bls.n	407a92 <_calloc_r+0x4a>
  407a68:	2300      	movs	r3, #0
  407a6a:	2a1b      	cmp	r2, #27
  407a6c:	6003      	str	r3, [r0, #0]
  407a6e:	6043      	str	r3, [r0, #4]
  407a70:	d916      	bls.n	407aa0 <_calloc_r+0x58>
  407a72:	2a24      	cmp	r2, #36	; 0x24
  407a74:	6083      	str	r3, [r0, #8]
  407a76:	60c3      	str	r3, [r0, #12]
  407a78:	bf11      	iteee	ne
  407a7a:	f100 0210 	addne.w	r2, r0, #16
  407a7e:	6103      	streq	r3, [r0, #16]
  407a80:	6143      	streq	r3, [r0, #20]
  407a82:	f100 0218 	addeq.w	r2, r0, #24
  407a86:	2300      	movs	r3, #0
  407a88:	6013      	str	r3, [r2, #0]
  407a8a:	6053      	str	r3, [r2, #4]
  407a8c:	6093      	str	r3, [r2, #8]
  407a8e:	4620      	mov	r0, r4
  407a90:	bd10      	pop	{r4, pc}
  407a92:	4602      	mov	r2, r0
  407a94:	e7f7      	b.n	407a86 <_calloc_r+0x3e>
  407a96:	2100      	movs	r1, #0
  407a98:	f7fa fa24 	bl	401ee4 <memset>
  407a9c:	4620      	mov	r0, r4
  407a9e:	bd10      	pop	{r4, pc}
  407aa0:	f100 0208 	add.w	r2, r0, #8
  407aa4:	e7ef      	b.n	407a86 <_calloc_r+0x3e>
  407aa6:	bf00      	nop

00407aa8 <_fclose_r>:
  407aa8:	b570      	push	{r4, r5, r6, lr}
  407aaa:	b159      	cbz	r1, 407ac4 <_fclose_r+0x1c>
  407aac:	4605      	mov	r5, r0
  407aae:	460c      	mov	r4, r1
  407ab0:	b110      	cbz	r0, 407ab8 <_fclose_r+0x10>
  407ab2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407ab4:	2b00      	cmp	r3, #0
  407ab6:	d03c      	beq.n	407b32 <_fclose_r+0x8a>
  407ab8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407aba:	07d8      	lsls	r0, r3, #31
  407abc:	d505      	bpl.n	407aca <_fclose_r+0x22>
  407abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407ac2:	b92b      	cbnz	r3, 407ad0 <_fclose_r+0x28>
  407ac4:	2600      	movs	r6, #0
  407ac6:	4630      	mov	r0, r6
  407ac8:	bd70      	pop	{r4, r5, r6, pc}
  407aca:	89a3      	ldrh	r3, [r4, #12]
  407acc:	0599      	lsls	r1, r3, #22
  407ace:	d53c      	bpl.n	407b4a <_fclose_r+0xa2>
  407ad0:	4621      	mov	r1, r4
  407ad2:	4628      	mov	r0, r5
  407ad4:	f7fe f89a 	bl	405c0c <__sflush_r>
  407ad8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407ada:	4606      	mov	r6, r0
  407adc:	b133      	cbz	r3, 407aec <_fclose_r+0x44>
  407ade:	69e1      	ldr	r1, [r4, #28]
  407ae0:	4628      	mov	r0, r5
  407ae2:	4798      	blx	r3
  407ae4:	2800      	cmp	r0, #0
  407ae6:	bfb8      	it	lt
  407ae8:	f04f 36ff 	movlt.w	r6, #4294967295
  407aec:	89a3      	ldrh	r3, [r4, #12]
  407aee:	061a      	lsls	r2, r3, #24
  407af0:	d422      	bmi.n	407b38 <_fclose_r+0x90>
  407af2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407af4:	b141      	cbz	r1, 407b08 <_fclose_r+0x60>
  407af6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407afa:	4299      	cmp	r1, r3
  407afc:	d002      	beq.n	407b04 <_fclose_r+0x5c>
  407afe:	4628      	mov	r0, r5
  407b00:	f7fe faa2 	bl	406048 <_free_r>
  407b04:	2300      	movs	r3, #0
  407b06:	6323      	str	r3, [r4, #48]	; 0x30
  407b08:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407b0a:	b121      	cbz	r1, 407b16 <_fclose_r+0x6e>
  407b0c:	4628      	mov	r0, r5
  407b0e:	f7fe fa9b 	bl	406048 <_free_r>
  407b12:	2300      	movs	r3, #0
  407b14:	6463      	str	r3, [r4, #68]	; 0x44
  407b16:	f7fe f99d 	bl	405e54 <__sfp_lock_acquire>
  407b1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407b1c:	2200      	movs	r2, #0
  407b1e:	07db      	lsls	r3, r3, #31
  407b20:	81a2      	strh	r2, [r4, #12]
  407b22:	d50e      	bpl.n	407b42 <_fclose_r+0x9a>
  407b24:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b26:	f7fe fd35 	bl	406594 <__retarget_lock_close_recursive>
  407b2a:	f7fe f999 	bl	405e60 <__sfp_lock_release>
  407b2e:	4630      	mov	r0, r6
  407b30:	bd70      	pop	{r4, r5, r6, pc}
  407b32:	f7fe f963 	bl	405dfc <__sinit>
  407b36:	e7bf      	b.n	407ab8 <_fclose_r+0x10>
  407b38:	6921      	ldr	r1, [r4, #16]
  407b3a:	4628      	mov	r0, r5
  407b3c:	f7fe fa84 	bl	406048 <_free_r>
  407b40:	e7d7      	b.n	407af2 <_fclose_r+0x4a>
  407b42:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b44:	f7fe fd2a 	bl	40659c <__retarget_lock_release_recursive>
  407b48:	e7ec      	b.n	407b24 <_fclose_r+0x7c>
  407b4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b4c:	f7fe fd24 	bl	406598 <__retarget_lock_acquire_recursive>
  407b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b54:	2b00      	cmp	r3, #0
  407b56:	d1bb      	bne.n	407ad0 <_fclose_r+0x28>
  407b58:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407b5a:	f016 0601 	ands.w	r6, r6, #1
  407b5e:	d1b1      	bne.n	407ac4 <_fclose_r+0x1c>
  407b60:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b62:	f7fe fd1b 	bl	40659c <__retarget_lock_release_recursive>
  407b66:	4630      	mov	r0, r6
  407b68:	bd70      	pop	{r4, r5, r6, pc}
  407b6a:	bf00      	nop

00407b6c <_isatty_r>:
  407b6c:	b538      	push	{r3, r4, r5, lr}
  407b6e:	4c07      	ldr	r4, [pc, #28]	; (407b8c <_isatty_r+0x20>)
  407b70:	2300      	movs	r3, #0
  407b72:	4605      	mov	r5, r0
  407b74:	4608      	mov	r0, r1
  407b76:	6023      	str	r3, [r4, #0]
  407b78:	f7f9 f940 	bl	400dfc <_isatty>
  407b7c:	1c43      	adds	r3, r0, #1
  407b7e:	d000      	beq.n	407b82 <_isatty_r+0x16>
  407b80:	bd38      	pop	{r3, r4, r5, pc}
  407b82:	6823      	ldr	r3, [r4, #0]
  407b84:	2b00      	cmp	r3, #0
  407b86:	d0fb      	beq.n	407b80 <_isatty_r+0x14>
  407b88:	602b      	str	r3, [r5, #0]
  407b8a:	bd38      	pop	{r3, r4, r5, pc}
  407b8c:	20400a68 	.word	0x20400a68

00407b90 <__aeabi_drsub>:
  407b90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407b94:	e002      	b.n	407b9c <__adddf3>
  407b96:	bf00      	nop

00407b98 <__aeabi_dsub>:
  407b98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407b9c <__adddf3>:
  407b9c:	b530      	push	{r4, r5, lr}
  407b9e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407ba2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407ba6:	ea94 0f05 	teq	r4, r5
  407baa:	bf08      	it	eq
  407bac:	ea90 0f02 	teqeq	r0, r2
  407bb0:	bf1f      	itttt	ne
  407bb2:	ea54 0c00 	orrsne.w	ip, r4, r0
  407bb6:	ea55 0c02 	orrsne.w	ip, r5, r2
  407bba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407bbe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407bc2:	f000 80e2 	beq.w	407d8a <__adddf3+0x1ee>
  407bc6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407bca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407bce:	bfb8      	it	lt
  407bd0:	426d      	neglt	r5, r5
  407bd2:	dd0c      	ble.n	407bee <__adddf3+0x52>
  407bd4:	442c      	add	r4, r5
  407bd6:	ea80 0202 	eor.w	r2, r0, r2
  407bda:	ea81 0303 	eor.w	r3, r1, r3
  407bde:	ea82 0000 	eor.w	r0, r2, r0
  407be2:	ea83 0101 	eor.w	r1, r3, r1
  407be6:	ea80 0202 	eor.w	r2, r0, r2
  407bea:	ea81 0303 	eor.w	r3, r1, r3
  407bee:	2d36      	cmp	r5, #54	; 0x36
  407bf0:	bf88      	it	hi
  407bf2:	bd30      	pophi	{r4, r5, pc}
  407bf4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407bf8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407bfc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407c00:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407c04:	d002      	beq.n	407c0c <__adddf3+0x70>
  407c06:	4240      	negs	r0, r0
  407c08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407c0c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407c10:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407c14:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407c18:	d002      	beq.n	407c20 <__adddf3+0x84>
  407c1a:	4252      	negs	r2, r2
  407c1c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407c20:	ea94 0f05 	teq	r4, r5
  407c24:	f000 80a7 	beq.w	407d76 <__adddf3+0x1da>
  407c28:	f1a4 0401 	sub.w	r4, r4, #1
  407c2c:	f1d5 0e20 	rsbs	lr, r5, #32
  407c30:	db0d      	blt.n	407c4e <__adddf3+0xb2>
  407c32:	fa02 fc0e 	lsl.w	ip, r2, lr
  407c36:	fa22 f205 	lsr.w	r2, r2, r5
  407c3a:	1880      	adds	r0, r0, r2
  407c3c:	f141 0100 	adc.w	r1, r1, #0
  407c40:	fa03 f20e 	lsl.w	r2, r3, lr
  407c44:	1880      	adds	r0, r0, r2
  407c46:	fa43 f305 	asr.w	r3, r3, r5
  407c4a:	4159      	adcs	r1, r3
  407c4c:	e00e      	b.n	407c6c <__adddf3+0xd0>
  407c4e:	f1a5 0520 	sub.w	r5, r5, #32
  407c52:	f10e 0e20 	add.w	lr, lr, #32
  407c56:	2a01      	cmp	r2, #1
  407c58:	fa03 fc0e 	lsl.w	ip, r3, lr
  407c5c:	bf28      	it	cs
  407c5e:	f04c 0c02 	orrcs.w	ip, ip, #2
  407c62:	fa43 f305 	asr.w	r3, r3, r5
  407c66:	18c0      	adds	r0, r0, r3
  407c68:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407c6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407c70:	d507      	bpl.n	407c82 <__adddf3+0xe6>
  407c72:	f04f 0e00 	mov.w	lr, #0
  407c76:	f1dc 0c00 	rsbs	ip, ip, #0
  407c7a:	eb7e 0000 	sbcs.w	r0, lr, r0
  407c7e:	eb6e 0101 	sbc.w	r1, lr, r1
  407c82:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407c86:	d31b      	bcc.n	407cc0 <__adddf3+0x124>
  407c88:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407c8c:	d30c      	bcc.n	407ca8 <__adddf3+0x10c>
  407c8e:	0849      	lsrs	r1, r1, #1
  407c90:	ea5f 0030 	movs.w	r0, r0, rrx
  407c94:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407c98:	f104 0401 	add.w	r4, r4, #1
  407c9c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407ca0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407ca4:	f080 809a 	bcs.w	407ddc <__adddf3+0x240>
  407ca8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407cac:	bf08      	it	eq
  407cae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407cb2:	f150 0000 	adcs.w	r0, r0, #0
  407cb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407cba:	ea41 0105 	orr.w	r1, r1, r5
  407cbe:	bd30      	pop	{r4, r5, pc}
  407cc0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407cc4:	4140      	adcs	r0, r0
  407cc6:	eb41 0101 	adc.w	r1, r1, r1
  407cca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407cce:	f1a4 0401 	sub.w	r4, r4, #1
  407cd2:	d1e9      	bne.n	407ca8 <__adddf3+0x10c>
  407cd4:	f091 0f00 	teq	r1, #0
  407cd8:	bf04      	itt	eq
  407cda:	4601      	moveq	r1, r0
  407cdc:	2000      	moveq	r0, #0
  407cde:	fab1 f381 	clz	r3, r1
  407ce2:	bf08      	it	eq
  407ce4:	3320      	addeq	r3, #32
  407ce6:	f1a3 030b 	sub.w	r3, r3, #11
  407cea:	f1b3 0220 	subs.w	r2, r3, #32
  407cee:	da0c      	bge.n	407d0a <__adddf3+0x16e>
  407cf0:	320c      	adds	r2, #12
  407cf2:	dd08      	ble.n	407d06 <__adddf3+0x16a>
  407cf4:	f102 0c14 	add.w	ip, r2, #20
  407cf8:	f1c2 020c 	rsb	r2, r2, #12
  407cfc:	fa01 f00c 	lsl.w	r0, r1, ip
  407d00:	fa21 f102 	lsr.w	r1, r1, r2
  407d04:	e00c      	b.n	407d20 <__adddf3+0x184>
  407d06:	f102 0214 	add.w	r2, r2, #20
  407d0a:	bfd8      	it	le
  407d0c:	f1c2 0c20 	rsble	ip, r2, #32
  407d10:	fa01 f102 	lsl.w	r1, r1, r2
  407d14:	fa20 fc0c 	lsr.w	ip, r0, ip
  407d18:	bfdc      	itt	le
  407d1a:	ea41 010c 	orrle.w	r1, r1, ip
  407d1e:	4090      	lslle	r0, r2
  407d20:	1ae4      	subs	r4, r4, r3
  407d22:	bfa2      	ittt	ge
  407d24:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407d28:	4329      	orrge	r1, r5
  407d2a:	bd30      	popge	{r4, r5, pc}
  407d2c:	ea6f 0404 	mvn.w	r4, r4
  407d30:	3c1f      	subs	r4, #31
  407d32:	da1c      	bge.n	407d6e <__adddf3+0x1d2>
  407d34:	340c      	adds	r4, #12
  407d36:	dc0e      	bgt.n	407d56 <__adddf3+0x1ba>
  407d38:	f104 0414 	add.w	r4, r4, #20
  407d3c:	f1c4 0220 	rsb	r2, r4, #32
  407d40:	fa20 f004 	lsr.w	r0, r0, r4
  407d44:	fa01 f302 	lsl.w	r3, r1, r2
  407d48:	ea40 0003 	orr.w	r0, r0, r3
  407d4c:	fa21 f304 	lsr.w	r3, r1, r4
  407d50:	ea45 0103 	orr.w	r1, r5, r3
  407d54:	bd30      	pop	{r4, r5, pc}
  407d56:	f1c4 040c 	rsb	r4, r4, #12
  407d5a:	f1c4 0220 	rsb	r2, r4, #32
  407d5e:	fa20 f002 	lsr.w	r0, r0, r2
  407d62:	fa01 f304 	lsl.w	r3, r1, r4
  407d66:	ea40 0003 	orr.w	r0, r0, r3
  407d6a:	4629      	mov	r1, r5
  407d6c:	bd30      	pop	{r4, r5, pc}
  407d6e:	fa21 f004 	lsr.w	r0, r1, r4
  407d72:	4629      	mov	r1, r5
  407d74:	bd30      	pop	{r4, r5, pc}
  407d76:	f094 0f00 	teq	r4, #0
  407d7a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407d7e:	bf06      	itte	eq
  407d80:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407d84:	3401      	addeq	r4, #1
  407d86:	3d01      	subne	r5, #1
  407d88:	e74e      	b.n	407c28 <__adddf3+0x8c>
  407d8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407d8e:	bf18      	it	ne
  407d90:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407d94:	d029      	beq.n	407dea <__adddf3+0x24e>
  407d96:	ea94 0f05 	teq	r4, r5
  407d9a:	bf08      	it	eq
  407d9c:	ea90 0f02 	teqeq	r0, r2
  407da0:	d005      	beq.n	407dae <__adddf3+0x212>
  407da2:	ea54 0c00 	orrs.w	ip, r4, r0
  407da6:	bf04      	itt	eq
  407da8:	4619      	moveq	r1, r3
  407daa:	4610      	moveq	r0, r2
  407dac:	bd30      	pop	{r4, r5, pc}
  407dae:	ea91 0f03 	teq	r1, r3
  407db2:	bf1e      	ittt	ne
  407db4:	2100      	movne	r1, #0
  407db6:	2000      	movne	r0, #0
  407db8:	bd30      	popne	{r4, r5, pc}
  407dba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407dbe:	d105      	bne.n	407dcc <__adddf3+0x230>
  407dc0:	0040      	lsls	r0, r0, #1
  407dc2:	4149      	adcs	r1, r1
  407dc4:	bf28      	it	cs
  407dc6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407dca:	bd30      	pop	{r4, r5, pc}
  407dcc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407dd0:	bf3c      	itt	cc
  407dd2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407dd6:	bd30      	popcc	{r4, r5, pc}
  407dd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407ddc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407de0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407de4:	f04f 0000 	mov.w	r0, #0
  407de8:	bd30      	pop	{r4, r5, pc}
  407dea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407dee:	bf1a      	itte	ne
  407df0:	4619      	movne	r1, r3
  407df2:	4610      	movne	r0, r2
  407df4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407df8:	bf1c      	itt	ne
  407dfa:	460b      	movne	r3, r1
  407dfc:	4602      	movne	r2, r0
  407dfe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407e02:	bf06      	itte	eq
  407e04:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407e08:	ea91 0f03 	teqeq	r1, r3
  407e0c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407e10:	bd30      	pop	{r4, r5, pc}
  407e12:	bf00      	nop

00407e14 <__aeabi_ui2d>:
  407e14:	f090 0f00 	teq	r0, #0
  407e18:	bf04      	itt	eq
  407e1a:	2100      	moveq	r1, #0
  407e1c:	4770      	bxeq	lr
  407e1e:	b530      	push	{r4, r5, lr}
  407e20:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407e24:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407e28:	f04f 0500 	mov.w	r5, #0
  407e2c:	f04f 0100 	mov.w	r1, #0
  407e30:	e750      	b.n	407cd4 <__adddf3+0x138>
  407e32:	bf00      	nop

00407e34 <__aeabi_i2d>:
  407e34:	f090 0f00 	teq	r0, #0
  407e38:	bf04      	itt	eq
  407e3a:	2100      	moveq	r1, #0
  407e3c:	4770      	bxeq	lr
  407e3e:	b530      	push	{r4, r5, lr}
  407e40:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407e44:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407e48:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407e4c:	bf48      	it	mi
  407e4e:	4240      	negmi	r0, r0
  407e50:	f04f 0100 	mov.w	r1, #0
  407e54:	e73e      	b.n	407cd4 <__adddf3+0x138>
  407e56:	bf00      	nop

00407e58 <__aeabi_f2d>:
  407e58:	0042      	lsls	r2, r0, #1
  407e5a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407e5e:	ea4f 0131 	mov.w	r1, r1, rrx
  407e62:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407e66:	bf1f      	itttt	ne
  407e68:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407e6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407e70:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407e74:	4770      	bxne	lr
  407e76:	f092 0f00 	teq	r2, #0
  407e7a:	bf14      	ite	ne
  407e7c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407e80:	4770      	bxeq	lr
  407e82:	b530      	push	{r4, r5, lr}
  407e84:	f44f 7460 	mov.w	r4, #896	; 0x380
  407e88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407e8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407e90:	e720      	b.n	407cd4 <__adddf3+0x138>
  407e92:	bf00      	nop

00407e94 <__aeabi_ul2d>:
  407e94:	ea50 0201 	orrs.w	r2, r0, r1
  407e98:	bf08      	it	eq
  407e9a:	4770      	bxeq	lr
  407e9c:	b530      	push	{r4, r5, lr}
  407e9e:	f04f 0500 	mov.w	r5, #0
  407ea2:	e00a      	b.n	407eba <__aeabi_l2d+0x16>

00407ea4 <__aeabi_l2d>:
  407ea4:	ea50 0201 	orrs.w	r2, r0, r1
  407ea8:	bf08      	it	eq
  407eaa:	4770      	bxeq	lr
  407eac:	b530      	push	{r4, r5, lr}
  407eae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407eb2:	d502      	bpl.n	407eba <__aeabi_l2d+0x16>
  407eb4:	4240      	negs	r0, r0
  407eb6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407eba:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407ebe:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407ec2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407ec6:	f43f aedc 	beq.w	407c82 <__adddf3+0xe6>
  407eca:	f04f 0203 	mov.w	r2, #3
  407ece:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407ed2:	bf18      	it	ne
  407ed4:	3203      	addne	r2, #3
  407ed6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407eda:	bf18      	it	ne
  407edc:	3203      	addne	r2, #3
  407ede:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407ee2:	f1c2 0320 	rsb	r3, r2, #32
  407ee6:	fa00 fc03 	lsl.w	ip, r0, r3
  407eea:	fa20 f002 	lsr.w	r0, r0, r2
  407eee:	fa01 fe03 	lsl.w	lr, r1, r3
  407ef2:	ea40 000e 	orr.w	r0, r0, lr
  407ef6:	fa21 f102 	lsr.w	r1, r1, r2
  407efa:	4414      	add	r4, r2
  407efc:	e6c1      	b.n	407c82 <__adddf3+0xe6>
  407efe:	bf00      	nop

00407f00 <__aeabi_dmul>:
  407f00:	b570      	push	{r4, r5, r6, lr}
  407f02:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407f06:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407f0a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407f0e:	bf1d      	ittte	ne
  407f10:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407f14:	ea94 0f0c 	teqne	r4, ip
  407f18:	ea95 0f0c 	teqne	r5, ip
  407f1c:	f000 f8de 	bleq	4080dc <__aeabi_dmul+0x1dc>
  407f20:	442c      	add	r4, r5
  407f22:	ea81 0603 	eor.w	r6, r1, r3
  407f26:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407f2a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407f2e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407f32:	bf18      	it	ne
  407f34:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407f38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407f3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407f40:	d038      	beq.n	407fb4 <__aeabi_dmul+0xb4>
  407f42:	fba0 ce02 	umull	ip, lr, r0, r2
  407f46:	f04f 0500 	mov.w	r5, #0
  407f4a:	fbe1 e502 	umlal	lr, r5, r1, r2
  407f4e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407f52:	fbe0 e503 	umlal	lr, r5, r0, r3
  407f56:	f04f 0600 	mov.w	r6, #0
  407f5a:	fbe1 5603 	umlal	r5, r6, r1, r3
  407f5e:	f09c 0f00 	teq	ip, #0
  407f62:	bf18      	it	ne
  407f64:	f04e 0e01 	orrne.w	lr, lr, #1
  407f68:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407f6c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407f70:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407f74:	d204      	bcs.n	407f80 <__aeabi_dmul+0x80>
  407f76:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407f7a:	416d      	adcs	r5, r5
  407f7c:	eb46 0606 	adc.w	r6, r6, r6
  407f80:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407f84:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407f88:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407f8c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407f90:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407f94:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407f98:	bf88      	it	hi
  407f9a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407f9e:	d81e      	bhi.n	407fde <__aeabi_dmul+0xde>
  407fa0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407fa4:	bf08      	it	eq
  407fa6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407faa:	f150 0000 	adcs.w	r0, r0, #0
  407fae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407fb2:	bd70      	pop	{r4, r5, r6, pc}
  407fb4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407fb8:	ea46 0101 	orr.w	r1, r6, r1
  407fbc:	ea40 0002 	orr.w	r0, r0, r2
  407fc0:	ea81 0103 	eor.w	r1, r1, r3
  407fc4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407fc8:	bfc2      	ittt	gt
  407fca:	ebd4 050c 	rsbsgt	r5, r4, ip
  407fce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407fd2:	bd70      	popgt	{r4, r5, r6, pc}
  407fd4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407fd8:	f04f 0e00 	mov.w	lr, #0
  407fdc:	3c01      	subs	r4, #1
  407fde:	f300 80ab 	bgt.w	408138 <__aeabi_dmul+0x238>
  407fe2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407fe6:	bfde      	ittt	le
  407fe8:	2000      	movle	r0, #0
  407fea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407fee:	bd70      	pople	{r4, r5, r6, pc}
  407ff0:	f1c4 0400 	rsb	r4, r4, #0
  407ff4:	3c20      	subs	r4, #32
  407ff6:	da35      	bge.n	408064 <__aeabi_dmul+0x164>
  407ff8:	340c      	adds	r4, #12
  407ffa:	dc1b      	bgt.n	408034 <__aeabi_dmul+0x134>
  407ffc:	f104 0414 	add.w	r4, r4, #20
  408000:	f1c4 0520 	rsb	r5, r4, #32
  408004:	fa00 f305 	lsl.w	r3, r0, r5
  408008:	fa20 f004 	lsr.w	r0, r0, r4
  40800c:	fa01 f205 	lsl.w	r2, r1, r5
  408010:	ea40 0002 	orr.w	r0, r0, r2
  408014:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408018:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40801c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408020:	fa21 f604 	lsr.w	r6, r1, r4
  408024:	eb42 0106 	adc.w	r1, r2, r6
  408028:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40802c:	bf08      	it	eq
  40802e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408032:	bd70      	pop	{r4, r5, r6, pc}
  408034:	f1c4 040c 	rsb	r4, r4, #12
  408038:	f1c4 0520 	rsb	r5, r4, #32
  40803c:	fa00 f304 	lsl.w	r3, r0, r4
  408040:	fa20 f005 	lsr.w	r0, r0, r5
  408044:	fa01 f204 	lsl.w	r2, r1, r4
  408048:	ea40 0002 	orr.w	r0, r0, r2
  40804c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408050:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408054:	f141 0100 	adc.w	r1, r1, #0
  408058:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40805c:	bf08      	it	eq
  40805e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408062:	bd70      	pop	{r4, r5, r6, pc}
  408064:	f1c4 0520 	rsb	r5, r4, #32
  408068:	fa00 f205 	lsl.w	r2, r0, r5
  40806c:	ea4e 0e02 	orr.w	lr, lr, r2
  408070:	fa20 f304 	lsr.w	r3, r0, r4
  408074:	fa01 f205 	lsl.w	r2, r1, r5
  408078:	ea43 0302 	orr.w	r3, r3, r2
  40807c:	fa21 f004 	lsr.w	r0, r1, r4
  408080:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408084:	fa21 f204 	lsr.w	r2, r1, r4
  408088:	ea20 0002 	bic.w	r0, r0, r2
  40808c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408090:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408094:	bf08      	it	eq
  408096:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40809a:	bd70      	pop	{r4, r5, r6, pc}
  40809c:	f094 0f00 	teq	r4, #0
  4080a0:	d10f      	bne.n	4080c2 <__aeabi_dmul+0x1c2>
  4080a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4080a6:	0040      	lsls	r0, r0, #1
  4080a8:	eb41 0101 	adc.w	r1, r1, r1
  4080ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4080b0:	bf08      	it	eq
  4080b2:	3c01      	subeq	r4, #1
  4080b4:	d0f7      	beq.n	4080a6 <__aeabi_dmul+0x1a6>
  4080b6:	ea41 0106 	orr.w	r1, r1, r6
  4080ba:	f095 0f00 	teq	r5, #0
  4080be:	bf18      	it	ne
  4080c0:	4770      	bxne	lr
  4080c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4080c6:	0052      	lsls	r2, r2, #1
  4080c8:	eb43 0303 	adc.w	r3, r3, r3
  4080cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4080d0:	bf08      	it	eq
  4080d2:	3d01      	subeq	r5, #1
  4080d4:	d0f7      	beq.n	4080c6 <__aeabi_dmul+0x1c6>
  4080d6:	ea43 0306 	orr.w	r3, r3, r6
  4080da:	4770      	bx	lr
  4080dc:	ea94 0f0c 	teq	r4, ip
  4080e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4080e4:	bf18      	it	ne
  4080e6:	ea95 0f0c 	teqne	r5, ip
  4080ea:	d00c      	beq.n	408106 <__aeabi_dmul+0x206>
  4080ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4080f0:	bf18      	it	ne
  4080f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4080f6:	d1d1      	bne.n	40809c <__aeabi_dmul+0x19c>
  4080f8:	ea81 0103 	eor.w	r1, r1, r3
  4080fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408100:	f04f 0000 	mov.w	r0, #0
  408104:	bd70      	pop	{r4, r5, r6, pc}
  408106:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40810a:	bf06      	itte	eq
  40810c:	4610      	moveq	r0, r2
  40810e:	4619      	moveq	r1, r3
  408110:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408114:	d019      	beq.n	40814a <__aeabi_dmul+0x24a>
  408116:	ea94 0f0c 	teq	r4, ip
  40811a:	d102      	bne.n	408122 <__aeabi_dmul+0x222>
  40811c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408120:	d113      	bne.n	40814a <__aeabi_dmul+0x24a>
  408122:	ea95 0f0c 	teq	r5, ip
  408126:	d105      	bne.n	408134 <__aeabi_dmul+0x234>
  408128:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40812c:	bf1c      	itt	ne
  40812e:	4610      	movne	r0, r2
  408130:	4619      	movne	r1, r3
  408132:	d10a      	bne.n	40814a <__aeabi_dmul+0x24a>
  408134:	ea81 0103 	eor.w	r1, r1, r3
  408138:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40813c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408140:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408144:	f04f 0000 	mov.w	r0, #0
  408148:	bd70      	pop	{r4, r5, r6, pc}
  40814a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40814e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408152:	bd70      	pop	{r4, r5, r6, pc}

00408154 <__aeabi_ddiv>:
  408154:	b570      	push	{r4, r5, r6, lr}
  408156:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40815a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40815e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408162:	bf1d      	ittte	ne
  408164:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408168:	ea94 0f0c 	teqne	r4, ip
  40816c:	ea95 0f0c 	teqne	r5, ip
  408170:	f000 f8a7 	bleq	4082c2 <__aeabi_ddiv+0x16e>
  408174:	eba4 0405 	sub.w	r4, r4, r5
  408178:	ea81 0e03 	eor.w	lr, r1, r3
  40817c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408180:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408184:	f000 8088 	beq.w	408298 <__aeabi_ddiv+0x144>
  408188:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40818c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408190:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408194:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408198:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40819c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4081a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4081a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4081a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4081ac:	429d      	cmp	r5, r3
  4081ae:	bf08      	it	eq
  4081b0:	4296      	cmpeq	r6, r2
  4081b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4081b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4081ba:	d202      	bcs.n	4081c2 <__aeabi_ddiv+0x6e>
  4081bc:	085b      	lsrs	r3, r3, #1
  4081be:	ea4f 0232 	mov.w	r2, r2, rrx
  4081c2:	1ab6      	subs	r6, r6, r2
  4081c4:	eb65 0503 	sbc.w	r5, r5, r3
  4081c8:	085b      	lsrs	r3, r3, #1
  4081ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4081ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4081d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4081d6:	ebb6 0e02 	subs.w	lr, r6, r2
  4081da:	eb75 0e03 	sbcs.w	lr, r5, r3
  4081de:	bf22      	ittt	cs
  4081e0:	1ab6      	subcs	r6, r6, r2
  4081e2:	4675      	movcs	r5, lr
  4081e4:	ea40 000c 	orrcs.w	r0, r0, ip
  4081e8:	085b      	lsrs	r3, r3, #1
  4081ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4081ee:	ebb6 0e02 	subs.w	lr, r6, r2
  4081f2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4081f6:	bf22      	ittt	cs
  4081f8:	1ab6      	subcs	r6, r6, r2
  4081fa:	4675      	movcs	r5, lr
  4081fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408200:	085b      	lsrs	r3, r3, #1
  408202:	ea4f 0232 	mov.w	r2, r2, rrx
  408206:	ebb6 0e02 	subs.w	lr, r6, r2
  40820a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40820e:	bf22      	ittt	cs
  408210:	1ab6      	subcs	r6, r6, r2
  408212:	4675      	movcs	r5, lr
  408214:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408218:	085b      	lsrs	r3, r3, #1
  40821a:	ea4f 0232 	mov.w	r2, r2, rrx
  40821e:	ebb6 0e02 	subs.w	lr, r6, r2
  408222:	eb75 0e03 	sbcs.w	lr, r5, r3
  408226:	bf22      	ittt	cs
  408228:	1ab6      	subcs	r6, r6, r2
  40822a:	4675      	movcs	r5, lr
  40822c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408230:	ea55 0e06 	orrs.w	lr, r5, r6
  408234:	d018      	beq.n	408268 <__aeabi_ddiv+0x114>
  408236:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40823a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40823e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408242:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408246:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40824a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40824e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408252:	d1c0      	bne.n	4081d6 <__aeabi_ddiv+0x82>
  408254:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408258:	d10b      	bne.n	408272 <__aeabi_ddiv+0x11e>
  40825a:	ea41 0100 	orr.w	r1, r1, r0
  40825e:	f04f 0000 	mov.w	r0, #0
  408262:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408266:	e7b6      	b.n	4081d6 <__aeabi_ddiv+0x82>
  408268:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40826c:	bf04      	itt	eq
  40826e:	4301      	orreq	r1, r0
  408270:	2000      	moveq	r0, #0
  408272:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408276:	bf88      	it	hi
  408278:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40827c:	f63f aeaf 	bhi.w	407fde <__aeabi_dmul+0xde>
  408280:	ebb5 0c03 	subs.w	ip, r5, r3
  408284:	bf04      	itt	eq
  408286:	ebb6 0c02 	subseq.w	ip, r6, r2
  40828a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40828e:	f150 0000 	adcs.w	r0, r0, #0
  408292:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408296:	bd70      	pop	{r4, r5, r6, pc}
  408298:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40829c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4082a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4082a4:	bfc2      	ittt	gt
  4082a6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4082aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4082ae:	bd70      	popgt	{r4, r5, r6, pc}
  4082b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4082b4:	f04f 0e00 	mov.w	lr, #0
  4082b8:	3c01      	subs	r4, #1
  4082ba:	e690      	b.n	407fde <__aeabi_dmul+0xde>
  4082bc:	ea45 0e06 	orr.w	lr, r5, r6
  4082c0:	e68d      	b.n	407fde <__aeabi_dmul+0xde>
  4082c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4082c6:	ea94 0f0c 	teq	r4, ip
  4082ca:	bf08      	it	eq
  4082cc:	ea95 0f0c 	teqeq	r5, ip
  4082d0:	f43f af3b 	beq.w	40814a <__aeabi_dmul+0x24a>
  4082d4:	ea94 0f0c 	teq	r4, ip
  4082d8:	d10a      	bne.n	4082f0 <__aeabi_ddiv+0x19c>
  4082da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4082de:	f47f af34 	bne.w	40814a <__aeabi_dmul+0x24a>
  4082e2:	ea95 0f0c 	teq	r5, ip
  4082e6:	f47f af25 	bne.w	408134 <__aeabi_dmul+0x234>
  4082ea:	4610      	mov	r0, r2
  4082ec:	4619      	mov	r1, r3
  4082ee:	e72c      	b.n	40814a <__aeabi_dmul+0x24a>
  4082f0:	ea95 0f0c 	teq	r5, ip
  4082f4:	d106      	bne.n	408304 <__aeabi_ddiv+0x1b0>
  4082f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4082fa:	f43f aefd 	beq.w	4080f8 <__aeabi_dmul+0x1f8>
  4082fe:	4610      	mov	r0, r2
  408300:	4619      	mov	r1, r3
  408302:	e722      	b.n	40814a <__aeabi_dmul+0x24a>
  408304:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408308:	bf18      	it	ne
  40830a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40830e:	f47f aec5 	bne.w	40809c <__aeabi_dmul+0x19c>
  408312:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408316:	f47f af0d 	bne.w	408134 <__aeabi_dmul+0x234>
  40831a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40831e:	f47f aeeb 	bne.w	4080f8 <__aeabi_dmul+0x1f8>
  408322:	e712      	b.n	40814a <__aeabi_dmul+0x24a>

00408324 <__gedf2>:
  408324:	f04f 3cff 	mov.w	ip, #4294967295
  408328:	e006      	b.n	408338 <__cmpdf2+0x4>
  40832a:	bf00      	nop

0040832c <__ledf2>:
  40832c:	f04f 0c01 	mov.w	ip, #1
  408330:	e002      	b.n	408338 <__cmpdf2+0x4>
  408332:	bf00      	nop

00408334 <__cmpdf2>:
  408334:	f04f 0c01 	mov.w	ip, #1
  408338:	f84d cd04 	str.w	ip, [sp, #-4]!
  40833c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408340:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408344:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408348:	bf18      	it	ne
  40834a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40834e:	d01b      	beq.n	408388 <__cmpdf2+0x54>
  408350:	b001      	add	sp, #4
  408352:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408356:	bf0c      	ite	eq
  408358:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40835c:	ea91 0f03 	teqne	r1, r3
  408360:	bf02      	ittt	eq
  408362:	ea90 0f02 	teqeq	r0, r2
  408366:	2000      	moveq	r0, #0
  408368:	4770      	bxeq	lr
  40836a:	f110 0f00 	cmn.w	r0, #0
  40836e:	ea91 0f03 	teq	r1, r3
  408372:	bf58      	it	pl
  408374:	4299      	cmppl	r1, r3
  408376:	bf08      	it	eq
  408378:	4290      	cmpeq	r0, r2
  40837a:	bf2c      	ite	cs
  40837c:	17d8      	asrcs	r0, r3, #31
  40837e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408382:	f040 0001 	orr.w	r0, r0, #1
  408386:	4770      	bx	lr
  408388:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40838c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408390:	d102      	bne.n	408398 <__cmpdf2+0x64>
  408392:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408396:	d107      	bne.n	4083a8 <__cmpdf2+0x74>
  408398:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40839c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4083a0:	d1d6      	bne.n	408350 <__cmpdf2+0x1c>
  4083a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4083a6:	d0d3      	beq.n	408350 <__cmpdf2+0x1c>
  4083a8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4083ac:	4770      	bx	lr
  4083ae:	bf00      	nop

004083b0 <__aeabi_cdrcmple>:
  4083b0:	4684      	mov	ip, r0
  4083b2:	4610      	mov	r0, r2
  4083b4:	4662      	mov	r2, ip
  4083b6:	468c      	mov	ip, r1
  4083b8:	4619      	mov	r1, r3
  4083ba:	4663      	mov	r3, ip
  4083bc:	e000      	b.n	4083c0 <__aeabi_cdcmpeq>
  4083be:	bf00      	nop

004083c0 <__aeabi_cdcmpeq>:
  4083c0:	b501      	push	{r0, lr}
  4083c2:	f7ff ffb7 	bl	408334 <__cmpdf2>
  4083c6:	2800      	cmp	r0, #0
  4083c8:	bf48      	it	mi
  4083ca:	f110 0f00 	cmnmi.w	r0, #0
  4083ce:	bd01      	pop	{r0, pc}

004083d0 <__aeabi_dcmpeq>:
  4083d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4083d4:	f7ff fff4 	bl	4083c0 <__aeabi_cdcmpeq>
  4083d8:	bf0c      	ite	eq
  4083da:	2001      	moveq	r0, #1
  4083dc:	2000      	movne	r0, #0
  4083de:	f85d fb08 	ldr.w	pc, [sp], #8
  4083e2:	bf00      	nop

004083e4 <__aeabi_dcmplt>:
  4083e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4083e8:	f7ff ffea 	bl	4083c0 <__aeabi_cdcmpeq>
  4083ec:	bf34      	ite	cc
  4083ee:	2001      	movcc	r0, #1
  4083f0:	2000      	movcs	r0, #0
  4083f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4083f6:	bf00      	nop

004083f8 <__aeabi_dcmple>:
  4083f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4083fc:	f7ff ffe0 	bl	4083c0 <__aeabi_cdcmpeq>
  408400:	bf94      	ite	ls
  408402:	2001      	movls	r0, #1
  408404:	2000      	movhi	r0, #0
  408406:	f85d fb08 	ldr.w	pc, [sp], #8
  40840a:	bf00      	nop

0040840c <__aeabi_dcmpge>:
  40840c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408410:	f7ff ffce 	bl	4083b0 <__aeabi_cdrcmple>
  408414:	bf94      	ite	ls
  408416:	2001      	movls	r0, #1
  408418:	2000      	movhi	r0, #0
  40841a:	f85d fb08 	ldr.w	pc, [sp], #8
  40841e:	bf00      	nop

00408420 <__aeabi_dcmpgt>:
  408420:	f84d ed08 	str.w	lr, [sp, #-8]!
  408424:	f7ff ffc4 	bl	4083b0 <__aeabi_cdrcmple>
  408428:	bf34      	ite	cc
  40842a:	2001      	movcc	r0, #1
  40842c:	2000      	movcs	r0, #0
  40842e:	f85d fb08 	ldr.w	pc, [sp], #8
  408432:	bf00      	nop

00408434 <__aeabi_dcmpun>:
  408434:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408438:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40843c:	d102      	bne.n	408444 <__aeabi_dcmpun+0x10>
  40843e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408442:	d10a      	bne.n	40845a <__aeabi_dcmpun+0x26>
  408444:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408448:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40844c:	d102      	bne.n	408454 <__aeabi_dcmpun+0x20>
  40844e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408452:	d102      	bne.n	40845a <__aeabi_dcmpun+0x26>
  408454:	f04f 0000 	mov.w	r0, #0
  408458:	4770      	bx	lr
  40845a:	f04f 0001 	mov.w	r0, #1
  40845e:	4770      	bx	lr

00408460 <__aeabi_d2iz>:
  408460:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408464:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408468:	d215      	bcs.n	408496 <__aeabi_d2iz+0x36>
  40846a:	d511      	bpl.n	408490 <__aeabi_d2iz+0x30>
  40846c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408470:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408474:	d912      	bls.n	40849c <__aeabi_d2iz+0x3c>
  408476:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40847a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40847e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408482:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408486:	fa23 f002 	lsr.w	r0, r3, r2
  40848a:	bf18      	it	ne
  40848c:	4240      	negne	r0, r0
  40848e:	4770      	bx	lr
  408490:	f04f 0000 	mov.w	r0, #0
  408494:	4770      	bx	lr
  408496:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40849a:	d105      	bne.n	4084a8 <__aeabi_d2iz+0x48>
  40849c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4084a0:	bf08      	it	eq
  4084a2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4084a6:	4770      	bx	lr
  4084a8:	f04f 0000 	mov.w	r0, #0
  4084ac:	4770      	bx	lr
  4084ae:	bf00      	nop

004084b0 <__aeabi_uldivmod>:
  4084b0:	b953      	cbnz	r3, 4084c8 <__aeabi_uldivmod+0x18>
  4084b2:	b94a      	cbnz	r2, 4084c8 <__aeabi_uldivmod+0x18>
  4084b4:	2900      	cmp	r1, #0
  4084b6:	bf08      	it	eq
  4084b8:	2800      	cmpeq	r0, #0
  4084ba:	bf1c      	itt	ne
  4084bc:	f04f 31ff 	movne.w	r1, #4294967295
  4084c0:	f04f 30ff 	movne.w	r0, #4294967295
  4084c4:	f000 b97a 	b.w	4087bc <__aeabi_idiv0>
  4084c8:	f1ad 0c08 	sub.w	ip, sp, #8
  4084cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4084d0:	f000 f806 	bl	4084e0 <__udivmoddi4>
  4084d4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4084d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4084dc:	b004      	add	sp, #16
  4084de:	4770      	bx	lr

004084e0 <__udivmoddi4>:
  4084e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4084e4:	468c      	mov	ip, r1
  4084e6:	460d      	mov	r5, r1
  4084e8:	4604      	mov	r4, r0
  4084ea:	9e08      	ldr	r6, [sp, #32]
  4084ec:	2b00      	cmp	r3, #0
  4084ee:	d151      	bne.n	408594 <__udivmoddi4+0xb4>
  4084f0:	428a      	cmp	r2, r1
  4084f2:	4617      	mov	r7, r2
  4084f4:	d96d      	bls.n	4085d2 <__udivmoddi4+0xf2>
  4084f6:	fab2 fe82 	clz	lr, r2
  4084fa:	f1be 0f00 	cmp.w	lr, #0
  4084fe:	d00b      	beq.n	408518 <__udivmoddi4+0x38>
  408500:	f1ce 0c20 	rsb	ip, lr, #32
  408504:	fa01 f50e 	lsl.w	r5, r1, lr
  408508:	fa20 fc0c 	lsr.w	ip, r0, ip
  40850c:	fa02 f70e 	lsl.w	r7, r2, lr
  408510:	ea4c 0c05 	orr.w	ip, ip, r5
  408514:	fa00 f40e 	lsl.w	r4, r0, lr
  408518:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40851c:	0c25      	lsrs	r5, r4, #16
  40851e:	fbbc f8fa 	udiv	r8, ip, sl
  408522:	fa1f f987 	uxth.w	r9, r7
  408526:	fb0a cc18 	mls	ip, sl, r8, ip
  40852a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40852e:	fb08 f309 	mul.w	r3, r8, r9
  408532:	42ab      	cmp	r3, r5
  408534:	d90a      	bls.n	40854c <__udivmoddi4+0x6c>
  408536:	19ed      	adds	r5, r5, r7
  408538:	f108 32ff 	add.w	r2, r8, #4294967295
  40853c:	f080 8123 	bcs.w	408786 <__udivmoddi4+0x2a6>
  408540:	42ab      	cmp	r3, r5
  408542:	f240 8120 	bls.w	408786 <__udivmoddi4+0x2a6>
  408546:	f1a8 0802 	sub.w	r8, r8, #2
  40854a:	443d      	add	r5, r7
  40854c:	1aed      	subs	r5, r5, r3
  40854e:	b2a4      	uxth	r4, r4
  408550:	fbb5 f0fa 	udiv	r0, r5, sl
  408554:	fb0a 5510 	mls	r5, sl, r0, r5
  408558:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40855c:	fb00 f909 	mul.w	r9, r0, r9
  408560:	45a1      	cmp	r9, r4
  408562:	d909      	bls.n	408578 <__udivmoddi4+0x98>
  408564:	19e4      	adds	r4, r4, r7
  408566:	f100 33ff 	add.w	r3, r0, #4294967295
  40856a:	f080 810a 	bcs.w	408782 <__udivmoddi4+0x2a2>
  40856e:	45a1      	cmp	r9, r4
  408570:	f240 8107 	bls.w	408782 <__udivmoddi4+0x2a2>
  408574:	3802      	subs	r0, #2
  408576:	443c      	add	r4, r7
  408578:	eba4 0409 	sub.w	r4, r4, r9
  40857c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408580:	2100      	movs	r1, #0
  408582:	2e00      	cmp	r6, #0
  408584:	d061      	beq.n	40864a <__udivmoddi4+0x16a>
  408586:	fa24 f40e 	lsr.w	r4, r4, lr
  40858a:	2300      	movs	r3, #0
  40858c:	6034      	str	r4, [r6, #0]
  40858e:	6073      	str	r3, [r6, #4]
  408590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408594:	428b      	cmp	r3, r1
  408596:	d907      	bls.n	4085a8 <__udivmoddi4+0xc8>
  408598:	2e00      	cmp	r6, #0
  40859a:	d054      	beq.n	408646 <__udivmoddi4+0x166>
  40859c:	2100      	movs	r1, #0
  40859e:	e886 0021 	stmia.w	r6, {r0, r5}
  4085a2:	4608      	mov	r0, r1
  4085a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4085a8:	fab3 f183 	clz	r1, r3
  4085ac:	2900      	cmp	r1, #0
  4085ae:	f040 808e 	bne.w	4086ce <__udivmoddi4+0x1ee>
  4085b2:	42ab      	cmp	r3, r5
  4085b4:	d302      	bcc.n	4085bc <__udivmoddi4+0xdc>
  4085b6:	4282      	cmp	r2, r0
  4085b8:	f200 80fa 	bhi.w	4087b0 <__udivmoddi4+0x2d0>
  4085bc:	1a84      	subs	r4, r0, r2
  4085be:	eb65 0503 	sbc.w	r5, r5, r3
  4085c2:	2001      	movs	r0, #1
  4085c4:	46ac      	mov	ip, r5
  4085c6:	2e00      	cmp	r6, #0
  4085c8:	d03f      	beq.n	40864a <__udivmoddi4+0x16a>
  4085ca:	e886 1010 	stmia.w	r6, {r4, ip}
  4085ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4085d2:	b912      	cbnz	r2, 4085da <__udivmoddi4+0xfa>
  4085d4:	2701      	movs	r7, #1
  4085d6:	fbb7 f7f2 	udiv	r7, r7, r2
  4085da:	fab7 fe87 	clz	lr, r7
  4085de:	f1be 0f00 	cmp.w	lr, #0
  4085e2:	d134      	bne.n	40864e <__udivmoddi4+0x16e>
  4085e4:	1beb      	subs	r3, r5, r7
  4085e6:	0c3a      	lsrs	r2, r7, #16
  4085e8:	fa1f fc87 	uxth.w	ip, r7
  4085ec:	2101      	movs	r1, #1
  4085ee:	fbb3 f8f2 	udiv	r8, r3, r2
  4085f2:	0c25      	lsrs	r5, r4, #16
  4085f4:	fb02 3318 	mls	r3, r2, r8, r3
  4085f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4085fc:	fb0c f308 	mul.w	r3, ip, r8
  408600:	42ab      	cmp	r3, r5
  408602:	d907      	bls.n	408614 <__udivmoddi4+0x134>
  408604:	19ed      	adds	r5, r5, r7
  408606:	f108 30ff 	add.w	r0, r8, #4294967295
  40860a:	d202      	bcs.n	408612 <__udivmoddi4+0x132>
  40860c:	42ab      	cmp	r3, r5
  40860e:	f200 80d1 	bhi.w	4087b4 <__udivmoddi4+0x2d4>
  408612:	4680      	mov	r8, r0
  408614:	1aed      	subs	r5, r5, r3
  408616:	b2a3      	uxth	r3, r4
  408618:	fbb5 f0f2 	udiv	r0, r5, r2
  40861c:	fb02 5510 	mls	r5, r2, r0, r5
  408620:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  408624:	fb0c fc00 	mul.w	ip, ip, r0
  408628:	45a4      	cmp	ip, r4
  40862a:	d907      	bls.n	40863c <__udivmoddi4+0x15c>
  40862c:	19e4      	adds	r4, r4, r7
  40862e:	f100 33ff 	add.w	r3, r0, #4294967295
  408632:	d202      	bcs.n	40863a <__udivmoddi4+0x15a>
  408634:	45a4      	cmp	ip, r4
  408636:	f200 80b8 	bhi.w	4087aa <__udivmoddi4+0x2ca>
  40863a:	4618      	mov	r0, r3
  40863c:	eba4 040c 	sub.w	r4, r4, ip
  408640:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408644:	e79d      	b.n	408582 <__udivmoddi4+0xa2>
  408646:	4631      	mov	r1, r6
  408648:	4630      	mov	r0, r6
  40864a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40864e:	f1ce 0420 	rsb	r4, lr, #32
  408652:	fa05 f30e 	lsl.w	r3, r5, lr
  408656:	fa07 f70e 	lsl.w	r7, r7, lr
  40865a:	fa20 f804 	lsr.w	r8, r0, r4
  40865e:	0c3a      	lsrs	r2, r7, #16
  408660:	fa25 f404 	lsr.w	r4, r5, r4
  408664:	ea48 0803 	orr.w	r8, r8, r3
  408668:	fbb4 f1f2 	udiv	r1, r4, r2
  40866c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  408670:	fb02 4411 	mls	r4, r2, r1, r4
  408674:	fa1f fc87 	uxth.w	ip, r7
  408678:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40867c:	fb01 f30c 	mul.w	r3, r1, ip
  408680:	42ab      	cmp	r3, r5
  408682:	fa00 f40e 	lsl.w	r4, r0, lr
  408686:	d909      	bls.n	40869c <__udivmoddi4+0x1bc>
  408688:	19ed      	adds	r5, r5, r7
  40868a:	f101 30ff 	add.w	r0, r1, #4294967295
  40868e:	f080 808a 	bcs.w	4087a6 <__udivmoddi4+0x2c6>
  408692:	42ab      	cmp	r3, r5
  408694:	f240 8087 	bls.w	4087a6 <__udivmoddi4+0x2c6>
  408698:	3902      	subs	r1, #2
  40869a:	443d      	add	r5, r7
  40869c:	1aeb      	subs	r3, r5, r3
  40869e:	fa1f f588 	uxth.w	r5, r8
  4086a2:	fbb3 f0f2 	udiv	r0, r3, r2
  4086a6:	fb02 3310 	mls	r3, r2, r0, r3
  4086aa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4086ae:	fb00 f30c 	mul.w	r3, r0, ip
  4086b2:	42ab      	cmp	r3, r5
  4086b4:	d907      	bls.n	4086c6 <__udivmoddi4+0x1e6>
  4086b6:	19ed      	adds	r5, r5, r7
  4086b8:	f100 38ff 	add.w	r8, r0, #4294967295
  4086bc:	d26f      	bcs.n	40879e <__udivmoddi4+0x2be>
  4086be:	42ab      	cmp	r3, r5
  4086c0:	d96d      	bls.n	40879e <__udivmoddi4+0x2be>
  4086c2:	3802      	subs	r0, #2
  4086c4:	443d      	add	r5, r7
  4086c6:	1aeb      	subs	r3, r5, r3
  4086c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4086cc:	e78f      	b.n	4085ee <__udivmoddi4+0x10e>
  4086ce:	f1c1 0720 	rsb	r7, r1, #32
  4086d2:	fa22 f807 	lsr.w	r8, r2, r7
  4086d6:	408b      	lsls	r3, r1
  4086d8:	fa05 f401 	lsl.w	r4, r5, r1
  4086dc:	ea48 0303 	orr.w	r3, r8, r3
  4086e0:	fa20 fe07 	lsr.w	lr, r0, r7
  4086e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4086e8:	40fd      	lsrs	r5, r7
  4086ea:	ea4e 0e04 	orr.w	lr, lr, r4
  4086ee:	fbb5 f9fc 	udiv	r9, r5, ip
  4086f2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4086f6:	fb0c 5519 	mls	r5, ip, r9, r5
  4086fa:	fa1f f883 	uxth.w	r8, r3
  4086fe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  408702:	fb09 f408 	mul.w	r4, r9, r8
  408706:	42ac      	cmp	r4, r5
  408708:	fa02 f201 	lsl.w	r2, r2, r1
  40870c:	fa00 fa01 	lsl.w	sl, r0, r1
  408710:	d908      	bls.n	408724 <__udivmoddi4+0x244>
  408712:	18ed      	adds	r5, r5, r3
  408714:	f109 30ff 	add.w	r0, r9, #4294967295
  408718:	d243      	bcs.n	4087a2 <__udivmoddi4+0x2c2>
  40871a:	42ac      	cmp	r4, r5
  40871c:	d941      	bls.n	4087a2 <__udivmoddi4+0x2c2>
  40871e:	f1a9 0902 	sub.w	r9, r9, #2
  408722:	441d      	add	r5, r3
  408724:	1b2d      	subs	r5, r5, r4
  408726:	fa1f fe8e 	uxth.w	lr, lr
  40872a:	fbb5 f0fc 	udiv	r0, r5, ip
  40872e:	fb0c 5510 	mls	r5, ip, r0, r5
  408732:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  408736:	fb00 f808 	mul.w	r8, r0, r8
  40873a:	45a0      	cmp	r8, r4
  40873c:	d907      	bls.n	40874e <__udivmoddi4+0x26e>
  40873e:	18e4      	adds	r4, r4, r3
  408740:	f100 35ff 	add.w	r5, r0, #4294967295
  408744:	d229      	bcs.n	40879a <__udivmoddi4+0x2ba>
  408746:	45a0      	cmp	r8, r4
  408748:	d927      	bls.n	40879a <__udivmoddi4+0x2ba>
  40874a:	3802      	subs	r0, #2
  40874c:	441c      	add	r4, r3
  40874e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408752:	eba4 0408 	sub.w	r4, r4, r8
  408756:	fba0 8902 	umull	r8, r9, r0, r2
  40875a:	454c      	cmp	r4, r9
  40875c:	46c6      	mov	lr, r8
  40875e:	464d      	mov	r5, r9
  408760:	d315      	bcc.n	40878e <__udivmoddi4+0x2ae>
  408762:	d012      	beq.n	40878a <__udivmoddi4+0x2aa>
  408764:	b156      	cbz	r6, 40877c <__udivmoddi4+0x29c>
  408766:	ebba 030e 	subs.w	r3, sl, lr
  40876a:	eb64 0405 	sbc.w	r4, r4, r5
  40876e:	fa04 f707 	lsl.w	r7, r4, r7
  408772:	40cb      	lsrs	r3, r1
  408774:	431f      	orrs	r7, r3
  408776:	40cc      	lsrs	r4, r1
  408778:	6037      	str	r7, [r6, #0]
  40877a:	6074      	str	r4, [r6, #4]
  40877c:	2100      	movs	r1, #0
  40877e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408782:	4618      	mov	r0, r3
  408784:	e6f8      	b.n	408578 <__udivmoddi4+0x98>
  408786:	4690      	mov	r8, r2
  408788:	e6e0      	b.n	40854c <__udivmoddi4+0x6c>
  40878a:	45c2      	cmp	sl, r8
  40878c:	d2ea      	bcs.n	408764 <__udivmoddi4+0x284>
  40878e:	ebb8 0e02 	subs.w	lr, r8, r2
  408792:	eb69 0503 	sbc.w	r5, r9, r3
  408796:	3801      	subs	r0, #1
  408798:	e7e4      	b.n	408764 <__udivmoddi4+0x284>
  40879a:	4628      	mov	r0, r5
  40879c:	e7d7      	b.n	40874e <__udivmoddi4+0x26e>
  40879e:	4640      	mov	r0, r8
  4087a0:	e791      	b.n	4086c6 <__udivmoddi4+0x1e6>
  4087a2:	4681      	mov	r9, r0
  4087a4:	e7be      	b.n	408724 <__udivmoddi4+0x244>
  4087a6:	4601      	mov	r1, r0
  4087a8:	e778      	b.n	40869c <__udivmoddi4+0x1bc>
  4087aa:	3802      	subs	r0, #2
  4087ac:	443c      	add	r4, r7
  4087ae:	e745      	b.n	40863c <__udivmoddi4+0x15c>
  4087b0:	4608      	mov	r0, r1
  4087b2:	e708      	b.n	4085c6 <__udivmoddi4+0xe6>
  4087b4:	f1a8 0802 	sub.w	r8, r8, #2
  4087b8:	443d      	add	r5, r7
  4087ba:	e72b      	b.n	408614 <__udivmoddi4+0x134>

004087bc <__aeabi_idiv0>:
  4087bc:	4770      	bx	lr
  4087be:	bf00      	nop
  4087c0:	61746144 	.word	0x61746144
  4087c4:	63614320 	.word	0x63614320
  4087c8:	65206568 	.word	0x65206568
  4087cc:	6c62616e 	.word	0x6c62616e
  4087d0:	00006465 	.word	0x00006465
  4087d4:	64497764 	.word	0x64497764
  4087d8:	36203c20 	.word	0x36203c20
  4087dc:	00000033 	.word	0x00000033
  4087e0:	2e2f2e2e 	.word	0x2e2f2e2e
  4087e4:	616f622f 	.word	0x616f622f
  4087e8:	635f6472 	.word	0x635f6472
  4087ec:	6574726f 	.word	0x6574726f
  4087f0:	695f3778 	.word	0x695f3778
  4087f4:	2e74696e 	.word	0x2e74696e
  4087f8:	00000063 	.word	0x00000063
  4087fc:	64497764 	.word	0x64497764
  408800:	49203c20 	.word	0x49203c20
  408804:	45505f44 	.word	0x45505f44
  408808:	48504952 	.word	0x48504952
  40880c:	554f435f 	.word	0x554f435f
  408810:	0000544e 	.word	0x0000544e
  408814:	616c6564 	.word	0x616c6564
  408818:	5f737579 	.word	0x5f737579
  40881c:	61726170 	.word	0x61726170
  408820:	6574656d 	.word	0x6574656d
  408824:	25203a72 	.word	0x25203a72
  408828:	000a646c 	.word	0x000a646c

0040882c <__func__.20161>:
  40882c:	5f434d50 61736944 50656c62 70697265     PMC_DisablePerip
  40883c:	61726568 0000006c                       heral...

00408844 <__func__.20165>:
  408844:	5f434d50 65507349 68706972 62616e45     PMC_IsPeriphEnab
  408854:	0064656c 0000000a 6d6d7544 61482079     led.....Dummy Ha
  408864:	656c646e 61482072 656c646e 00000a72     ndler Handler...
  408874:	206e490a 64726148 75614620 4820746c     .In Hard Fault H
  408884:	6c646e61 000a7265 2d424353 5346483e     andler..SCB->HFS
  408894:	203d2052 30257830 0a786c38 00000000     R = 0x%08lx.....
  4088a4:	63726f46 48206465 20647261 6c756146     Forced Hard Faul
  4088b4:	00000a74 67617355 61462065 3a746c75     t...Usage Fault:
  4088c4:	00000020 65646e55 656e6966 6e492064      ...Undefined In
  4088d4:	75727473 6f697463 000a206e 61766e49     struction ..Inva
  4088e4:	2064696c 74617453 000a2065 61766e49     lid State ..Inva
  4088f4:	2064696c 4c204350 2064616f 0000000a     lid PC Load ....
  408904:	63206f4e 6f72706f 73736563 0a20726f     No coprocessor .
  408914:	00000000 6c616e55 656e6769 654d2064     ....Unaligned Me
  408924:	79726f6d 63634120 20737365 0000000a     mory Access ....
  408934:	69766944 62206564 655a2079 0a206f72     Divide by Zero .
  408944:	00000000 20737542 6c756146 00203a74     ....Bus Fault: .
  408954:	74736e49 74637572 206e6f69 20737542     Instruction Bus 
  408964:	6f727245 000a2072 61746144 73754220     Error ..Data Bus
  408974:	72724520 0a20726f 00000000 6f697250      Error .....Prio
  408984:	79746972 72724520 0a20726f 00000000     rity Error .....
  408994:	55206e6f 6174736e 6e696b63 000a2067     on Unstacking ..
  4089a4:	53206e6f 6b636174 20676e69 0000000a     on Stacking ....
  4089b4:	7563636f 64657272 72756420 20676e69     occurred during 
  4089c4:	616f6c46 676e6974 696f702d 0a20746e     Floating-point .
  4089d4:	00000000 72646441 20737365 69676552     ....Address Regi
  4089e4:	72657473 6c617620 0a206469 00000000     ster valid .....
  4089f4:	6f6d654d 4d207972 67616e61 61462065     Memory Manage Fa
  408a04:	3a746c75 00000020 74736e49 74637572     ult: ...Instruct
  408a14:	206e6f69 65636341 56207373 616c6f69     ion Access Viola
  408a24:	6e6f6974 00000a20 61746144 63634120     tion ...Data Acc
  408a34:	20737365 6c6f6956 6f697461 000a206e     ess Violation ..
  408a44:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  408a54:	55206e6f 6174736e 6e696b63 000a2067     on Unstacking ..
  408a64:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  408a74:	53206e6f 6b636174 20676e69 00000a20     on Stacking  ...
  408a84:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  408a94:	7563636f 64657272 72756420 20676e69     occurred during 
  408aa4:	616f6c46 676e6974 696f702d 0a20746e     Floating-point .
  408ab4:	00000000 6c756146 64412074 73657264     ....Fault Addres
  408ac4:	65522073 74736967 28207265 41464d4d     s Register (MMFA
  408ad4:	76202952 64696c61 000a2020 20202009     R) valid  ...   
  408ae4:	5f5f2020 5f5f5f5f 5f5f5f5f 5f5f5f5f       ______________
  408af4:	5f5f5f5f 5f5f5f5f 2020090a 5c2f2020     ________..    /\
  408b04:	20202020 20202020 20202020 20202020                     
  408b14:	20202020 090a5c20 2f202020 205c2020          \..   /  \ 
  408b24:	5f202020 5f5f5f5f 5f5f5f5f 5f5f5f5f        _____________
  408b34:	5f5f5f5f 20090a5c 205c2020 205c2020     ____\..   \   \ 
  408b44:	205c2020 20202020 20202020 20202020       \             
  408b54:	2f202020 2020090a 205c2020 205c2020        /..    \   \ 
  408b64:	5f5c2020 5f5f5f5f 5f5f5f5f 2020205f       \__________   
  408b74:	090a2f20 20202020 20205c20 20205c20      /..     \   \  
  408b84:	20205c20 202f2020 202f2020 0a2f2020      \    /   /   /.
  408b94:	20202009 5c202020 5c202020 5c202020     .      \   \   \
  408ba4:	202f2020 202f2020 0a2f2020 20202009       /   /   /..   
  408bb4:	20202020 2020205c 2020205c 20202f5c         \   \   \/  
  408bc4:	20202f20 090a2f20 20202020 20202020      /   /..        
  408bd4:	2020205c 2f20205c 2f202020 2f202020     \   \  /   /   /
  408be4:	2020090a 20202020 5c202020 5c202020     ..         \   \
  408bf4:	2020202f 2020202f 20090a2f 20202020     /   /   /..     
  408c04:	20202020 20205c20 20202020 2020202f          \      /   
  408c14:	20090a2f 20202020 20202020 205c2020     /..           \ 
  408c24:	2f202020 2f202020 2020090a 20202020        /   /..      
  408c34:	20202020 205c2020 20202f20 090a2f20           \  /   /..
  408c44:	20202020 20202020 20202020 5f2f5c20                  \/_
  408c54:	0a2f5f5f 00000000 0000000a 6c6c6548     __/.........Hell
  408c64:	6f57206f 21646c72 754a2820 3132206c     o World! (Jul 21
  408c74:	32303220 32322032 3a32323a 0a293334      2022 22:22:43).
  408c84:	00000000 3a4b434d 646c2520 0a7a4820     ....MCK: %ld Hz.
  408c94:	00000000 00000a31 7364656c 216e6f20     ....1...leds on!
  408ca4:	0000000a 7364656c 66666f20 00000a21     ....leds off!...

00408cb4 <_global_impure_ptr>:
  408cb4:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  408cc4:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  408cd4:	46454443 00000000 33323130 37363534     CDEF....01234567
  408ce4:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  408cf4:	0000296c 00000030                       l)..0...

00408cfc <blanks.7223>:
  408cfc:	20202020 20202020 20202020 20202020                     

00408d0c <zeroes.7224>:
  408d0c:	30303030 30303030 30303030 30303030     0000000000000000

00408d1c <blanks.7238>:
  408d1c:	20202020 20202020 20202020 20202020                     

00408d2c <zeroes.7239>:
  408d2c:	30303030 30303030 30303030 30303030     0000000000000000
  408d3c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408d4c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  408d5c:	00000000                                ....

00408d60 <__mprec_bigtens>:
  408d60:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408d70:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408d80:	7f73bf3c 75154fdd                       <.s..O.u

00408d88 <__mprec_tens>:
  408d88:	00000000 3ff00000 00000000 40240000     .......?......$@
  408d98:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408da8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408db8:	00000000 412e8480 00000000 416312d0     .......A......cA
  408dc8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408dd8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408de8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408df8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408e08:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408e18:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408e28:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408e38:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408e48:	79d99db4 44ea7843                       ...yCx.D

00408e50 <p05.6055>:
  408e50:	00000005 00000019 0000007d              ........}...

00408e5c <_ctype_>:
  408e5c:	20202000 20202020 28282020 20282828     .         ((((( 
  408e6c:	20202020 20202020 20202020 20202020                     
  408e7c:	10108820 10101010 10101010 10101010      ...............
  408e8c:	04040410 04040404 10040404 10101010     ................
  408e9c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408eac:	01010101 01010101 01010101 10101010     ................
  408ebc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408ecc:	02020202 02020202 02020202 10101010     ................
  408edc:	00000020 00000000 00000000 00000000      ...............
	...

00408f60 <_init>:
  408f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408f62:	bf00      	nop
  408f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408f66:	bc08      	pop	{r3}
  408f68:	469e      	mov	lr, r3
  408f6a:	4770      	bx	lr

00408f6c <__init_array_start>:
  408f6c:	00404c71 	.word	0x00404c71

00408f70 <__frame_dummy_init_array_entry>:
  408f70:	00400165                                e.@.

00408f74 <_fini>:
  408f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408f76:	bf00      	nop
  408f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408f7a:	bc08      	pop	{r3}
  408f7c:	469e      	mov	lr, r3
  408f7e:	4770      	bx	lr

00408f80 <__fini_array_start>:
  408f80:	00400141 	.word	0x00400141
