Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:26:19 2015
| Host              : xsjrdevl11 running 64-bit Red Hat Enterprise Linux Workstation release 6.1 (Santiago)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : diffeq_paj_convert
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 y_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.631%)  route 0.101ns (36.369%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[31]/Q
                         net (fo=3, unplaced)         0.101     0.783    y_var_reg[31]
                                                                      r  y_var[28]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.811 r  y_var[28]_i_5/O
                         net (fo=1, unplaced)         0.000     0.811    y_var[28]_i_5_n_0
                                                                      r  y_var_reg[28]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.860 r  y_var_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.860    y_var_reg[28]_i_1_n_4
                         FDRE                                         r  y_var_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[31]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[11]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[11]
                                                                      r  y_var[8]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[8]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[8]_i_6_n_0
                                                                      r  y_var_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[8]_i_1_n_4
                         FDRE                                         r  y_var_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[11]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[15]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[15]
                                                                      r  y_var[12]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[12]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[12]_i_6_n_0
                                                                      r  y_var_reg[12]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[12]_i_1_n_4
                         FDRE                                         r  y_var_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[15]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[19]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[19]
                                                                      r  y_var[16]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[16]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[16]_i_6_n_0
                                                                      r  y_var_reg[16]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[16]_i_1_n_4
                         FDRE                                         r  y_var_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[19]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[23]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[23]
                                                                      r  y_var[20]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[20]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[20]_i_6_n_0
                                                                      r  y_var_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[20]_i_1_n_4
                         FDRE                                         r  y_var_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[23]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[27]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[27]
                                                                      r  y_var[24]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[24]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[24]_i_6_n_0
                                                                      r  y_var_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[24]_i_1_n_4
                         FDRE                                         r  y_var_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[27]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[3]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[3]
                                                                      r  y_var[0]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[0]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[0]_i_6_n_0
                                                                      r  y_var_reg[0]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[0]_i_1_n_4
                         FDRE                                         r  y_var_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[3]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            y_var_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.958%)  route 0.104ns (37.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  y_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  y_var_reg[7]/Q
                         net (fo=4, unplaced)         0.104     0.786    y_var_reg[7]
                                                                      r  y_var[4]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.814 r  y_var[4]_i_6/O
                         net (fo=1, unplaced)         0.000     0.814    y_var[4]_i_6_n_0
                                                                      r  y_var_reg[4]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.863 r  y_var_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.863    y_var_reg[4]_i_1_n_4
                         FDRE                                         r  y_var_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  y_var_reg[7]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    y_var_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 x_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            x_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.177ns (62.517%)  route 0.106ns (37.483%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  x_var_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  x_var_reg[31]/Q
                         net (fo=5, unplaced)         0.106     0.788    x_var_reg[31]
                                                                      r  x_var[28]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.816 r  x_var[28]_i_5/O
                         net (fo=1, unplaced)         0.000     0.816    x_var[28]_i_5_n_0
                                                                      r  x_var_reg[28]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.865 r  x_var_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.865    x_var_reg[28]_i_1_n_4
                         FDRE                                         r  x_var_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  x_var_reg[31]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    x_var_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 x_var_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            x_var_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.177ns (62.082%)  route 0.108ns (37.918%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  x_var_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  x_var_reg[11]/Q
                         net (fo=6, unplaced)         0.108     0.790    x_var_reg[11]
                                                                      r  x_var[8]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.818 r  x_var[8]_i_6/O
                         net (fo=1, unplaced)         0.000     0.818    x_var[8]_i_6_n_0
                                                                      r  x_var_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.867 r  x_var_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.867    x_var_reg[8]_i_1_n_4
                         FDRE                                         r  x_var_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  x_var_reg[11]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.071     0.665    x_var_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.202    




