 
****************************************
Report : area
Design : rop3_smart
Version: R-2020.09-SP5
Date   : Sun Oct 23 13:27:27 2022
****************************************

Library(s) Used:

    slow_vdd1v2 (File: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db)

Number of ports:                          116
Number of nets:                          1381
Number of cells:                         1206
Number of combinational cells:           1041
Number of sequential cells:               152
Number of macros/black boxes:               0
Number of buf/inv:                         24
Number of references:                      24

Combinational area:               1294.812029
Buf/Inv area:                       16.416000
Noncombinational area:            1166.904026
Macro/Black Box area:                0.000000
Net Interconnect area:               0.000000

Total cell area:                  2461.716055
Total area:                       2461.716055

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------
rop3_smart                        2461.7161    100.0  1274.2920  1077.6420  0.0000  rop3_smart
clk_gate_D_reg                       6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_4
clk_gate_D_reg_0                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_3
clk_gate_D_reg_1                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_2
clk_gate_D_reg_2                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_1
clk_gate_P_reg                       6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_0
clk_gate_P_reg_0                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_11
clk_gate_P_reg_1                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_10
clk_gate_P_reg_2                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_9
clk_gate_S_reg                       6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_8
clk_gate_S_reg_0                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_7
clk_gate_S_reg_1                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_6
clk_gate_S_reg_2                     6.8400      0.3     1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_smart_mydesign_5
fsm_U0                              27.7020      1.1     4.1040    23.5980  0.0000  fsm
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------
Total                                                 1294.8120  1166.9040  0.0000

1
