
icc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ec4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08009fd8  08009fd8  0000afd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a454  0800a454  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a454  0800a454  0000b454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a45c  0800a45c  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a45c  0800a45c  0000b45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a460  0800a460  0000b460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a464  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  200001d8  0800a63c  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f0  0800a63c  0000c3f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000af8b  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002076  00000000  00000000  0001718c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00019208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000832  00000000  00000000  00019ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185cd  00000000  00000000  0001a4da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e801  00000000  00000000  00032aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086625  00000000  00000000  000412a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c78cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fd0  00000000  00000000  000c7910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000cb8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009fbc 	.word	0x08009fbc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009fbc 	.word	0x08009fbc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <AHT20_Init>:
#define AHT20_ADDRESS 0x70


uint8_t readBuffer[6] = {0};

void AHT20_Init(){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af02      	add	r7, sp, #8
	uint8_t readBuffer;
	HAL_Delay(40);
 8001096:	2028      	movs	r0, #40	@ 0x28
 8001098:	f000 fc50 	bl	800193c <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, &readBuffer, 1, HAL_MAX_DELAY);
 800109c:	1dfa      	adds	r2, r7, #7
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2301      	movs	r3, #1
 80010a6:	2170      	movs	r1, #112	@ 0x70
 80010a8:	480e      	ldr	r0, [pc, #56]	@ (80010e4 <AHT20_Init+0x54>)
 80010aa:	f001 f9d9 	bl	8002460 <HAL_I2C_Master_Receive>
	if((readBuffer & 0x08) == 0x00){
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	f003 0308 	and.w	r3, r3, #8
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d110      	bne.n	80010da <AHT20_Init+0x4a>
		uint8_t sendBuffer[3] = { 0xBE, 0x08, 0x00};
 80010b8:	4a0b      	ldr	r2, [pc, #44]	@ (80010e8 <AHT20_Init+0x58>)
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	6812      	ldr	r2, [r2, #0]
 80010be:	4611      	mov	r1, r2
 80010c0:	8019      	strh	r1, [r3, #0]
 80010c2:	3302      	adds	r3, #2
 80010c4:	0c12      	lsrs	r2, r2, #16
 80010c6:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, sendBuffer, 3, HAL_MAX_DELAY);
 80010c8:	1d3a      	adds	r2, r7, #4
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2303      	movs	r3, #3
 80010d2:	2170      	movs	r1, #112	@ 0x70
 80010d4:	4803      	ldr	r0, [pc, #12]	@ (80010e4 <AHT20_Init+0x54>)
 80010d6:	f001 f8c5 	bl	8002264 <HAL_I2C_Master_Transmit>
	}
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200001fc 	.word	0x200001fc
 80010e8:	08009fd8 	.word	0x08009fd8

080010ec <AHT20_Measure>:
		data = (((uint32_t)readBuffer[3] & 0x0F) << 16) + ((uint32_t)readBuffer[4] << 12) + ((uint32_t)readBuffer[5]);
		*Temperature = data * 200.0f / (1 << 20) - 50;
	}
}

void AHT20_Measure(){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	static uint8_t sendBuffer[3] = { 0xAC, 0x33, 0x00};
	HAL_I2C_Master_Transmit_IT(&hi2c1, AHT20_ADDRESS, sendBuffer, 3);
 80010f0:	2303      	movs	r3, #3
 80010f2:	4a03      	ldr	r2, [pc, #12]	@ (8001100 <AHT20_Measure+0x14>)
 80010f4:	2170      	movs	r1, #112	@ 0x70
 80010f6:	4803      	ldr	r0, [pc, #12]	@ (8001104 <AHT20_Measure+0x18>)
 80010f8:	f001 fc1e 	bl	8002938 <HAL_I2C_Master_Transmit_IT>
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000000 	.word	0x20000000
 8001104:	200001fc 	.word	0x200001fc

08001108 <AHT20_Get>:

void AHT20_Get(){
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	 HAL_I2C_Master_Receive_IT(&hi2c1, AHT20_ADDRESS, readBuffer, 6);
 800110c:	2306      	movs	r3, #6
 800110e:	4a03      	ldr	r2, [pc, #12]	@ (800111c <AHT20_Get+0x14>)
 8001110:	2170      	movs	r1, #112	@ 0x70
 8001112:	4803      	ldr	r0, [pc, #12]	@ (8001120 <AHT20_Get+0x18>)
 8001114:	f001 fcb0 	bl	8002a78 <HAL_I2C_Master_Receive_IT>
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200001f4 	.word	0x200001f4
 8001120:	200001fc 	.word	0x200001fc

08001124 <AHT20_Analysis>:

void AHT20_Analysis(float *Temperature, float *Humidity){
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af02      	add	r7, sp, #8
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
	if((readBuffer[0] & 0x80) == 0x00){
 800112e:	4b2b      	ldr	r3, [pc, #172]	@ (80011dc <AHT20_Analysis+0xb8>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	b25b      	sxtb	r3, r3
 8001134:	2b00      	cmp	r3, #0
 8001136:	db4c      	blt.n	80011d2 <AHT20_Analysis+0xae>
			uint32_t data = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
			data = ((uint32_t)readBuffer[3] >> 4)+((uint32_t)readBuffer << 4)+((uint32_t)readBuffer << 12);
 800113c:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <AHT20_Analysis+0xb8>)
 800113e:	78db      	ldrb	r3, [r3, #3]
 8001140:	091b      	lsrs	r3, r3, #4
 8001142:	b2db      	uxtb	r3, r3
 8001144:	4619      	mov	r1, r3
 8001146:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <AHT20_Analysis+0xb8>)
 8001148:	011a      	lsls	r2, r3, #4
 800114a:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <AHT20_Analysis+0xb8>)
 800114c:	031b      	lsls	r3, r3, #12
 800114e:	4413      	add	r3, r2
 8001150:	440b      	add	r3, r1
 8001152:	60fb      	str	r3, [r7, #12]
			*Humidity = data * 100.0f / (1 << 20);
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	f7ff fdbd 	bl	8000cd4 <__aeabi_ui2f>
 800115a:	4603      	mov	r3, r0
 800115c:	4920      	ldr	r1, [pc, #128]	@ (80011e0 <AHT20_Analysis+0xbc>)
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fe10 	bl	8000d84 <__aeabi_fmul>
 8001164:	4603      	mov	r3, r0
 8001166:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff febe 	bl	8000eec <__aeabi_fdiv>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	601a      	str	r2, [r3, #0]
			HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, readBuffer, 1, HAL_MAX_DELAY);
 8001178:	f04f 33ff 	mov.w	r3, #4294967295
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2301      	movs	r3, #1
 8001180:	4a16      	ldr	r2, [pc, #88]	@ (80011dc <AHT20_Analysis+0xb8>)
 8001182:	2170      	movs	r1, #112	@ 0x70
 8001184:	4817      	ldr	r0, [pc, #92]	@ (80011e4 <AHT20_Analysis+0xc0>)
 8001186:	f001 f96b 	bl	8002460 <HAL_I2C_Master_Receive>

			data = (((uint32_t)readBuffer[3] & 0x0F) << 16) + ((uint32_t)readBuffer[4] << 12) + ((uint32_t)readBuffer[5]);
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <AHT20_Analysis+0xb8>)
 800118c:	78db      	ldrb	r3, [r3, #3]
 800118e:	041b      	lsls	r3, r3, #16
 8001190:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <AHT20_Analysis+0xb8>)
 8001196:	791b      	ldrb	r3, [r3, #4]
 8001198:	031b      	lsls	r3, r3, #12
 800119a:	4413      	add	r3, r2
 800119c:	4a0f      	ldr	r2, [pc, #60]	@ (80011dc <AHT20_Analysis+0xb8>)
 800119e:	7952      	ldrb	r2, [r2, #5]
 80011a0:	4413      	add	r3, r2
 80011a2:	60fb      	str	r3, [r7, #12]
			*Temperature = data * 200.0f / (1 << 20) - 50;
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f7ff fd95 	bl	8000cd4 <__aeabi_ui2f>
 80011aa:	4603      	mov	r3, r0
 80011ac:	490e      	ldr	r1, [pc, #56]	@ (80011e8 <AHT20_Analysis+0xc4>)
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fde8 	bl	8000d84 <__aeabi_fmul>
 80011b4:	4603      	mov	r3, r0
 80011b6:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fe96 	bl	8000eec <__aeabi_fdiv>
 80011c0:	4603      	mov	r3, r0
 80011c2:	490a      	ldr	r1, [pc, #40]	@ (80011ec <AHT20_Analysis+0xc8>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fcd3 	bl	8000b70 <__aeabi_fsub>
 80011ca:	4603      	mov	r3, r0
 80011cc:	461a      	mov	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	601a      	str	r2, [r3, #0]
		}
}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200001f4 	.word	0x200001f4
 80011e0:	42c80000 	.word	0x42c80000
 80011e4:	200001fc 	.word	0x200001fc
 80011e8:	43480000 	.word	0x43480000
 80011ec:	42480000 	.word	0x42480000

080011f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <MX_GPIO_Init+0x40>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <MX_GPIO_Init+0x40>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	6193      	str	r3, [r2, #24]
 8001202:	4b0b      	ldr	r3, [pc, #44]	@ (8001230 <MX_GPIO_Init+0x40>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <MX_GPIO_Init+0x40>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4a07      	ldr	r2, [pc, #28]	@ (8001230 <MX_GPIO_Init+0x40>)
 8001214:	f043 0308 	orr.w	r3, r3, #8
 8001218:	6193      	str	r3, [r2, #24]
 800121a:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <MX_GPIO_Init+0x40>)
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]

}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	40021000 	.word	0x40021000

08001234 <HAL_I2C_MasterTxCpltCallback>:
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "i2c.h"

/* USER CODE BEGIN 0 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c1){
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4a05      	ldr	r2, [pc, #20]	@ (8001254 <HAL_I2C_MasterTxCpltCallback+0x20>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d102      	bne.n	800124a <HAL_I2C_MasterTxCpltCallback+0x16>
		aht20State = 2;
 8001244:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <HAL_I2C_MasterTxCpltCallback+0x24>)
 8001246:	2202      	movs	r2, #2
 8001248:	701a      	strb	r2, [r3, #0]
	}
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	200001fc 	.word	0x200001fc
 8001258:	20000250 	.word	0x20000250

0800125c <HAL_I2C_MasterRxCpltCallback>:


void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c1){
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a05      	ldr	r2, [pc, #20]	@ (800127c <HAL_I2C_MasterRxCpltCallback+0x20>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d102      	bne.n	8001272 <HAL_I2C_MasterRxCpltCallback+0x16>
		aht20State = 4;
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <HAL_I2C_MasterRxCpltCallback+0x24>)
 800126e:	2204      	movs	r2, #4
 8001270:	701a      	strb	r2, [r3, #0]
	}
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr
 800127c:	200001fc 	.word	0x200001fc
 8001280:	20000250 	.word	0x20000250

08001284 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <MX_I2C1_Init+0x50>)
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <MX_I2C1_Init+0x54>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_I2C1_Init+0x50>)
 8001290:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <MX_I2C1_Init+0x58>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_I2C1_Init+0x50>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_I2C1_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_I2C1_Init+0x50>)
 80012a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <MX_I2C1_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_I2C1_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_I2C1_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_I2C1_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_I2C1_Init+0x50>)
 80012c2:	f000 fe77 	bl	8001fb4 <HAL_I2C_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012cc:	f000 f8f9 	bl	80014c2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200001fc 	.word	0x200001fc
 80012d8:	40005400 	.word	0x40005400
 80012dc:	000186a0 	.word	0x000186a0

080012e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0310 	add.w	r3, r7, #16
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001370 <HAL_I2C_MspInit+0x90>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d133      	bne.n	8001368 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001300:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <HAL_I2C_MspInit+0x94>)
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	4a1b      	ldr	r2, [pc, #108]	@ (8001374 <HAL_I2C_MspInit+0x94>)
 8001306:	f043 0308 	orr.w	r3, r3, #8
 800130a:	6193      	str	r3, [r2, #24]
 800130c:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <HAL_I2C_MspInit+0x94>)
 800130e:	699b      	ldr	r3, [r3, #24]
 8001310:	f003 0308 	and.w	r3, r3, #8
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001318:	23c0      	movs	r3, #192	@ 0xc0
 800131a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800131c:	2312      	movs	r3, #18
 800131e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001324:	f107 0310 	add.w	r3, r7, #16
 8001328:	4619      	mov	r1, r3
 800132a:	4813      	ldr	r0, [pc, #76]	@ (8001378 <HAL_I2C_MspInit+0x98>)
 800132c:	f000 fcbe 	bl	8001cac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001330:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <HAL_I2C_MspInit+0x94>)
 8001332:	69db      	ldr	r3, [r3, #28]
 8001334:	4a0f      	ldr	r2, [pc, #60]	@ (8001374 <HAL_I2C_MspInit+0x94>)
 8001336:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800133a:	61d3      	str	r3, [r2, #28]
 800133c:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <HAL_I2C_MspInit+0x94>)
 800133e:	69db      	ldr	r3, [r3, #28]
 8001340:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	201f      	movs	r0, #31
 800134e:	f000 fbf0 	bl	8001b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001352:	201f      	movs	r0, #31
 8001354:	f000 fc09 	bl	8001b6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001358:	2200      	movs	r2, #0
 800135a:	2100      	movs	r1, #0
 800135c:	2020      	movs	r0, #32
 800135e:	f000 fbe8 	bl	8001b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001362:	2020      	movs	r0, #32
 8001364:	f000 fc01 	bl	8001b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001368:	bf00      	nop
 800136a:	3720      	adds	r7, #32
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40005400 	.word	0x40005400
 8001374:	40021000 	.word	0x40021000
 8001378:	40010c00 	.word	0x40010c00

0800137c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800137c:	b5b0      	push	{r4, r5, r7, lr}
 800137e:	b092      	sub	sp, #72	@ 0x48
 8001380:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001382:	f000 fa79 	bl	8001878 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001386:	f000 f861 	bl	800144c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800138a:	f7ff ff31 	bl	80011f0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800138e:	f7ff ff79 	bl	8001284 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001392:	f000 f9d7 	bl	8001744 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  AHT20_Init();
 8001396:	f7ff fe7b 	bl	8001090 <AHT20_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(aht20State == 0){
 800139a:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <main+0xc4>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d105      	bne.n	80013ae <main+0x32>
		  AHT20_Measure();
 80013a2:	f7ff fea3 	bl	80010ec <AHT20_Measure>
		  aht20State = 1;
 80013a6:	4b26      	ldr	r3, [pc, #152]	@ (8001440 <main+0xc4>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	e7f5      	b.n	800139a <main+0x1e>
	  }else if(aht20State == 1){
 80013ae:	4b24      	ldr	r3, [pc, #144]	@ (8001440 <main+0xc4>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d0f1      	beq.n	800139a <main+0x1e>

	  }else if(aht20State == 2){
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <main+0xc4>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d108      	bne.n	80013d0 <main+0x54>
		  HAL_Delay(75);
 80013be:	204b      	movs	r0, #75	@ 0x4b
 80013c0:	f000 fabc 	bl	800193c <HAL_Delay>
		  AHT20_Get();
 80013c4:	f7ff fea0 	bl	8001108 <AHT20_Get>
		  aht20State = 3;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001440 <main+0xc4>)
 80013ca:	2203      	movs	r2, #3
 80013cc:	701a      	strb	r2, [r3, #0]
 80013ce:	e7e4      	b.n	800139a <main+0x1e>
	  }else if(aht20State == 3){
 80013d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <main+0xc4>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d0e0      	beq.n	800139a <main+0x1e>

	  }else if(aht20State == 4){
 80013d8:	4b19      	ldr	r3, [pc, #100]	@ (8001440 <main+0xc4>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b04      	cmp	r3, #4
 80013de:	d1dc      	bne.n	800139a <main+0x1e>
		  AHT20_Analysis(&temperature, &humidity);
 80013e0:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80013e4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80013e8:	4611      	mov	r1, r2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fe9a 	bl	8001124 <AHT20_Analysis>
		  sprintf(message,"%.1f, %.1f%%\r\n",temperature,humidity);
 80013f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff f818 	bl	8000428 <__aeabi_f2d>
 80013f8:	4604      	mov	r4, r0
 80013fa:	460d      	mov	r5, r1
 80013fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f812 	bl	8000428 <__aeabi_f2d>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	1d38      	adds	r0, r7, #4
 800140a:	e9cd 2300 	strd	r2, r3, [sp]
 800140e:	4622      	mov	r2, r4
 8001410:	462b      	mov	r3, r5
 8001412:	490c      	ldr	r1, [pc, #48]	@ (8001444 <main+0xc8>)
 8001414:	f005 f9a0 	bl	8006758 <siprintf>
		  HAL_UART_Transmit(&huart2,(uint8_t*) message, strlen(message), HAL_MAX_DELAY);
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	4618      	mov	r0, r3
 800141c:	f7fe fe98 	bl	8000150 <strlen>
 8001420:	4603      	mov	r3, r0
 8001422:	b29a      	uxth	r2, r3
 8001424:	1d39      	adds	r1, r7, #4
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
 800142a:	4807      	ldr	r0, [pc, #28]	@ (8001448 <main+0xcc>)
 800142c:	f004 f89a 	bl	8005564 <HAL_UART_Transmit>

		  HAL_Delay(1000);
 8001430:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001434:	f000 fa82 	bl	800193c <HAL_Delay>
		  aht20State = 0;
 8001438:	4b01      	ldr	r3, [pc, #4]	@ (8001440 <main+0xc4>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
	  if(aht20State == 0){
 800143e:	e7ac      	b.n	800139a <main+0x1e>
 8001440:	20000250 	.word	0x20000250
 8001444:	08009fe0 	.word	0x08009fe0
 8001448:	20000258 	.word	0x20000258

0800144c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b090      	sub	sp, #64	@ 0x40
 8001450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001452:	f107 0318 	add.w	r3, r7, #24
 8001456:	2228      	movs	r2, #40	@ 0x28
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f005 f9e1 	bl	8006822 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800146e:	2302      	movs	r3, #2
 8001470:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001472:	2301      	movs	r3, #1
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001476:	2310      	movs	r3, #16
 8001478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800147a:	2300      	movs	r3, #0
 800147c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800147e:	f107 0318 	add.w	r3, r7, #24
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fc0e 	bl	8004ca4 <HAL_RCC_OscConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800148e:	f000 f818 	bl	80014c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001492:	230f      	movs	r3, #15
 8001494:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f003 fe7c 	bl	80051a8 <HAL_RCC_ClockConfig>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80014b6:	f000 f804 	bl	80014c2 <Error_Handler>
  }
}
 80014ba:	bf00      	nop
 80014bc:	3740      	adds	r7, #64	@ 0x40
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c6:	b672      	cpsid	i
}
 80014c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ca:	bf00      	nop
 80014cc:	e7fd      	b.n	80014ca <Error_Handler+0x8>
	...

080014d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014d6:	4b15      	ldr	r3, [pc, #84]	@ (800152c <HAL_MspInit+0x5c>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4a14      	ldr	r2, [pc, #80]	@ (800152c <HAL_MspInit+0x5c>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6193      	str	r3, [r2, #24]
 80014e2:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_MspInit+0x5c>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <HAL_MspInit+0x5c>)
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	4a0e      	ldr	r2, [pc, #56]	@ (800152c <HAL_MspInit+0x5c>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f8:	61d3      	str	r3, [r2, #28]
 80014fa:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <HAL_MspInit+0x5c>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001506:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <HAL_MspInit+0x60>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	4a04      	ldr	r2, [pc, #16]	@ (8001530 <HAL_MspInit+0x60>)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001522:	bf00      	nop
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	40021000 	.word	0x40021000
 8001530:	40010000 	.word	0x40010000

08001534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <NMI_Handler+0x4>

0800153c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <HardFault_Handler+0x4>

08001544 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001548:	bf00      	nop
 800154a:	e7fd      	b.n	8001548 <MemManage_Handler+0x4>

0800154c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001550:	bf00      	nop
 8001552:	e7fd      	b.n	8001550 <BusFault_Handler+0x4>

08001554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001558:	bf00      	nop
 800155a:	e7fd      	b.n	8001558 <UsageFault_Handler+0x4>

0800155c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001584:	f000 f9be 	bl	8001904 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}

0800158c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001590:	4802      	ldr	r0, [pc, #8]	@ (800159c <I2C1_EV_IRQHandler+0x10>)
 8001592:	f001 fb19 	bl	8002bc8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	200001fc 	.word	0x200001fc

080015a0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80015a4:	4802      	ldr	r0, [pc, #8]	@ (80015b0 <I2C1_ER_IRQHandler+0x10>)
 80015a6:	f001 fc80 	bl	8002eaa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200001fc 	.word	0x200001fc

080015b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return 1;
 80015b8:	2301      	movs	r3, #1
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <_kill>:

int _kill(int pid, int sig)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
 80015ca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015cc:	f005 f97c 	bl	80068c8 <__errno>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2216      	movs	r2, #22
 80015d4:	601a      	str	r2, [r3, #0]
  return -1;
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <_exit>:

void _exit (int status)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015ea:	f04f 31ff 	mov.w	r1, #4294967295
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff ffe7 	bl	80015c2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <_exit+0x12>

080015f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	e00a      	b.n	8001620 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800160a:	f3af 8000 	nop.w
 800160e:	4601      	mov	r1, r0
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	1c5a      	adds	r2, r3, #1
 8001614:	60ba      	str	r2, [r7, #8]
 8001616:	b2ca      	uxtb	r2, r1
 8001618:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	429a      	cmp	r2, r3
 8001626:	dbf0      	blt.n	800160a <_read+0x12>
  }

  return len;
 8001628:	687b      	ldr	r3, [r7, #4]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b086      	sub	sp, #24
 8001636:	af00      	add	r7, sp, #0
 8001638:	60f8      	str	r0, [r7, #12]
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	e009      	b.n	8001658 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	60ba      	str	r2, [r7, #8]
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	3301      	adds	r3, #1
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	697a      	ldr	r2, [r7, #20]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	429a      	cmp	r2, r3
 800165e:	dbf1      	blt.n	8001644 <_write+0x12>
  }
  return len;
 8001660:	687b      	ldr	r3, [r7, #4]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <_close>:

int _close(int file)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001676:	4618      	mov	r0, r3
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001690:	605a      	str	r2, [r3, #4]
  return 0;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr

0800169e <_isatty>:

int _isatty(int file)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016a6:	2301      	movs	r3, #1
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr

080016b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b085      	sub	sp, #20
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	60f8      	str	r0, [r7, #12]
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr
	...

080016cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d4:	4a14      	ldr	r2, [pc, #80]	@ (8001728 <_sbrk+0x5c>)
 80016d6:	4b15      	ldr	r3, [pc, #84]	@ (800172c <_sbrk+0x60>)
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <_sbrk+0x64>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	@ (8001734 <_sbrk+0x68>)
 80016ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ee:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d207      	bcs.n	800170c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016fc:	f005 f8e4 	bl	80068c8 <__errno>
 8001700:	4603      	mov	r3, r0
 8001702:	220c      	movs	r2, #12
 8001704:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	e009      	b.n	8001720 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001712:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	4a05      	ldr	r2, [pc, #20]	@ (8001730 <_sbrk+0x64>)
 800171c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20005000 	.word	0x20005000
 800172c:	00000400 	.word	0x00000400
 8001730:	20000254 	.word	0x20000254
 8001734:	200003f0 	.word	0x200003f0

08001738 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 800174a:	4a12      	ldr	r2, [pc, #72]	@ (8001794 <MX_USART2_UART_Init+0x50>)
 800174c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800174e:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 8001750:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800175c:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001768:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 800176a:	220c      	movs	r2, #12
 800176c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 8001776:	2200      	movs	r2, #0
 8001778:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_USART2_UART_Init+0x4c>)
 800177c:	f003 fea2 	bl	80054c4 <HAL_UART_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001786:	f7ff fe9c 	bl	80014c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000258 	.word	0x20000258
 8001794:	40004400 	.word	0x40004400

08001798 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b088      	sub	sp, #32
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0310 	add.w	r3, r7, #16
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001820 <HAL_UART_MspInit+0x88>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d12f      	bne.n	8001818 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001824 <HAL_UART_MspInit+0x8c>)
 80017ba:	69db      	ldr	r3, [r3, #28]
 80017bc:	4a19      	ldr	r2, [pc, #100]	@ (8001824 <HAL_UART_MspInit+0x8c>)
 80017be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c2:	61d3      	str	r3, [r2, #28]
 80017c4:	4b17      	ldr	r3, [pc, #92]	@ (8001824 <HAL_UART_MspInit+0x8c>)
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d0:	4b14      	ldr	r3, [pc, #80]	@ (8001824 <HAL_UART_MspInit+0x8c>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	4a13      	ldr	r2, [pc, #76]	@ (8001824 <HAL_UART_MspInit+0x8c>)
 80017d6:	f043 0304 	orr.w	r3, r3, #4
 80017da:	6193      	str	r3, [r2, #24]
 80017dc:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <HAL_UART_MspInit+0x8c>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	f003 0304 	and.w	r3, r3, #4
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017e8:	2304      	movs	r3, #4
 80017ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ec:	2302      	movs	r3, #2
 80017ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f0:	2303      	movs	r3, #3
 80017f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	4619      	mov	r1, r3
 80017fa:	480b      	ldr	r0, [pc, #44]	@ (8001828 <HAL_UART_MspInit+0x90>)
 80017fc:	f000 fa56 	bl	8001cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001800:	2308      	movs	r3, #8
 8001802:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180c:	f107 0310 	add.w	r3, r7, #16
 8001810:	4619      	mov	r1, r3
 8001812:	4805      	ldr	r0, [pc, #20]	@ (8001828 <HAL_UART_MspInit+0x90>)
 8001814:	f000 fa4a 	bl	8001cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001818:	bf00      	nop
 800181a:	3720      	adds	r7, #32
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40004400 	.word	0x40004400
 8001824:	40021000 	.word	0x40021000
 8001828:	40010800 	.word	0x40010800

0800182c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800182c:	f7ff ff84 	bl	8001738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001830:	480b      	ldr	r0, [pc, #44]	@ (8001860 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001832:	490c      	ldr	r1, [pc, #48]	@ (8001864 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001834:	4a0c      	ldr	r2, [pc, #48]	@ (8001868 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001838:	e002      	b.n	8001840 <LoopCopyDataInit>

0800183a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800183c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800183e:	3304      	adds	r3, #4

08001840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001844:	d3f9      	bcc.n	800183a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001846:	4a09      	ldr	r2, [pc, #36]	@ (800186c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001848:	4c09      	ldr	r4, [pc, #36]	@ (8001870 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800184a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800184c:	e001      	b.n	8001852 <LoopFillZerobss>

0800184e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800184e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001850:	3204      	adds	r2, #4

08001852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001854:	d3fb      	bcc.n	800184e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001856:	f005 f83d 	bl	80068d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800185a:	f7ff fd8f 	bl	800137c <main>
  bx lr
 800185e:	4770      	bx	lr
  ldr r0, =_sdata
 8001860:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001864:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001868:	0800a464 	.word	0x0800a464
  ldr r2, =_sbss
 800186c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001870:	200003f0 	.word	0x200003f0

08001874 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001874:	e7fe      	b.n	8001874 <ADC1_2_IRQHandler>
	...

08001878 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <HAL_Init+0x28>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a07      	ldr	r2, [pc, #28]	@ (80018a0 <HAL_Init+0x28>)
 8001882:	f043 0310 	orr.w	r3, r3, #16
 8001886:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001888:	2003      	movs	r0, #3
 800188a:	f000 f947 	bl	8001b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800188e:	200f      	movs	r0, #15
 8001890:	f000 f808 	bl	80018a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001894:	f7ff fe1c 	bl	80014d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40022000 	.word	0x40022000

080018a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018ac:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <HAL_InitTick+0x54>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <HAL_InitTick+0x58>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	4619      	mov	r1, r3
 80018b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80018be:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 f95f 	bl	8001b86 <HAL_SYSTICK_Config>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e00e      	b.n	80018f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b0f      	cmp	r3, #15
 80018d6:	d80a      	bhi.n	80018ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018d8:	2200      	movs	r2, #0
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	f04f 30ff 	mov.w	r0, #4294967295
 80018e0:	f000 f927 	bl	8001b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018e4:	4a06      	ldr	r2, [pc, #24]	@ (8001900 <HAL_InitTick+0x5c>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
 80018ec:	e000      	b.n	80018f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000004 	.word	0x20000004
 80018fc:	2000000c 	.word	0x2000000c
 8001900:	20000008 	.word	0x20000008

08001904 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001908:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <HAL_IncTick+0x1c>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	461a      	mov	r2, r3
 800190e:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <HAL_IncTick+0x20>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4413      	add	r3, r2
 8001914:	4a03      	ldr	r2, [pc, #12]	@ (8001924 <HAL_IncTick+0x20>)
 8001916:	6013      	str	r3, [r2, #0]
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	2000000c 	.word	0x2000000c
 8001924:	200002a0 	.word	0x200002a0

08001928 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return uwTick;
 800192c:	4b02      	ldr	r3, [pc, #8]	@ (8001938 <HAL_GetTick+0x10>)
 800192e:	681b      	ldr	r3, [r3, #0]
}
 8001930:	4618      	mov	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr
 8001938:	200002a0 	.word	0x200002a0

0800193c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001944:	f7ff fff0 	bl	8001928 <HAL_GetTick>
 8001948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001954:	d005      	beq.n	8001962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001956:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <HAL_Delay+0x44>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4413      	add	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001962:	bf00      	nop
 8001964:	f7ff ffe0 	bl	8001928 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	429a      	cmp	r2, r3
 8001972:	d8f7      	bhi.n	8001964 <HAL_Delay+0x28>
  {
  }
}
 8001974:	bf00      	nop
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	2000000c 	.word	0x2000000c

08001984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019a0:	4013      	ands	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019b6:	4a04      	ldr	r2, [pc, #16]	@ (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	60d3      	str	r3, [r2, #12]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d0:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <__NVIC_GetPriorityGrouping+0x18>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	0a1b      	lsrs	r3, r3, #8
 80019d6:	f003 0307 	and.w	r3, r3, #7
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	db0b      	blt.n	8001a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	f003 021f 	and.w	r2, r3, #31
 8001a00:	4906      	ldr	r1, [pc, #24]	@ (8001a1c <__NVIC_EnableIRQ+0x34>)
 8001a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a06:	095b      	lsrs	r3, r3, #5
 8001a08:	2001      	movs	r0, #1
 8001a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	e000e100 	.word	0xe000e100

08001a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	db0a      	blt.n	8001a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	490c      	ldr	r1, [pc, #48]	@ (8001a6c <__NVIC_SetPriority+0x4c>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	0112      	lsls	r2, r2, #4
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	440b      	add	r3, r1
 8001a44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a48:	e00a      	b.n	8001a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	4908      	ldr	r1, [pc, #32]	@ (8001a70 <__NVIC_SetPriority+0x50>)
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	3b04      	subs	r3, #4
 8001a58:	0112      	lsls	r2, r2, #4
 8001a5a:	b2d2      	uxtb	r2, r2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	761a      	strb	r2, [r3, #24]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000e100 	.word	0xe000e100
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b089      	sub	sp, #36	@ 0x24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f1c3 0307 	rsb	r3, r3, #7
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	bf28      	it	cs
 8001a92:	2304      	movcs	r3, #4
 8001a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3304      	adds	r3, #4
 8001a9a:	2b06      	cmp	r3, #6
 8001a9c:	d902      	bls.n	8001aa4 <NVIC_EncodePriority+0x30>
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3b03      	subs	r3, #3
 8001aa2:	e000      	b.n	8001aa6 <NVIC_EncodePriority+0x32>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43da      	mvns	r2, r3
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001abc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac6:	43d9      	mvns	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	4313      	orrs	r3, r2
         );
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3724      	adds	r7, #36	@ 0x24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ae8:	d301      	bcc.n	8001aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00f      	b.n	8001b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aee:	4a0a      	ldr	r2, [pc, #40]	@ (8001b18 <SysTick_Config+0x40>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af6:	210f      	movs	r1, #15
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f7ff ff90 	bl	8001a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b00:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <SysTick_Config+0x40>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b06:	4b04      	ldr	r3, [pc, #16]	@ (8001b18 <SysTick_Config+0x40>)
 8001b08:	2207      	movs	r2, #7
 8001b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	e000e010 	.word	0xe000e010

08001b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff ff2d 	bl	8001984 <__NVIC_SetPriorityGrouping>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b086      	sub	sp, #24
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b44:	f7ff ff42 	bl	80019cc <__NVIC_GetPriorityGrouping>
 8001b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	6978      	ldr	r0, [r7, #20]
 8001b50:	f7ff ff90 	bl	8001a74 <NVIC_EncodePriority>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff5f 	bl	8001a20 <__NVIC_SetPriority>
}
 8001b62:	bf00      	nop
 8001b64:	3718      	adds	r7, #24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff35 	bl	80019e8 <__NVIC_EnableIRQ>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ffa2 	bl	8001ad8 <SysTick_Config>
 8001b94:	4603      	mov	r3, r0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d005      	beq.n	8001bc4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2204      	movs	r2, #4
 8001bbc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	73fb      	strb	r3, [r7, #15]
 8001bc2:	e051      	b.n	8001c68 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f022 020e 	bic.w	r2, r2, #14
 8001bd2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0201 	bic.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a22      	ldr	r2, [pc, #136]	@ (8001c74 <HAL_DMA_Abort_IT+0xd4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d029      	beq.n	8001c42 <HAL_DMA_Abort_IT+0xa2>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a21      	ldr	r2, [pc, #132]	@ (8001c78 <HAL_DMA_Abort_IT+0xd8>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d022      	beq.n	8001c3e <HAL_DMA_Abort_IT+0x9e>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8001c7c <HAL_DMA_Abort_IT+0xdc>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d01a      	beq.n	8001c38 <HAL_DMA_Abort_IT+0x98>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a1e      	ldr	r2, [pc, #120]	@ (8001c80 <HAL_DMA_Abort_IT+0xe0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d012      	beq.n	8001c32 <HAL_DMA_Abort_IT+0x92>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a1c      	ldr	r2, [pc, #112]	@ (8001c84 <HAL_DMA_Abort_IT+0xe4>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d00a      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x8c>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001c88 <HAL_DMA_Abort_IT+0xe8>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d102      	bne.n	8001c26 <HAL_DMA_Abort_IT+0x86>
 8001c20:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001c24:	e00e      	b.n	8001c44 <HAL_DMA_Abort_IT+0xa4>
 8001c26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c2a:	e00b      	b.n	8001c44 <HAL_DMA_Abort_IT+0xa4>
 8001c2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c30:	e008      	b.n	8001c44 <HAL_DMA_Abort_IT+0xa4>
 8001c32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c36:	e005      	b.n	8001c44 <HAL_DMA_Abort_IT+0xa4>
 8001c38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c3c:	e002      	b.n	8001c44 <HAL_DMA_Abort_IT+0xa4>
 8001c3e:	2310      	movs	r3, #16
 8001c40:	e000      	b.n	8001c44 <HAL_DMA_Abort_IT+0xa4>
 8001c42:	2301      	movs	r3, #1
 8001c44:	4a11      	ldr	r2, [pc, #68]	@ (8001c8c <HAL_DMA_Abort_IT+0xec>)
 8001c46:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	4798      	blx	r3
    } 
  }
  return status;
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40020008 	.word	0x40020008
 8001c78:	4002001c 	.word	0x4002001c
 8001c7c:	40020030 	.word	0x40020030
 8001c80:	40020044 	.word	0x40020044
 8001c84:	40020058 	.word	0x40020058
 8001c88:	4002006c 	.word	0x4002006c
 8001c8c:	40020000 	.word	0x40020000

08001c90 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c9e:	b2db      	uxtb	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
	...

08001cac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b08b      	sub	sp, #44	@ 0x2c
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cbe:	e169      	b.n	8001f94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	f040 8158 	bne.w	8001f8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	4a9a      	ldr	r2, [pc, #616]	@ (8001f4c <HAL_GPIO_Init+0x2a0>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d05e      	beq.n	8001da6 <HAL_GPIO_Init+0xfa>
 8001ce8:	4a98      	ldr	r2, [pc, #608]	@ (8001f4c <HAL_GPIO_Init+0x2a0>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d875      	bhi.n	8001dda <HAL_GPIO_Init+0x12e>
 8001cee:	4a98      	ldr	r2, [pc, #608]	@ (8001f50 <HAL_GPIO_Init+0x2a4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d058      	beq.n	8001da6 <HAL_GPIO_Init+0xfa>
 8001cf4:	4a96      	ldr	r2, [pc, #600]	@ (8001f50 <HAL_GPIO_Init+0x2a4>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d86f      	bhi.n	8001dda <HAL_GPIO_Init+0x12e>
 8001cfa:	4a96      	ldr	r2, [pc, #600]	@ (8001f54 <HAL_GPIO_Init+0x2a8>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d052      	beq.n	8001da6 <HAL_GPIO_Init+0xfa>
 8001d00:	4a94      	ldr	r2, [pc, #592]	@ (8001f54 <HAL_GPIO_Init+0x2a8>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d869      	bhi.n	8001dda <HAL_GPIO_Init+0x12e>
 8001d06:	4a94      	ldr	r2, [pc, #592]	@ (8001f58 <HAL_GPIO_Init+0x2ac>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d04c      	beq.n	8001da6 <HAL_GPIO_Init+0xfa>
 8001d0c:	4a92      	ldr	r2, [pc, #584]	@ (8001f58 <HAL_GPIO_Init+0x2ac>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d863      	bhi.n	8001dda <HAL_GPIO_Init+0x12e>
 8001d12:	4a92      	ldr	r2, [pc, #584]	@ (8001f5c <HAL_GPIO_Init+0x2b0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d046      	beq.n	8001da6 <HAL_GPIO_Init+0xfa>
 8001d18:	4a90      	ldr	r2, [pc, #576]	@ (8001f5c <HAL_GPIO_Init+0x2b0>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d85d      	bhi.n	8001dda <HAL_GPIO_Init+0x12e>
 8001d1e:	2b12      	cmp	r3, #18
 8001d20:	d82a      	bhi.n	8001d78 <HAL_GPIO_Init+0xcc>
 8001d22:	2b12      	cmp	r3, #18
 8001d24:	d859      	bhi.n	8001dda <HAL_GPIO_Init+0x12e>
 8001d26:	a201      	add	r2, pc, #4	@ (adr r2, 8001d2c <HAL_GPIO_Init+0x80>)
 8001d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d2c:	08001da7 	.word	0x08001da7
 8001d30:	08001d81 	.word	0x08001d81
 8001d34:	08001d93 	.word	0x08001d93
 8001d38:	08001dd5 	.word	0x08001dd5
 8001d3c:	08001ddb 	.word	0x08001ddb
 8001d40:	08001ddb 	.word	0x08001ddb
 8001d44:	08001ddb 	.word	0x08001ddb
 8001d48:	08001ddb 	.word	0x08001ddb
 8001d4c:	08001ddb 	.word	0x08001ddb
 8001d50:	08001ddb 	.word	0x08001ddb
 8001d54:	08001ddb 	.word	0x08001ddb
 8001d58:	08001ddb 	.word	0x08001ddb
 8001d5c:	08001ddb 	.word	0x08001ddb
 8001d60:	08001ddb 	.word	0x08001ddb
 8001d64:	08001ddb 	.word	0x08001ddb
 8001d68:	08001ddb 	.word	0x08001ddb
 8001d6c:	08001ddb 	.word	0x08001ddb
 8001d70:	08001d89 	.word	0x08001d89
 8001d74:	08001d9d 	.word	0x08001d9d
 8001d78:	4a79      	ldr	r2, [pc, #484]	@ (8001f60 <HAL_GPIO_Init+0x2b4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d013      	beq.n	8001da6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d7e:	e02c      	b.n	8001dda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	623b      	str	r3, [r7, #32]
          break;
 8001d86:	e029      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	623b      	str	r3, [r7, #32]
          break;
 8001d90:	e024      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	3308      	adds	r3, #8
 8001d98:	623b      	str	r3, [r7, #32]
          break;
 8001d9a:	e01f      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	330c      	adds	r3, #12
 8001da2:	623b      	str	r3, [r7, #32]
          break;
 8001da4:	e01a      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d102      	bne.n	8001db4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dae:	2304      	movs	r3, #4
 8001db0:	623b      	str	r3, [r7, #32]
          break;
 8001db2:	e013      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d105      	bne.n	8001dc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dbc:	2308      	movs	r3, #8
 8001dbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69fa      	ldr	r2, [r7, #28]
 8001dc4:	611a      	str	r2, [r3, #16]
          break;
 8001dc6:	e009      	b.n	8001ddc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dc8:	2308      	movs	r3, #8
 8001dca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69fa      	ldr	r2, [r7, #28]
 8001dd0:	615a      	str	r2, [r3, #20]
          break;
 8001dd2:	e003      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	623b      	str	r3, [r7, #32]
          break;
 8001dd8:	e000      	b.n	8001ddc <HAL_GPIO_Init+0x130>
          break;
 8001dda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	2bff      	cmp	r3, #255	@ 0xff
 8001de0:	d801      	bhi.n	8001de6 <HAL_GPIO_Init+0x13a>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	e001      	b.n	8001dea <HAL_GPIO_Init+0x13e>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3304      	adds	r3, #4
 8001dea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	2bff      	cmp	r3, #255	@ 0xff
 8001df0:	d802      	bhi.n	8001df8 <HAL_GPIO_Init+0x14c>
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	e002      	b.n	8001dfe <HAL_GPIO_Init+0x152>
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	3b08      	subs	r3, #8
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	210f      	movs	r1, #15
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	401a      	ands	r2, r3
 8001e10:	6a39      	ldr	r1, [r7, #32]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 80b1 	beq.w	8001f8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8001f64 <HAL_GPIO_Init+0x2b8>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	4a4c      	ldr	r2, [pc, #304]	@ (8001f64 <HAL_GPIO_Init+0x2b8>)
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	6193      	str	r3, [r2, #24]
 8001e38:	4b4a      	ldr	r3, [pc, #296]	@ (8001f64 <HAL_GPIO_Init+0x2b8>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e44:	4a48      	ldr	r2, [pc, #288]	@ (8001f68 <HAL_GPIO_Init+0x2bc>)
 8001e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e48:	089b      	lsrs	r3, r3, #2
 8001e4a:	3302      	adds	r3, #2
 8001e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e54:	f003 0303 	and.w	r3, r3, #3
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	220f      	movs	r2, #15
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	4013      	ands	r3, r2
 8001e66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a40      	ldr	r2, [pc, #256]	@ (8001f6c <HAL_GPIO_Init+0x2c0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d013      	beq.n	8001e98 <HAL_GPIO_Init+0x1ec>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a3f      	ldr	r2, [pc, #252]	@ (8001f70 <HAL_GPIO_Init+0x2c4>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d00d      	beq.n	8001e94 <HAL_GPIO_Init+0x1e8>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a3e      	ldr	r2, [pc, #248]	@ (8001f74 <HAL_GPIO_Init+0x2c8>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d007      	beq.n	8001e90 <HAL_GPIO_Init+0x1e4>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a3d      	ldr	r2, [pc, #244]	@ (8001f78 <HAL_GPIO_Init+0x2cc>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d101      	bne.n	8001e8c <HAL_GPIO_Init+0x1e0>
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e006      	b.n	8001e9a <HAL_GPIO_Init+0x1ee>
 8001e8c:	2304      	movs	r3, #4
 8001e8e:	e004      	b.n	8001e9a <HAL_GPIO_Init+0x1ee>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e002      	b.n	8001e9a <HAL_GPIO_Init+0x1ee>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <HAL_GPIO_Init+0x1ee>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e9c:	f002 0203 	and.w	r2, r2, #3
 8001ea0:	0092      	lsls	r2, r2, #2
 8001ea2:	4093      	lsls	r3, r2
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eaa:	492f      	ldr	r1, [pc, #188]	@ (8001f68 <HAL_GPIO_Init+0x2bc>)
 8001eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d006      	beq.n	8001ed2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	492c      	ldr	r1, [pc, #176]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	608b      	str	r3, [r1, #8]
 8001ed0:	e006      	b.n	8001ee0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	4928      	ldr	r1, [pc, #160]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d006      	beq.n	8001efa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eec:	4b23      	ldr	r3, [pc, #140]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001eee:	68da      	ldr	r2, [r3, #12]
 8001ef0:	4922      	ldr	r1, [pc, #136]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	60cb      	str	r3, [r1, #12]
 8001ef8:	e006      	b.n	8001f08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001efa:	4b20      	ldr	r3, [pc, #128]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001efc:	68da      	ldr	r2, [r3, #12]
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	491e      	ldr	r1, [pc, #120]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d006      	beq.n	8001f22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f14:	4b19      	ldr	r3, [pc, #100]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	4918      	ldr	r1, [pc, #96]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f22:	4b16      	ldr	r3, [pc, #88]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	4914      	ldr	r1, [pc, #80]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d021      	beq.n	8001f80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	490e      	ldr	r1, [pc, #56]	@ (8001f7c <HAL_GPIO_Init+0x2d0>)
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	600b      	str	r3, [r1, #0]
 8001f48:	e021      	b.n	8001f8e <HAL_GPIO_Init+0x2e2>
 8001f4a:	bf00      	nop
 8001f4c:	10320000 	.word	0x10320000
 8001f50:	10310000 	.word	0x10310000
 8001f54:	10220000 	.word	0x10220000
 8001f58:	10210000 	.word	0x10210000
 8001f5c:	10120000 	.word	0x10120000
 8001f60:	10110000 	.word	0x10110000
 8001f64:	40021000 	.word	0x40021000
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	40010800 	.word	0x40010800
 8001f70:	40010c00 	.word	0x40010c00
 8001f74:	40011000 	.word	0x40011000
 8001f78:	40011400 	.word	0x40011400
 8001f7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f80:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <HAL_GPIO_Init+0x304>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	4909      	ldr	r1, [pc, #36]	@ (8001fb0 <HAL_GPIO_Init+0x304>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	3301      	adds	r3, #1
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f47f ae8e 	bne.w	8001cc0 <HAL_GPIO_Init+0x14>
  }
}
 8001fa4:	bf00      	nop
 8001fa6:	bf00      	nop
 8001fa8:	372c      	adds	r7, #44	@ 0x2c
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr
 8001fb0:	40010400 	.word	0x40010400

08001fb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e12b      	b.n	800221e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d106      	bne.n	8001fe0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7ff f980 	bl	80012e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2224      	movs	r2, #36	@ 0x24
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f022 0201 	bic.w	r2, r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002006:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002016:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002018:	f003 fa0e 	bl	8005438 <HAL_RCC_GetPCLK1Freq>
 800201c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	4a81      	ldr	r2, [pc, #516]	@ (8002228 <HAL_I2C_Init+0x274>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d807      	bhi.n	8002038 <HAL_I2C_Init+0x84>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4a80      	ldr	r2, [pc, #512]	@ (800222c <HAL_I2C_Init+0x278>)
 800202c:	4293      	cmp	r3, r2
 800202e:	bf94      	ite	ls
 8002030:	2301      	movls	r3, #1
 8002032:	2300      	movhi	r3, #0
 8002034:	b2db      	uxtb	r3, r3
 8002036:	e006      	b.n	8002046 <HAL_I2C_Init+0x92>
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4a7d      	ldr	r2, [pc, #500]	@ (8002230 <HAL_I2C_Init+0x27c>)
 800203c:	4293      	cmp	r3, r2
 800203e:	bf94      	ite	ls
 8002040:	2301      	movls	r3, #1
 8002042:	2300      	movhi	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e0e7      	b.n	800221e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	4a78      	ldr	r2, [pc, #480]	@ (8002234 <HAL_I2C_Init+0x280>)
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	0c9b      	lsrs	r3, r3, #18
 8002058:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	430a      	orrs	r2, r1
 800206c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4a6a      	ldr	r2, [pc, #424]	@ (8002228 <HAL_I2C_Init+0x274>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d802      	bhi.n	8002088 <HAL_I2C_Init+0xd4>
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	3301      	adds	r3, #1
 8002086:	e009      	b.n	800209c <HAL_I2C_Init+0xe8>
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800208e:	fb02 f303 	mul.w	r3, r2, r3
 8002092:	4a69      	ldr	r2, [pc, #420]	@ (8002238 <HAL_I2C_Init+0x284>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	099b      	lsrs	r3, r3, #6
 800209a:	3301      	adds	r3, #1
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	430b      	orrs	r3, r1
 80020a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80020ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	495c      	ldr	r1, [pc, #368]	@ (8002228 <HAL_I2C_Init+0x274>)
 80020b8:	428b      	cmp	r3, r1
 80020ba:	d819      	bhi.n	80020f0 <HAL_I2C_Init+0x13c>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1e59      	subs	r1, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80020ca:	1c59      	adds	r1, r3, #1
 80020cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80020d0:	400b      	ands	r3, r1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00a      	beq.n	80020ec <HAL_I2C_Init+0x138>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1e59      	subs	r1, r3, #1
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80020e4:	3301      	adds	r3, #1
 80020e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ea:	e051      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 80020ec:	2304      	movs	r3, #4
 80020ee:	e04f      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d111      	bne.n	800211c <HAL_I2C_Init+0x168>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1e58      	subs	r0, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6859      	ldr	r1, [r3, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	440b      	add	r3, r1
 8002106:	fbb0 f3f3 	udiv	r3, r0, r3
 800210a:	3301      	adds	r3, #1
 800210c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002110:	2b00      	cmp	r3, #0
 8002112:	bf0c      	ite	eq
 8002114:	2301      	moveq	r3, #1
 8002116:	2300      	movne	r3, #0
 8002118:	b2db      	uxtb	r3, r3
 800211a:	e012      	b.n	8002142 <HAL_I2C_Init+0x18e>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1e58      	subs	r0, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6859      	ldr	r1, [r3, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	0099      	lsls	r1, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002132:	3301      	adds	r3, #1
 8002134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002138:	2b00      	cmp	r3, #0
 800213a:	bf0c      	ite	eq
 800213c:	2301      	moveq	r3, #1
 800213e:	2300      	movne	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_I2C_Init+0x196>
 8002146:	2301      	movs	r3, #1
 8002148:	e022      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10e      	bne.n	8002170 <HAL_I2C_Init+0x1bc>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1e58      	subs	r0, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6859      	ldr	r1, [r3, #4]
 800215a:	460b      	mov	r3, r1
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	440b      	add	r3, r1
 8002160:	fbb0 f3f3 	udiv	r3, r0, r3
 8002164:	3301      	adds	r3, #1
 8002166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800216a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800216e:	e00f      	b.n	8002190 <HAL_I2C_Init+0x1dc>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	1e58      	subs	r0, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6859      	ldr	r1, [r3, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	440b      	add	r3, r1
 800217e:	0099      	lsls	r1, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	fbb0 f3f3 	udiv	r3, r0, r3
 8002186:	3301      	adds	r3, #1
 8002188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	6809      	ldr	r1, [r1, #0]
 8002194:	4313      	orrs	r3, r2
 8002196:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69da      	ldr	r2, [r3, #28]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80021be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	6911      	ldr	r1, [r2, #16]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68d2      	ldr	r2, [r2, #12]
 80021ca:	4311      	orrs	r1, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	430b      	orrs	r3, r1
 80021d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	695a      	ldr	r2, [r3, #20]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2220      	movs	r2, #32
 800220a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	000186a0 	.word	0x000186a0
 800222c:	001e847f 	.word	0x001e847f
 8002230:	003d08ff 	.word	0x003d08ff
 8002234:	431bde83 	.word	0x431bde83
 8002238:	10624dd3 	.word	0x10624dd3

0800223c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800224e:	2b80      	cmp	r3, #128	@ 0x80
 8002250:	d103      	bne.n	800225a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2200      	movs	r2, #0
 8002258:	611a      	str	r2, [r3, #16]
  }
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr

08002264 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af02      	add	r7, sp, #8
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	607a      	str	r2, [r7, #4]
 800226e:	461a      	mov	r2, r3
 8002270:	460b      	mov	r3, r1
 8002272:	817b      	strh	r3, [r7, #10]
 8002274:	4613      	mov	r3, r2
 8002276:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002278:	f7ff fb56 	bl	8001928 <HAL_GetTick>
 800227c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b20      	cmp	r3, #32
 8002288:	f040 80e0 	bne.w	800244c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2319      	movs	r3, #25
 8002292:	2201      	movs	r2, #1
 8002294:	4970      	ldr	r1, [pc, #448]	@ (8002458 <HAL_I2C_Master_Transmit+0x1f4>)
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f002 fa82 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022a2:	2302      	movs	r3, #2
 80022a4:	e0d3      	b.n	800244e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_I2C_Master_Transmit+0x50>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e0cc      	b.n	800244e <HAL_I2C_Master_Transmit+0x1ea>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d007      	beq.n	80022da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f042 0201 	orr.w	r2, r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2221      	movs	r2, #33	@ 0x21
 80022ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2210      	movs	r2, #16
 80022f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2200      	movs	r2, #0
 80022fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	893a      	ldrh	r2, [r7, #8]
 800230a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002310:	b29a      	uxth	r2, r3
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	4a50      	ldr	r2, [pc, #320]	@ (800245c <HAL_I2C_Master_Transmit+0x1f8>)
 800231a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800231c:	8979      	ldrh	r1, [r7, #10]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	6a3a      	ldr	r2, [r7, #32]
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f002 f844 	bl	80043b0 <I2C_MasterRequestWrite>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e08d      	b.n	800244e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002332:	2300      	movs	r3, #0
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	613b      	str	r3, [r7, #16]
 8002346:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002348:	e066      	b.n	8002418 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	6a39      	ldr	r1, [r7, #32]
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f002 fb40 	bl	80049d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00d      	beq.n	8002376 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	2b04      	cmp	r3, #4
 8002360:	d107      	bne.n	8002372 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002370:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e06b      	b.n	800244e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237a:	781a      	ldrb	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002386:	1c5a      	adds	r2, r3, #1
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002390:	b29b      	uxth	r3, r3
 8002392:	3b01      	subs	r3, #1
 8002394:	b29a      	uxth	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800239e:	3b01      	subs	r3, #1
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d11b      	bne.n	80023ec <HAL_I2C_Master_Transmit+0x188>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d017      	beq.n	80023ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c0:	781a      	ldrb	r2, [r3, #0]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	3b01      	subs	r3, #1
 80023da:	b29a      	uxth	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e4:	3b01      	subs	r3, #1
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	6a39      	ldr	r1, [r7, #32]
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f002 fb37 	bl	8004a64 <I2C_WaitOnBTFFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00d      	beq.n	8002418 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002400:	2b04      	cmp	r3, #4
 8002402:	d107      	bne.n	8002414 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002412:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e01a      	b.n	800244e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800241c:	2b00      	cmp	r3, #0
 800241e:	d194      	bne.n	800234a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800242e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e000      	b.n	800244e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800244c:	2302      	movs	r3, #2
  }
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	00100002 	.word	0x00100002
 800245c:	ffff0000 	.word	0xffff0000

08002460 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08c      	sub	sp, #48	@ 0x30
 8002464:	af02      	add	r7, sp, #8
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	607a      	str	r2, [r7, #4]
 800246a:	461a      	mov	r2, r3
 800246c:	460b      	mov	r3, r1
 800246e:	817b      	strh	r3, [r7, #10]
 8002470:	4613      	mov	r3, r2
 8002472:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff fa56 	bl	8001928 <HAL_GetTick>
 800247c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b20      	cmp	r3, #32
 8002488:	f040 824b 	bne.w	8002922 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	2319      	movs	r3, #25
 8002492:	2201      	movs	r2, #1
 8002494:	497f      	ldr	r1, [pc, #508]	@ (8002694 <HAL_I2C_Master_Receive+0x234>)
 8002496:	68f8      	ldr	r0, [r7, #12]
 8002498:	f002 f982 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80024a2:	2302      	movs	r3, #2
 80024a4:	e23e      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_I2C_Master_Receive+0x54>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e237      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d007      	beq.n	80024da <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 0201 	orr.w	r2, r2, #1
 80024d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2222      	movs	r2, #34	@ 0x22
 80024ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2210      	movs	r2, #16
 80024f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	893a      	ldrh	r2, [r7, #8]
 800250a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002510:	b29a      	uxth	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4a5f      	ldr	r2, [pc, #380]	@ (8002698 <HAL_I2C_Master_Receive+0x238>)
 800251a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800251c:	8979      	ldrh	r1, [r7, #10]
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f001 ffc6 	bl	80044b4 <I2C_MasterRequestRead>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e1f8      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002536:	2b00      	cmp	r3, #0
 8002538:	d113      	bne.n	8002562 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	61fb      	str	r3, [r7, #28]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	61fb      	str	r3, [r7, #28]
 800254e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	e1cc      	b.n	80028fc <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002566:	2b01      	cmp	r3, #1
 8002568:	d11e      	bne.n	80025a8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002578:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800257a:	b672      	cpsid	i
}
 800257c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800257e:	2300      	movs	r3, #0
 8002580:	61bb      	str	r3, [r7, #24]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	61bb      	str	r3, [r7, #24]
 8002592:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80025a4:	b662      	cpsie	i
}
 80025a6:	e035      	b.n	8002614 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d11e      	bne.n	80025ee <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80025c0:	b672      	cpsid	i
}
 80025c2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025e8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80025ea:	b662      	cpsie	i
}
 80025ec:	e012      	b.n	8002614 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80025fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025fe:	2300      	movs	r3, #0
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002614:	e172      	b.n	80028fc <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800261a:	2b03      	cmp	r3, #3
 800261c:	f200 811f 	bhi.w	800285e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002624:	2b01      	cmp	r3, #1
 8002626:	d123      	bne.n	8002670 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800262a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f002 fa93 	bl	8004b58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e173      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	691a      	ldr	r2, [r3, #16]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002646:	b2d2      	uxtb	r2, r2
 8002648:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264e:	1c5a      	adds	r2, r3, #1
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002664:	b29b      	uxth	r3, r3
 8002666:	3b01      	subs	r3, #1
 8002668:	b29a      	uxth	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800266e:	e145      	b.n	80028fc <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002674:	2b02      	cmp	r3, #2
 8002676:	d152      	bne.n	800271e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800267e:	2200      	movs	r2, #0
 8002680:	4906      	ldr	r1, [pc, #24]	@ (800269c <HAL_I2C_Master_Receive+0x23c>)
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f002 f88c 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d008      	beq.n	80026a0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e148      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
 8002692:	bf00      	nop
 8002694:	00100002 	.word	0x00100002
 8002698:	ffff0000 	.word	0xffff0000
 800269c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80026a0:	b672      	cpsid	i
}
 80026a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	691a      	ldr	r2, [r3, #16]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c6:	1c5a      	adds	r2, r3, #1
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d0:	3b01      	subs	r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026dc:	b29b      	uxth	r3, r3
 80026de:	3b01      	subs	r3, #1
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80026e6:	b662      	cpsie	i
}
 80026e8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002706:	3b01      	subs	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002712:	b29b      	uxth	r3, r3
 8002714:	3b01      	subs	r3, #1
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800271c:	e0ee      	b.n	80028fc <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002724:	2200      	movs	r2, #0
 8002726:	4981      	ldr	r1, [pc, #516]	@ (800292c <HAL_I2C_Master_Receive+0x4cc>)
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f002 f839 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0f5      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002746:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002748:	b672      	cpsid	i
}
 800274a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	1c5a      	adds	r2, r3, #1
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002768:	3b01      	subs	r3, #1
 800276a:	b29a      	uxth	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002774:	b29b      	uxth	r3, r3
 8002776:	3b01      	subs	r3, #1
 8002778:	b29a      	uxth	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800277e:	4b6c      	ldr	r3, [pc, #432]	@ (8002930 <HAL_I2C_Master_Receive+0x4d0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	08db      	lsrs	r3, r3, #3
 8002784:	4a6b      	ldr	r2, [pc, #428]	@ (8002934 <HAL_I2C_Master_Receive+0x4d4>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	0a1a      	lsrs	r2, r3, #8
 800278c:	4613      	mov	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	00da      	lsls	r2, r3, #3
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	3b01      	subs	r3, #1
 800279c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800279e:	6a3b      	ldr	r3, [r7, #32]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d118      	bne.n	80027d6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2200      	movs	r2, #0
 80027a8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2220      	movs	r2, #32
 80027ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f043 0220 	orr.w	r2, r3, #32
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80027c6:	b662      	cpsie	i
}
 80027c8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e0a6      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d1d9      	bne.n	8002798 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	691a      	ldr	r2, [r3, #16]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	b2d2      	uxtb	r2, r2
 8002800:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002810:	3b01      	subs	r3, #1
 8002812:	b29a      	uxth	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800281c:	b29b      	uxth	r3, r3
 800281e:	3b01      	subs	r3, #1
 8002820:	b29a      	uxth	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002826:	b662      	cpsie	i
}
 8002828:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	691a      	ldr	r2, [r3, #16]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002834:	b2d2      	uxtb	r2, r2
 8002836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002846:	3b01      	subs	r3, #1
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002852:	b29b      	uxth	r3, r3
 8002854:	3b01      	subs	r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800285c:	e04e      	b.n	80028fc <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800285e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002860:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f002 f978 	bl	8004b58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e058      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	b2d2      	uxtb	r2, r2
 800287e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	1c5a      	adds	r2, r3, #1
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288e:	3b01      	subs	r3, #1
 8002890:	b29a      	uxth	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800289a:	b29b      	uxth	r3, r3
 800289c:	3b01      	subs	r3, #1
 800289e:	b29a      	uxth	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d124      	bne.n	80028fc <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b6:	2b03      	cmp	r3, #3
 80028b8:	d107      	bne.n	80028ca <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028c8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	691a      	ldr	r2, [r3, #16]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028dc:	1c5a      	adds	r2, r3, #1
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e6:	3b01      	subs	r3, #1
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	3b01      	subs	r3, #1
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002900:	2b00      	cmp	r3, #0
 8002902:	f47f ae88 	bne.w	8002616 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2220      	movs	r2, #32
 800290a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	e000      	b.n	8002924 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002922:	2302      	movs	r3, #2
  }
}
 8002924:	4618      	mov	r0, r3
 8002926:	3728      	adds	r7, #40	@ 0x28
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	00010004 	.word	0x00010004
 8002930:	20000004 	.word	0x20000004
 8002934:	14f8b589 	.word	0x14f8b589

08002938 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002938:	b480      	push	{r7}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	461a      	mov	r2, r3
 8002944:	460b      	mov	r3, r1
 8002946:	817b      	strh	r3, [r7, #10]
 8002948:	4613      	mov	r3, r2
 800294a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b20      	cmp	r3, #32
 800295a:	f040 8081 	bne.w	8002a60 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800295e:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <HAL_I2C_Master_Transmit_IT+0x134>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	08db      	lsrs	r3, r3, #3
 8002964:	4a42      	ldr	r2, [pc, #264]	@ (8002a70 <HAL_I2C_Master_Transmit_IT+0x138>)
 8002966:	fba2 2303 	umull	r2, r3, r2, r3
 800296a:	0a1a      	lsrs	r2, r3, #8
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	009a      	lsls	r2, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	3b01      	subs	r3, #1
 800297c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d112      	bne.n	80029aa <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2220      	movs	r2, #32
 800298e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f043 0220 	orr.w	r2, r3, #32
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80029a6:	2302      	movs	r3, #2
 80029a8:	e05b      	b.n	8002a62 <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d0df      	beq.n	8002978 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <HAL_I2C_Master_Transmit_IT+0x8e>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e04d      	b.n	8002a62 <HAL_I2C_Master_Transmit_IT+0x12a>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d007      	beq.n	80029ec <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0201 	orr.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2221      	movs	r2, #33	@ 0x21
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2210      	movs	r2, #16
 8002a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	893a      	ldrh	r2, [r7, #8]
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4a12      	ldr	r2, [pc, #72]	@ (8002a74 <HAL_I2C_Master_Transmit_IT+0x13c>)
 8002a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002a2e:	897a      	ldrh	r2, [r7, #10]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8002a4a:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a5a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e000      	b.n	8002a62 <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	371c      	adds	r7, #28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr
 8002a6c:	20000004 	.word	0x20000004
 8002a70:	14f8b589 	.word	0x14f8b589
 8002a74:	ffff0000 	.word	0xffff0000

08002a78 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	607a      	str	r2, [r7, #4]
 8002a82:	461a      	mov	r2, r3
 8002a84:	460b      	mov	r3, r1
 8002a86:	817b      	strh	r3, [r7, #10]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b20      	cmp	r3, #32
 8002a9a:	f040 8089 	bne.w	8002bb0 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002a9e:	4b47      	ldr	r3, [pc, #284]	@ (8002bbc <HAL_I2C_Master_Receive_IT+0x144>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	08db      	lsrs	r3, r3, #3
 8002aa4:	4a46      	ldr	r2, [pc, #280]	@ (8002bc0 <HAL_I2C_Master_Receive_IT+0x148>)
 8002aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aaa:	0a1a      	lsrs	r2, r3, #8
 8002aac:	4613      	mov	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009a      	lsls	r2, r3, #2
 8002ab4:	4413      	add	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d112      	bne.n	8002aea <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2220      	movs	r2, #32
 8002ace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	f043 0220 	orr.w	r2, r3, #32
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e063      	b.n	8002bb2 <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d0df      	beq.n	8002ab8 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d101      	bne.n	8002b06 <HAL_I2C_Master_Receive_IT+0x8e>
 8002b02:	2302      	movs	r3, #2
 8002b04:	e055      	b.n	8002bb2 <HAL_I2C_Master_Receive_IT+0x13a>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d007      	beq.n	8002b2c <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0201 	orr.w	r2, r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2222      	movs	r2, #34	@ 0x22
 8002b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2210      	movs	r2, #16
 8002b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	893a      	ldrh	r2, [r7, #8]
 8002b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4a16      	ldr	r2, [pc, #88]	@ (8002bc4 <HAL_I2C_Master_Receive_IT+0x14c>)
 8002b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002b6e:	897a      	ldrh	r2, [r7, #10]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8002b8a:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b9a:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002baa:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e000      	b.n	8002bb2 <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8002bb0:	2302      	movs	r3, #2
  }
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	371c      	adds	r7, #28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr
 8002bbc:	20000004 	.word	0x20000004
 8002bc0:	14f8b589 	.word	0x14f8b589
 8002bc4:	ffff0000 	.word	0xffff0000

08002bc8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002be8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bf0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	2b10      	cmp	r3, #16
 8002bf6:	d003      	beq.n	8002c00 <HAL_I2C_EV_IRQHandler+0x38>
 8002bf8:	7bfb      	ldrb	r3, [r7, #15]
 8002bfa:	2b40      	cmp	r3, #64	@ 0x40
 8002bfc:	f040 80c1 	bne.w	8002d82 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10d      	bne.n	8002c36 <HAL_I2C_EV_IRQHandler+0x6e>
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002c20:	d003      	beq.n	8002c2a <HAL_I2C_EV_IRQHandler+0x62>
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002c28:	d101      	bne.n	8002c2e <HAL_I2C_EV_IRQHandler+0x66>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e000      	b.n	8002c30 <HAL_I2C_EV_IRQHandler+0x68>
 8002c2e:	2300      	movs	r3, #0
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	f000 8132 	beq.w	8002e9a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00c      	beq.n	8002c5a <HAL_I2C_EV_IRQHandler+0x92>
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	0a5b      	lsrs	r3, r3, #9
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f002 f80e 	bl	8004c6e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 fd87 	bl	8003766 <I2C_Master_SB>
 8002c58:	e092      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	08db      	lsrs	r3, r3, #3
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d009      	beq.n	8002c7a <HAL_I2C_EV_IRQHandler+0xb2>
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	0a5b      	lsrs	r3, r3, #9
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 fdfc 	bl	8003870 <I2C_Master_ADD10>
 8002c78:	e082      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	085b      	lsrs	r3, r3, #1
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_I2C_EV_IRQHandler+0xd2>
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	0a5b      	lsrs	r3, r3, #9
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fe15 	bl	80038c2 <I2C_Master_ADDR>
 8002c98:	e072      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d03b      	beq.n	8002d1e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cb4:	f000 80f3 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	09db      	lsrs	r3, r3, #7
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00f      	beq.n	8002ce4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	0a9b      	lsrs	r3, r3, #10
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d009      	beq.n	8002ce4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	089b      	lsrs	r3, r3, #2
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d103      	bne.n	8002ce4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f9df 	bl	80030a0 <I2C_MasterTransmit_TXE>
 8002ce2:	e04d      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	089b      	lsrs	r3, r3, #2
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 80d6 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	0a5b      	lsrs	r3, r3, #9
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f000 80cf 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002d00:	7bbb      	ldrb	r3, [r7, #14]
 8002d02:	2b21      	cmp	r3, #33	@ 0x21
 8002d04:	d103      	bne.n	8002d0e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 fa66 	bl	80031d8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d0c:	e0c7      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	2b40      	cmp	r3, #64	@ 0x40
 8002d12:	f040 80c4 	bne.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 fad4 	bl	80032c4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d1c:	e0bf      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d2c:	f000 80b7 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	099b      	lsrs	r3, r3, #6
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00f      	beq.n	8002d5c <HAL_I2C_EV_IRQHandler+0x194>
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	0a9b      	lsrs	r3, r3, #10
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d009      	beq.n	8002d5c <HAL_I2C_EV_IRQHandler+0x194>
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d103      	bne.n	8002d5c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 fb4d 	bl	80033f4 <I2C_MasterReceive_RXNE>
 8002d5a:	e011      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 809a 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	0a5b      	lsrs	r3, r3, #9
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f000 8093 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 fc03 	bl	8003584 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d7e:	e08e      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d80:	e08d      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d004      	beq.n	8002d94 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	61fb      	str	r3, [r7, #28]
 8002d92:	e007      	b.n	8002da4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d012      	beq.n	8002dd6 <HAL_I2C_EV_IRQHandler+0x20e>
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	0a5b      	lsrs	r3, r3, #9
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00c      	beq.n	8002dd6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002dcc:	69b9      	ldr	r1, [r7, #24]
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 ffce 	bl	8003d70 <I2C_Slave_ADDR>
 8002dd4:	e066      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	091b      	lsrs	r3, r3, #4
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_I2C_EV_IRQHandler+0x22e>
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	0a5b      	lsrs	r3, r3, #9
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f001 f808 	bl	8003e04 <I2C_Slave_STOPF>
 8002df4:	e056      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002df6:	7bbb      	ldrb	r3, [r7, #14]
 8002df8:	2b21      	cmp	r3, #33	@ 0x21
 8002dfa:	d002      	beq.n	8002e02 <HAL_I2C_EV_IRQHandler+0x23a>
 8002dfc:	7bbb      	ldrb	r3, [r7, #14]
 8002dfe:	2b29      	cmp	r3, #41	@ 0x29
 8002e00:	d125      	bne.n	8002e4e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	09db      	lsrs	r3, r3, #7
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00f      	beq.n	8002e2e <HAL_I2C_EV_IRQHandler+0x266>
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	0a9b      	lsrs	r3, r3, #10
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d009      	beq.n	8002e2e <HAL_I2C_EV_IRQHandler+0x266>
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d103      	bne.n	8002e2e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fee6 	bl	8003bf8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e2c:	e039      	b.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	089b      	lsrs	r3, r3, #2
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d033      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	0a5b      	lsrs	r3, r3, #9
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d02d      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 ff13 	bl	8003c72 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e4c:	e029      	b.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	099b      	lsrs	r3, r3, #6
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00f      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	0a9b      	lsrs	r3, r3, #10
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d009      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	089b      	lsrs	r3, r3, #2
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d103      	bne.n	8002e7a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 ff1d 	bl	8003cb2 <I2C_SlaveReceive_RXNE>
 8002e78:	e014      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	089b      	lsrs	r3, r3, #2
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00e      	beq.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	0a5b      	lsrs	r3, r3, #9
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d008      	beq.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 ff4b 	bl	8003d2e <I2C_SlaveReceive_BTF>
 8002e98:	e004      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002e9a:	bf00      	nop
 8002e9c:	e002      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e9e:	bf00      	nop
 8002ea0:	e000      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ea2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002ea4:	3720      	adds	r7, #32
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b08a      	sub	sp, #40	@ 0x28
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ecc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	0a1b      	lsrs	r3, r3, #8
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d016      	beq.n	8002f08 <HAL_I2C_ER_IRQHandler+0x5e>
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	0a1b      	lsrs	r3, r3, #8
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d010      	beq.n	8002f08 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002ef6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f06:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	0a5b      	lsrs	r3, r3, #9
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00e      	beq.n	8002f32 <HAL_I2C_ER_IRQHandler+0x88>
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	0a1b      	lsrs	r3, r3, #8
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002f30:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002f32:	6a3b      	ldr	r3, [r7, #32]
 8002f34:	0a9b      	lsrs	r3, r3, #10
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d03f      	beq.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d039      	beq.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002f4a:	7efb      	ldrb	r3, [r7, #27]
 8002f4c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f5c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002f64:	7ebb      	ldrb	r3, [r7, #26]
 8002f66:	2b20      	cmp	r3, #32
 8002f68:	d112      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10f      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	2b21      	cmp	r3, #33	@ 0x21
 8002f74:	d008      	beq.n	8002f88 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b29      	cmp	r3, #41	@ 0x29
 8002f7a:	d005      	beq.n	8002f88 <HAL_I2C_ER_IRQHandler+0xde>
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
 8002f7e:	2b28      	cmp	r3, #40	@ 0x28
 8002f80:	d106      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b21      	cmp	r3, #33	@ 0x21
 8002f86:	d103      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f001 f86b 	bl	8004064 <I2C_Slave_AF>
 8002f8e:	e016      	b.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f98:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	f043 0304 	orr.w	r3, r3, #4
 8002fa0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002fa2:	7efb      	ldrb	r3, [r7, #27]
 8002fa4:	2b10      	cmp	r3, #16
 8002fa6:	d002      	beq.n	8002fae <HAL_I2C_ER_IRQHandler+0x104>
 8002fa8:	7efb      	ldrb	r3, [r7, #27]
 8002faa:	2b40      	cmp	r3, #64	@ 0x40
 8002fac:	d107      	bne.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fbc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002fbe:	6a3b      	ldr	r3, [r7, #32]
 8002fc0:	0adb      	lsrs	r3, r3, #11
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00e      	beq.n	8002fe8 <HAL_I2C_ER_IRQHandler+0x13e>
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	0a1b      	lsrs	r3, r3, #8
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d008      	beq.n	8002fe8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	f043 0308 	orr.w	r3, r3, #8
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002fe6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d008      	beq.n	8003000 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f001 f8a6 	bl	800414c <I2C_ITError>
  }
}
 8003000:	bf00      	nop
 8003002:	3728      	adds	r7, #40	@ 0x28
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	70fb      	strb	r3, [r7, #3]
 8003038:	4613      	mov	r3, r2
 800303a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr

08003046 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr

08003058 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr

0800306a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr

0800307c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr

0800308e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030bc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d150      	bne.n	8003168 <I2C_MasterTransmit_TXE+0xc8>
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	2b21      	cmp	r3, #33	@ 0x21
 80030ca:	d14d      	bne.n	8003168 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d01d      	beq.n	800310e <I2C_MasterTransmit_TXE+0x6e>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d01a      	beq.n	800310e <I2C_MasterTransmit_TXE+0x6e>
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80030de:	d016      	beq.n	800310e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80030ee:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2211      	movs	r2, #17
 80030f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fe f894 	bl	8001234 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800310c:	e060      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800311c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800312c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b40      	cmp	r3, #64	@ 0x40
 8003146:	d107      	bne.n	8003158 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7ff ff81 	bl	8003058 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003156:	e03b      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7fe f867 	bl	8001234 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003166:	e033      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b21      	cmp	r3, #33	@ 0x21
 800316c:	d005      	beq.n	800317a <I2C_MasterTransmit_TXE+0xda>
 800316e:	7bbb      	ldrb	r3, [r7, #14]
 8003170:	2b40      	cmp	r3, #64	@ 0x40
 8003172:	d12d      	bne.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	2b22      	cmp	r3, #34	@ 0x22
 8003178:	d12a      	bne.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d108      	bne.n	8003196 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003192:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003194:	e01c      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b40      	cmp	r3, #64	@ 0x40
 80031a0:	d103      	bne.n	80031aa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f88e 	bl	80032c4 <I2C_MemoryTransmit_TXE_BTF>
}
 80031a8:	e012      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ae:	781a      	ldrb	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80031ce:	e7ff      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
 80031d0:	bf00      	nop
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b21      	cmp	r3, #33	@ 0x21
 80031f0:	d164      	bne.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d012      	beq.n	8003222 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	781a      	ldrb	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003220:	e04c      	b.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2b08      	cmp	r3, #8
 8003226:	d01d      	beq.n	8003264 <I2C_MasterTransmit_BTF+0x8c>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2b20      	cmp	r3, #32
 800322c:	d01a      	beq.n	8003264 <I2C_MasterTransmit_BTF+0x8c>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003234:	d016      	beq.n	8003264 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003244:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2211      	movs	r2, #17
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f7fd ffe9 	bl	8001234 <HAL_I2C_MasterTxCpltCallback>
}
 8003262:	e02b      	b.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003272:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003282:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b40      	cmp	r3, #64	@ 0x40
 800329c:	d107      	bne.n	80032ae <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff fed6 	bl	8003058 <HAL_I2C_MemTxCpltCallback>
}
 80032ac:	e006      	b.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7fd ffbc 	bl	8001234 <HAL_I2C_MasterTxCpltCallback>
}
 80032bc:	bf00      	nop
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d11d      	bne.n	8003318 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d10b      	bne.n	80032fc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f4:	1c9a      	adds	r2, r3, #2
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80032fa:	e077      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003300:	b29b      	uxth	r3, r3
 8003302:	121b      	asrs	r3, r3, #8
 8003304:	b2da      	uxtb	r2, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003316:	e069      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800331c:	2b01      	cmp	r3, #1
 800331e:	d10b      	bne.n	8003338 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003324:	b2da      	uxtb	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003336:	e059      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800333c:	2b02      	cmp	r3, #2
 800333e:	d152      	bne.n	80033e6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	2b22      	cmp	r3, #34	@ 0x22
 8003344:	d10d      	bne.n	8003362 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003354:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003360:	e044      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d015      	beq.n	8003398 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	2b21      	cmp	r3, #33	@ 0x21
 8003370:	d112      	bne.n	8003398 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	781a      	ldrb	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003396:	e029      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d124      	bne.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
 80033a4:	2b21      	cmp	r3, #33	@ 0x21
 80033a6:	d121      	bne.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033b6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2220      	movs	r2, #32
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff fe3a 	bl	8003058 <HAL_I2C_MemTxCpltCallback>
}
 80033e4:	e002      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fe ff28 	bl	800223c <I2C_Flush_DR>
}
 80033ec:	bf00      	nop
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b22      	cmp	r3, #34	@ 0x22
 8003406:	f040 80b9 	bne.w	800357c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b03      	cmp	r3, #3
 800341c:	d921      	bls.n	8003462 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b03      	cmp	r3, #3
 800344c:	f040 8096 	bne.w	800357c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800345e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003460:	e08c      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	2b02      	cmp	r3, #2
 8003468:	d07f      	beq.n	800356a <I2C_MasterReceive_RXNE+0x176>
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d002      	beq.n	8003476 <I2C_MasterReceive_RXNE+0x82>
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d179      	bne.n	800356a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f001 fb3c 	bl	8004af4 <I2C_WaitOnSTOPRequestThroughIT>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d14c      	bne.n	800351c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003490:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034a0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b40      	cmp	r3, #64	@ 0x40
 80034da:	d10a      	bne.n	80034f2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff fdbd 	bl	800306a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80034f0:	e044      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d002      	beq.n	8003506 <I2C_MasterReceive_RXNE+0x112>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2b20      	cmp	r3, #32
 8003504:	d103      	bne.n	800350e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	631a      	str	r2, [r3, #48]	@ 0x30
 800350c:	e002      	b.n	8003514 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2212      	movs	r2, #18
 8003512:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7fd fea1 	bl	800125c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800351a:	e02f      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800352a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691a      	ldr	r2, [r3, #16]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003548:	b29b      	uxth	r3, r3
 800354a:	3b01      	subs	r3, #1
 800354c:	b29a      	uxth	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff fd8a 	bl	800307c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003568:	e008      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003578:	605a      	str	r2, [r3, #4]
}
 800357a:	e7ff      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
 800357c:	bf00      	nop
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003590:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b04      	cmp	r3, #4
 800359a:	d11b      	bne.n	80035d4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035aa:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691a      	ldr	r2, [r3, #16]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	1c5a      	adds	r2, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80035d2:	e0c4      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d129      	bne.n	8003632 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ec:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d00a      	beq.n	800360a <I2C_MasterReceive_BTF+0x86>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d007      	beq.n	800360a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003608:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	691a      	ldr	r2, [r3, #16]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	b2d2      	uxtb	r2, r2
 8003616:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003626:	b29b      	uxth	r3, r3
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003630:	e095      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d17d      	bne.n	8003738 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d002      	beq.n	8003648 <I2C_MasterReceive_BTF+0xc4>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2b10      	cmp	r3, #16
 8003646:	d108      	bne.n	800365a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e016      	b.n	8003688 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b04      	cmp	r3, #4
 800365e:	d002      	beq.n	8003666 <I2C_MasterReceive_BTF+0xe2>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d108      	bne.n	8003678 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	e007      	b.n	8003688 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003686:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80036e2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b40      	cmp	r3, #64	@ 0x40
 80036f6:	d10a      	bne.n	800370e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff fcaf 	bl	800306a <HAL_I2C_MemRxCpltCallback>
}
 800370c:	e027      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b08      	cmp	r3, #8
 800371a:	d002      	beq.n	8003722 <I2C_MasterReceive_BTF+0x19e>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b20      	cmp	r3, #32
 8003720:	d103      	bne.n	800372a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	@ 0x30
 8003728:	e002      	b.n	8003730 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2212      	movs	r2, #18
 800372e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7fd fd93 	bl	800125c <HAL_I2C_MasterRxCpltCallback>
}
 8003736:	e012      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	691a      	ldr	r2, [r3, #16]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003754:	b29b      	uxth	r3, r3
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800375e:	bf00      	nop
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b40      	cmp	r3, #64	@ 0x40
 8003778:	d117      	bne.n	80037aa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377e:	2b00      	cmp	r3, #0
 8003780:	d109      	bne.n	8003796 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003786:	b2db      	uxtb	r3, r3
 8003788:	461a      	mov	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003792:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003794:	e067      	b.n	8003866 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	b2db      	uxtb	r3, r3
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	611a      	str	r2, [r3, #16]
}
 80037a8:	e05d      	b.n	8003866 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037b2:	d133      	bne.n	800381c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b21      	cmp	r3, #33	@ 0x21
 80037be:	d109      	bne.n	80037d4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	461a      	mov	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037d0:	611a      	str	r2, [r3, #16]
 80037d2:	e008      	b.n	80037e6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f043 0301 	orr.w	r3, r3, #1
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d004      	beq.n	80037f8 <I2C_Master_SB+0x92>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d108      	bne.n	800380a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d032      	beq.n	8003866 <I2C_Master_SB+0x100>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003806:	2b00      	cmp	r3, #0
 8003808:	d02d      	beq.n	8003866 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003818:	605a      	str	r2, [r3, #4]
}
 800381a:	e024      	b.n	8003866 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10e      	bne.n	8003842 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003828:	b29b      	uxth	r3, r3
 800382a:	11db      	asrs	r3, r3, #7
 800382c:	b2db      	uxtb	r3, r3
 800382e:	f003 0306 	and.w	r3, r3, #6
 8003832:	b2db      	uxtb	r3, r3
 8003834:	f063 030f 	orn	r3, r3, #15
 8003838:	b2da      	uxtb	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	611a      	str	r2, [r3, #16]
}
 8003840:	e011      	b.n	8003866 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003846:	2b01      	cmp	r3, #1
 8003848:	d10d      	bne.n	8003866 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384e:	b29b      	uxth	r3, r3
 8003850:	11db      	asrs	r3, r3, #7
 8003852:	b2db      	uxtb	r3, r3
 8003854:	f003 0306 	and.w	r3, r3, #6
 8003858:	b2db      	uxtb	r3, r3
 800385a:	f063 030e 	orn	r3, r3, #14
 800385e:	b2da      	uxtb	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	611a      	str	r2, [r3, #16]
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387c:	b2da      	uxtb	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003888:	2b00      	cmp	r3, #0
 800388a:	d004      	beq.n	8003896 <I2C_Master_ADD10+0x26>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003892:	2b00      	cmp	r3, #0
 8003894:	d108      	bne.n	80038a8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00c      	beq.n	80038b8 <I2C_Master_ADD10+0x48>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d007      	beq.n	80038b8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038b6:	605a      	str	r2, [r3, #4]
  }
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b091      	sub	sp, #68	@ 0x44
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038de:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b22      	cmp	r3, #34	@ 0x22
 80038ea:	f040 8174 	bne.w	8003bd6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10f      	bne.n	8003916 <I2C_Master_ADDR+0x54>
 80038f6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038fa:	2b40      	cmp	r3, #64	@ 0x40
 80038fc:	d10b      	bne.n	8003916 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fe:	2300      	movs	r3, #0
 8003900:	633b      	str	r3, [r7, #48]	@ 0x30
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	633b      	str	r3, [r7, #48]	@ 0x30
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	633b      	str	r3, [r7, #48]	@ 0x30
 8003912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003914:	e16b      	b.n	8003bee <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391a:	2b00      	cmp	r3, #0
 800391c:	d11d      	bne.n	800395a <I2C_Master_ADDR+0x98>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003926:	d118      	bne.n	800395a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003928:	2300      	movs	r3, #0
 800392a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800393c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800394c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	651a      	str	r2, [r3, #80]	@ 0x50
 8003958:	e149      	b.n	8003bee <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d113      	bne.n	800398c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003964:	2300      	movs	r3, #0
 8003966:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003978:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e120      	b.n	8003bce <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b01      	cmp	r3, #1
 8003994:	f040 808a 	bne.w	8003aac <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800399e:	d137      	bne.n	8003a10 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ae:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039be:	d113      	bne.n	80039e8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ce:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039d0:	2300      	movs	r3, #0
 80039d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	627b      	str	r3, [r7, #36]	@ 0x24
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	e0f2      	b.n	8003bce <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e8:	2300      	movs	r3, #0
 80039ea:	623b      	str	r3, [r7, #32]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	623b      	str	r3, [r7, #32]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	623b      	str	r3, [r7, #32]
 80039fc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	e0de      	b.n	8003bce <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d02e      	beq.n	8003a74 <I2C_Master_ADDR+0x1b2>
 8003a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d02b      	beq.n	8003a74 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a1e:	2b12      	cmp	r3, #18
 8003a20:	d102      	bne.n	8003a28 <I2C_Master_ADDR+0x166>
 8003a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d125      	bne.n	8003a74 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d00e      	beq.n	8003a4c <I2C_Master_ADDR+0x18a>
 8003a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d00b      	beq.n	8003a4c <I2C_Master_ADDR+0x18a>
 8003a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d008      	beq.n	8003a4c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a48:	601a      	str	r2, [r3, #0]
 8003a4a:	e007      	b.n	8003a5c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a5a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	e0ac      	b.n	8003bce <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a82:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a84:	2300      	movs	r3, #0
 8003a86:	61bb      	str	r3, [r7, #24]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	61bb      	str	r3, [r7, #24]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	61bb      	str	r3, [r7, #24]
 8003a98:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e090      	b.n	8003bce <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d158      	bne.n	8003b68 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d021      	beq.n	8003b00 <I2C_Master_ADDR+0x23e>
 8003abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d01e      	beq.n	8003b00 <I2C_Master_ADDR+0x23e>
 8003ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ac4:	2b10      	cmp	r3, #16
 8003ac6:	d01b      	beq.n	8003b00 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	617b      	str	r3, [r7, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	617b      	str	r3, [r7, #20]
 8003aec:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	e012      	b.n	8003b26 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b0e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b10:	2300      	movs	r3, #0
 8003b12:	613b      	str	r3, [r7, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	613b      	str	r3, [r7, #16]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	613b      	str	r3, [r7, #16]
 8003b24:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b34:	d14b      	bne.n	8003bce <I2C_Master_ADDR+0x30c>
 8003b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b3c:	d00b      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d008      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d005      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d002      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b52:	2b20      	cmp	r3, #32
 8003b54:	d13b      	bne.n	8003bce <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	e032      	b.n	8003bce <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b76:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b86:	d117      	bne.n	8003bb8 <I2C_Master_ADDR+0x2f6>
 8003b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b8a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b8e:	d00b      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d008      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d005      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b9e:	2b10      	cmp	r3, #16
 8003ba0:	d002      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d107      	bne.n	8003bb8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003bb6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60fb      	str	r3, [r7, #12]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003bd4:	e00b      	b.n	8003bee <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	68bb      	ldr	r3, [r7, #8]
}
 8003bec:	e7ff      	b.n	8003bee <I2C_Master_ADDR+0x32c>
 8003bee:	bf00      	nop
 8003bf0:	3744      	adds	r7, #68	@ 0x44
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr

08003bf8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c06:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d02b      	beq.n	8003c6a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	781a      	ldrb	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d114      	bne.n	8003c6a <I2C_SlaveTransmit_TXE+0x72>
 8003c40:	7bfb      	ldrb	r3, [r7, #15]
 8003c42:	2b29      	cmp	r3, #41	@ 0x29
 8003c44:	d111      	bne.n	8003c6a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c54:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2221      	movs	r2, #33	@ 0x21
 8003c5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2228      	movs	r2, #40	@ 0x28
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff f9cf 	bl	8003008 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d011      	beq.n	8003ca8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	781a      	ldrb	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	1c5a      	adds	r2, r3, #1
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr

08003cb2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cc0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d02c      	beq.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d114      	bne.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
 8003cfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d00:	d111      	bne.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d10:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2222      	movs	r2, #34	@ 0x22
 8003d16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2228      	movs	r2, #40	@ 0x28
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff f97a 	bl	800301a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003d26:	bf00      	nop
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d012      	beq.n	8003d66 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d8a:	2b28      	cmp	r3, #40	@ 0x28
 8003d8c:	d127      	bne.n	8003dde <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d9c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	089b      	lsrs	r3, r3, #2
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003daa:	2301      	movs	r3, #1
 8003dac:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	09db      	lsrs	r3, r3, #7
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d103      	bne.n	8003dc2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	81bb      	strh	r3, [r7, #12]
 8003dc0:	e002      	b.n	8003dc8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003dd0:	89ba      	ldrh	r2, [r7, #12]
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7ff f928 	bl	800302c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003ddc:	e00e      	b.n	8003dfc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dde:	2300      	movs	r3, #0
 8003de0:	60bb      	str	r3, [r7, #8]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003dfc:	bf00      	nop
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e12:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e22:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003e24:	2300      	movs	r3, #0
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	60bb      	str	r3, [r7, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e50:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e60:	d172      	bne.n	8003f48 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	2b22      	cmp	r3, #34	@ 0x22
 8003e66:	d002      	beq.n	8003e6e <I2C_Slave_STOPF+0x6a>
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e6c:	d135      	bne.n	8003eda <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	f043 0204 	orr.w	r2, r3, #4
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ea0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fd fef2 	bl	8001c90 <HAL_DMA_GetState>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d049      	beq.n	8003f46 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb6:	4a69      	ldr	r2, [pc, #420]	@ (800405c <I2C_Slave_STOPF+0x258>)
 8003eb8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fd fe6e 	bl	8001ba0 <HAL_DMA_Abort_IT>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d03d      	beq.n	8003f46 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ed4:	4610      	mov	r0, r2
 8003ed6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ed8:	e035      	b.n	8003f46 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef6:	f043 0204 	orr.w	r2, r3, #4
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f0c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fd febc 	bl	8001c90 <HAL_DMA_GetState>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d014      	beq.n	8003f48 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f22:	4a4e      	ldr	r2, [pc, #312]	@ (800405c <I2C_Slave_STOPF+0x258>)
 8003f24:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fd fe38 	bl	8001ba0 <HAL_DMA_Abort_IT>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d008      	beq.n	8003f48 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f40:	4610      	mov	r0, r2
 8003f42:	4798      	blx	r3
 8003f44:	e000      	b.n	8003f48 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f46:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d03e      	beq.n	8003fd0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d112      	bne.n	8003f86 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	691a      	ldr	r2, [r3, #16]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f90:	2b40      	cmp	r3, #64	@ 0x40
 8003f92:	d112      	bne.n	8003fba <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9e:	b2d2      	uxtb	r2, r2
 8003fa0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa6:	1c5a      	adds	r2, r3, #1
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d003      	beq.n	8003fe0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f8b7 	bl	800414c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003fde:	e039      	b.n	8004054 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fe4:	d109      	bne.n	8003ffa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2228      	movs	r2, #40	@ 0x28
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff f810 	bl	800301a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b28      	cmp	r3, #40	@ 0x28
 8004004:	d111      	bne.n	800402a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a15      	ldr	r2, [pc, #84]	@ (8004060 <I2C_Slave_STOPF+0x25c>)
 800400a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff f80f 	bl	8003046 <HAL_I2C_ListenCpltCallback>
}
 8004028:	e014      	b.n	8004054 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	2b22      	cmp	r3, #34	@ 0x22
 8004030:	d002      	beq.n	8004038 <I2C_Slave_STOPF+0x234>
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	2b22      	cmp	r3, #34	@ 0x22
 8004036:	d10d      	bne.n	8004054 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7fe ffe3 	bl	800301a <HAL_I2C_SlaveRxCpltCallback>
}
 8004054:	bf00      	nop
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	08004651 	.word	0x08004651
 8004060:	ffff0000 	.word	0xffff0000

08004064 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004072:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004078:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	2b08      	cmp	r3, #8
 800407e:	d002      	beq.n	8004086 <I2C_Slave_AF+0x22>
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b20      	cmp	r3, #32
 8004084:	d129      	bne.n	80040da <I2C_Slave_AF+0x76>
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	2b28      	cmp	r3, #40	@ 0x28
 800408a:	d126      	bne.n	80040da <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a2e      	ldr	r2, [pc, #184]	@ (8004148 <I2C_Slave_AF+0xe4>)
 8004090:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040a0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040aa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2220      	movs	r2, #32
 80040c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7fe ffb7 	bl	8003046 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80040d8:	e031      	b.n	800413e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b21      	cmp	r3, #33	@ 0x21
 80040de:	d129      	bne.n	8004134 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a19      	ldr	r2, [pc, #100]	@ (8004148 <I2C_Slave_AF+0xe4>)
 80040e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2221      	movs	r2, #33	@ 0x21
 80040ea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800410a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004114:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004124:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7fe f888 	bl	800223c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f7fe ff6b 	bl	8003008 <HAL_I2C_SlaveTxCpltCallback>
}
 8004132:	e004      	b.n	800413e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800413c:	615a      	str	r2, [r3, #20]
}
 800413e:	bf00      	nop
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	ffff0000 	.word	0xffff0000

0800414c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800415a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004162:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004164:	7bbb      	ldrb	r3, [r7, #14]
 8004166:	2b10      	cmp	r3, #16
 8004168:	d002      	beq.n	8004170 <I2C_ITError+0x24>
 800416a:	7bbb      	ldrb	r3, [r7, #14]
 800416c:	2b40      	cmp	r3, #64	@ 0x40
 800416e:	d10a      	bne.n	8004186 <I2C_ITError+0x3a>
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	2b22      	cmp	r3, #34	@ 0x22
 8004174:	d107      	bne.n	8004186 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004184:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004186:	7bfb      	ldrb	r3, [r7, #15]
 8004188:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800418c:	2b28      	cmp	r3, #40	@ 0x28
 800418e:	d107      	bne.n	80041a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2228      	movs	r2, #40	@ 0x28
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800419e:	e015      	b.n	80041cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041ae:	d00a      	beq.n	80041c6 <I2C_ITError+0x7a>
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	2b60      	cmp	r3, #96	@ 0x60
 80041b4:	d007      	beq.n	80041c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2220      	movs	r2, #32
 80041ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041da:	d162      	bne.n	80042a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d020      	beq.n	800423c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fe:	4a6a      	ldr	r2, [pc, #424]	@ (80043a8 <I2C_ITError+0x25c>)
 8004200:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004206:	4618      	mov	r0, r3
 8004208:	f7fd fcca 	bl	8001ba0 <HAL_DMA_Abort_IT>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 8089 	beq.w	8004326 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0201 	bic.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004236:	4610      	mov	r0, r2
 8004238:	4798      	blx	r3
 800423a:	e074      	b.n	8004326 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004240:	4a59      	ldr	r2, [pc, #356]	@ (80043a8 <I2C_ITError+0x25c>)
 8004242:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004248:	4618      	mov	r0, r3
 800424a:	f7fd fca9 	bl	8001ba0 <HAL_DMA_Abort_IT>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d068      	beq.n	8004326 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425e:	2b40      	cmp	r3, #64	@ 0x40
 8004260:	d10b      	bne.n	800427a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	b2d2      	uxtb	r2, r2
 800426e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004274:	1c5a      	adds	r2, r3, #1
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f022 0201 	bic.w	r2, r2, #1
 8004288:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800429c:	4610      	mov	r0, r2
 800429e:	4798      	blx	r3
 80042a0:	e041      	b.n	8004326 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b60      	cmp	r3, #96	@ 0x60
 80042ac:	d125      	bne.n	80042fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b40      	cmp	r3, #64	@ 0x40
 80042c8:	d10b      	bne.n	80042e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7fe fecb 	bl	800308e <HAL_I2C_AbortCpltCallback>
 80042f8:	e015      	b.n	8004326 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004304:	2b40      	cmp	r3, #64	@ 0x40
 8004306:	d10b      	bne.n	8004320 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7fe feab 	bl	800307c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10e      	bne.n	8004354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800433c:	2b00      	cmp	r3, #0
 800433e:	d109      	bne.n	8004354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004346:	2b00      	cmp	r3, #0
 8004348:	d104      	bne.n	8004354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004350:	2b00      	cmp	r3, #0
 8004352:	d007      	beq.n	8004364 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004362:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800436a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b04      	cmp	r3, #4
 8004376:	d113      	bne.n	80043a0 <I2C_ITError+0x254>
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	2b28      	cmp	r3, #40	@ 0x28
 800437c:	d110      	bne.n	80043a0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <I2C_ITError+0x260>)
 8004382:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fe fe53 	bl	8003046 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80043a0:	bf00      	nop
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	08004651 	.word	0x08004651
 80043ac:	ffff0000 	.word	0xffff0000

080043b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af02      	add	r7, sp, #8
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	607a      	str	r2, [r7, #4]
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	460b      	mov	r3, r1
 80043be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d006      	beq.n	80043da <I2C_MasterRequestWrite+0x2a>
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d003      	beq.n	80043da <I2C_MasterRequestWrite+0x2a>
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043d8:	d108      	bne.n	80043ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	e00b      	b.n	8004404 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f0:	2b12      	cmp	r3, #18
 80043f2:	d107      	bne.n	8004404 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004402:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	f000 f9c5 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00d      	beq.n	8004438 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800442a:	d103      	bne.n	8004434 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004432:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e035      	b.n	80044a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004440:	d108      	bne.n	8004454 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004442:	897b      	ldrh	r3, [r7, #10]
 8004444:	b2db      	uxtb	r3, r3
 8004446:	461a      	mov	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004450:	611a      	str	r2, [r3, #16]
 8004452:	e01b      	b.n	800448c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004454:	897b      	ldrh	r3, [r7, #10]
 8004456:	11db      	asrs	r3, r3, #7
 8004458:	b2db      	uxtb	r3, r3
 800445a:	f003 0306 	and.w	r3, r3, #6
 800445e:	b2db      	uxtb	r3, r3
 8004460:	f063 030f 	orn	r3, r3, #15
 8004464:	b2da      	uxtb	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	490e      	ldr	r1, [pc, #56]	@ (80044ac <I2C_MasterRequestWrite+0xfc>)
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fa0e 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e010      	b.n	80044a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004482:	897b      	ldrh	r3, [r7, #10]
 8004484:	b2da      	uxtb	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	4907      	ldr	r1, [pc, #28]	@ (80044b0 <I2C_MasterRequestWrite+0x100>)
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 f9fe 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3718      	adds	r7, #24
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	00010008 	.word	0x00010008
 80044b0:	00010002 	.word	0x00010002

080044b4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af02      	add	r7, sp, #8
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	607a      	str	r2, [r7, #4]
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	460b      	mov	r3, r1
 80044c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044d8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d006      	beq.n	80044ee <I2C_MasterRequestRead+0x3a>
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d003      	beq.n	80044ee <I2C_MasterRequestRead+0x3a>
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044ec:	d108      	bne.n	8004500 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	e00b      	b.n	8004518 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004504:	2b11      	cmp	r3, #17
 8004506:	d107      	bne.n	8004518 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004516:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f000 f93b 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00d      	beq.n	800454c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800453a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800453e:	d103      	bne.n	8004548 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004546:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e079      	b.n	8004640 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004554:	d108      	bne.n	8004568 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004556:	897b      	ldrh	r3, [r7, #10]
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	b2da      	uxtb	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	611a      	str	r2, [r3, #16]
 8004566:	e05f      	b.n	8004628 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004568:	897b      	ldrh	r3, [r7, #10]
 800456a:	11db      	asrs	r3, r3, #7
 800456c:	b2db      	uxtb	r3, r3
 800456e:	f003 0306 	and.w	r3, r3, #6
 8004572:	b2db      	uxtb	r3, r3
 8004574:	f063 030f 	orn	r3, r3, #15
 8004578:	b2da      	uxtb	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	4930      	ldr	r1, [pc, #192]	@ (8004648 <I2C_MasterRequestRead+0x194>)
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 f984 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e054      	b.n	8004640 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004596:	897b      	ldrh	r3, [r7, #10]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	4929      	ldr	r1, [pc, #164]	@ (800464c <I2C_MasterRequestRead+0x198>)
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 f974 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e044      	b.n	8004640 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045b6:	2300      	movs	r3, #0
 80045b8:	613b      	str	r3, [r7, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045da:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 f8d9 	bl	80047a0 <I2C_WaitOnFlagUntilTimeout>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00d      	beq.n	8004610 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004602:	d103      	bne.n	800460c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800460a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e017      	b.n	8004640 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004610:	897b      	ldrh	r3, [r7, #10]
 8004612:	11db      	asrs	r3, r3, #7
 8004614:	b2db      	uxtb	r3, r3
 8004616:	f003 0306 	and.w	r3, r3, #6
 800461a:	b2db      	uxtb	r3, r3
 800461c:	f063 030e 	orn	r3, r3, #14
 8004620:	b2da      	uxtb	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	4907      	ldr	r1, [pc, #28]	@ (800464c <I2C_MasterRequestRead+0x198>)
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 f930 	bl	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3718      	adds	r7, #24
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	00010008 	.word	0x00010008
 800464c:	00010002 	.word	0x00010002

08004650 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004668:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800466a:	4b4b      	ldr	r3, [pc, #300]	@ (8004798 <I2C_DMAAbort+0x148>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	08db      	lsrs	r3, r3, #3
 8004670:	4a4a      	ldr	r2, [pc, #296]	@ (800479c <I2C_DMAAbort+0x14c>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	0a1a      	lsrs	r2, r3, #8
 8004678:	4613      	mov	r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	00da      	lsls	r2, r3, #3
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	f043 0220 	orr.w	r2, r3, #32
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004696:	e00a      	b.n	80046ae <I2C_DMAAbort+0x5e>
    }
    count--;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	3b01      	subs	r3, #1
 800469c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ac:	d0ea      	beq.n	8004684 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ba:	2200      	movs	r2, #0
 80046bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ca:	2200      	movs	r2, #0
 80046cc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046dc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2200      	movs	r2, #0
 80046e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f0:	2200      	movs	r2, #0
 80046f2:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004700:	2200      	movs	r2, #0
 8004702:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0201 	bic.w	r2, r2, #1
 8004712:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b60      	cmp	r3, #96	@ 0x60
 800471e:	d10e      	bne.n	800473e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2200      	movs	r2, #0
 8004734:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004736:	6978      	ldr	r0, [r7, #20]
 8004738:	f7fe fca9 	bl	800308e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800473c:	e027      	b.n	800478e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800473e:	7cfb      	ldrb	r3, [r7, #19]
 8004740:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004744:	2b28      	cmp	r3, #40	@ 0x28
 8004746:	d117      	bne.n	8004778 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004766:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2228      	movs	r2, #40	@ 0x28
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004776:	e007      	b.n	8004788 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	2220      	movs	r2, #32
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004788:	6978      	ldr	r0, [r7, #20]
 800478a:	f7fe fc77 	bl	800307c <HAL_I2C_ErrorCallback>
}
 800478e:	bf00      	nop
 8004790:	3718      	adds	r7, #24
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	20000004 	.word	0x20000004
 800479c:	14f8b589 	.word	0x14f8b589

080047a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	603b      	str	r3, [r7, #0]
 80047ac:	4613      	mov	r3, r2
 80047ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047b0:	e048      	b.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b8:	d044      	beq.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ba:	f7fd f8b5 	bl	8001928 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d302      	bcc.n	80047d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d139      	bne.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	0c1b      	lsrs	r3, r3, #16
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d10d      	bne.n	80047f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	43da      	mvns	r2, r3
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	4013      	ands	r3, r2
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bf0c      	ite	eq
 80047ec:	2301      	moveq	r3, #1
 80047ee:	2300      	movne	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	461a      	mov	r2, r3
 80047f4:	e00c      	b.n	8004810 <I2C_WaitOnFlagUntilTimeout+0x70>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	43da      	mvns	r2, r3
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	4013      	ands	r3, r2
 8004802:	b29b      	uxth	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	bf0c      	ite	eq
 8004808:	2301      	moveq	r3, #1
 800480a:	2300      	movne	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	461a      	mov	r2, r3
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	429a      	cmp	r2, r3
 8004814:	d116      	bne.n	8004844 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	f043 0220 	orr.w	r2, r3, #32
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e023      	b.n	800488c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	0c1b      	lsrs	r3, r3, #16
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b01      	cmp	r3, #1
 800484c:	d10d      	bne.n	800486a <I2C_WaitOnFlagUntilTimeout+0xca>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	43da      	mvns	r2, r3
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	4013      	ands	r3, r2
 800485a:	b29b      	uxth	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	bf0c      	ite	eq
 8004860:	2301      	moveq	r3, #1
 8004862:	2300      	movne	r3, #0
 8004864:	b2db      	uxtb	r3, r3
 8004866:	461a      	mov	r2, r3
 8004868:	e00c      	b.n	8004884 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	43da      	mvns	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4013      	ands	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf0c      	ite	eq
 800487c:	2301      	moveq	r3, #1
 800487e:	2300      	movne	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	461a      	mov	r2, r3
 8004884:	79fb      	ldrb	r3, [r7, #7]
 8004886:	429a      	cmp	r2, r3
 8004888:	d093      	beq.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048a2:	e071      	b.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b2:	d123      	bne.n	80048fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	f043 0204 	orr.w	r2, r3, #4
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e067      	b.n	80049cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004902:	d041      	beq.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004904:	f7fd f810 	bl	8001928 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	429a      	cmp	r2, r3
 8004912:	d302      	bcc.n	800491a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d136      	bne.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b01      	cmp	r3, #1
 8004922:	d10c      	bne.n	800493e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	43da      	mvns	r2, r3
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	4013      	ands	r3, r2
 8004930:	b29b      	uxth	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	bf14      	ite	ne
 8004936:	2301      	movne	r3, #1
 8004938:	2300      	moveq	r3, #0
 800493a:	b2db      	uxtb	r3, r3
 800493c:	e00b      	b.n	8004956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	43da      	mvns	r2, r3
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	4013      	ands	r3, r2
 800494a:	b29b      	uxth	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	bf14      	ite	ne
 8004950:	2301      	movne	r3, #1
 8004952:	2300      	moveq	r3, #0
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d016      	beq.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004974:	f043 0220 	orr.w	r2, r3, #32
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e021      	b.n	80049cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	0c1b      	lsrs	r3, r3, #16
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b01      	cmp	r3, #1
 8004990:	d10c      	bne.n	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	43da      	mvns	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	4013      	ands	r3, r2
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	bf14      	ite	ne
 80049a4:	2301      	movne	r3, #1
 80049a6:	2300      	moveq	r3, #0
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	e00b      	b.n	80049c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	43da      	mvns	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4013      	ands	r3, r2
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	bf14      	ite	ne
 80049be:	2301      	movne	r3, #1
 80049c0:	2300      	moveq	r3, #0
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f47f af6d 	bne.w	80048a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049e0:	e034      	b.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 f915 	bl	8004c12 <I2C_IsAcknowledgeFailed>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e034      	b.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f8:	d028      	beq.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fa:	f7fc ff95 	bl	8001928 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d302      	bcc.n	8004a10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d11d      	bne.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a1a:	2b80      	cmp	r3, #128	@ 0x80
 8004a1c:	d016      	beq.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	f043 0220 	orr.w	r2, r3, #32
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e007      	b.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a56:	2b80      	cmp	r3, #128	@ 0x80
 8004a58:	d1c3      	bne.n	80049e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a70:	e034      	b.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 f8cd 	bl	8004c12 <I2C_IsAcknowledgeFailed>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e034      	b.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a88:	d028      	beq.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8a:	f7fc ff4d 	bl	8001928 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d302      	bcc.n	8004aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d11d      	bne.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f003 0304 	and.w	r3, r3, #4
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	d016      	beq.n	8004adc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac8:	f043 0220 	orr.w	r2, r3, #32
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e007      	b.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d1c3      	bne.n	8004a72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b00:	4b13      	ldr	r3, [pc, #76]	@ (8004b50 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	08db      	lsrs	r3, r3, #3
 8004b06:	4a13      	ldr	r2, [pc, #76]	@ (8004b54 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004b08:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0c:	0a1a      	lsrs	r2, r3, #8
 8004b0e:	4613      	mov	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d107      	bne.n	8004b32 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	f043 0220 	orr.w	r2, r3, #32
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e008      	b.n	8004b44 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b40:	d0e9      	beq.n	8004b16 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	20000004 	.word	0x20000004
 8004b54:	14f8b589 	.word	0x14f8b589

08004b58 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b64:	e049      	b.n	8004bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d119      	bne.n	8004ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f06f 0210 	mvn.w	r2, #16
 8004b7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e030      	b.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba8:	f7fc febe 	bl	8001928 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d302      	bcc.n	8004bbe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d11d      	bne.n	8004bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	695b      	ldr	r3, [r3, #20]
 8004bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc8:	2b40      	cmp	r3, #64	@ 0x40
 8004bca:	d016      	beq.n	8004bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	f043 0220 	orr.w	r2, r3, #32
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e007      	b.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c04:	2b40      	cmp	r3, #64	@ 0x40
 8004c06:	d1ae      	bne.n	8004b66 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c28:	d11b      	bne.n	8004c62 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c32:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	f043 0204 	orr.w	r2, r3, #4
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e000      	b.n	8004c64 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr

08004c6e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004c7e:	d103      	bne.n	8004c88 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c86:	e007      	b.n	8004c98 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004c90:	d102      	bne.n	8004c98 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2208      	movs	r2, #8
 8004c96:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
	...

08004ca4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e272      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 8087 	beq.w	8004dd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cc4:	4b92      	ldr	r3, [pc, #584]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f003 030c 	and.w	r3, r3, #12
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d00c      	beq.n	8004cea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004cd0:	4b8f      	ldr	r3, [pc, #572]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f003 030c 	and.w	r3, r3, #12
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	d112      	bne.n	8004d02 <HAL_RCC_OscConfig+0x5e>
 8004cdc:	4b8c      	ldr	r3, [pc, #560]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce8:	d10b      	bne.n	8004d02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cea:	4b89      	ldr	r3, [pc, #548]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d06c      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x12c>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d168      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e24c      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d0a:	d106      	bne.n	8004d1a <HAL_RCC_OscConfig+0x76>
 8004d0c:	4b80      	ldr	r3, [pc, #512]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a7f      	ldr	r2, [pc, #508]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	e02e      	b.n	8004d78 <HAL_RCC_OscConfig+0xd4>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10c      	bne.n	8004d3c <HAL_RCC_OscConfig+0x98>
 8004d22:	4b7b      	ldr	r3, [pc, #492]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a7a      	ldr	r2, [pc, #488]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	4b78      	ldr	r3, [pc, #480]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a77      	ldr	r2, [pc, #476]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d38:	6013      	str	r3, [r2, #0]
 8004d3a:	e01d      	b.n	8004d78 <HAL_RCC_OscConfig+0xd4>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d44:	d10c      	bne.n	8004d60 <HAL_RCC_OscConfig+0xbc>
 8004d46:	4b72      	ldr	r3, [pc, #456]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a71      	ldr	r2, [pc, #452]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	4b6f      	ldr	r3, [pc, #444]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a6e      	ldr	r2, [pc, #440]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d5c:	6013      	str	r3, [r2, #0]
 8004d5e:	e00b      	b.n	8004d78 <HAL_RCC_OscConfig+0xd4>
 8004d60:	4b6b      	ldr	r3, [pc, #428]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a6a      	ldr	r2, [pc, #424]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d6a:	6013      	str	r3, [r2, #0]
 8004d6c:	4b68      	ldr	r3, [pc, #416]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a67      	ldr	r2, [pc, #412]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d013      	beq.n	8004da8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fc fdd2 	bl	8001928 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d88:	f7fc fdce 	bl	8001928 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b64      	cmp	r3, #100	@ 0x64
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e200      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d9a:	4b5d      	ldr	r3, [pc, #372]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0f0      	beq.n	8004d88 <HAL_RCC_OscConfig+0xe4>
 8004da6:	e014      	b.n	8004dd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da8:	f7fc fdbe 	bl	8001928 <HAL_GetTick>
 8004dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004db0:	f7fc fdba 	bl	8001928 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b64      	cmp	r3, #100	@ 0x64
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e1ec      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dc2:	4b53      	ldr	r3, [pc, #332]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1f0      	bne.n	8004db0 <HAL_RCC_OscConfig+0x10c>
 8004dce:	e000      	b.n	8004dd2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d063      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dde:	4b4c      	ldr	r3, [pc, #304]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 030c 	and.w	r3, r3, #12
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00b      	beq.n	8004e02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004dea:	4b49      	ldr	r3, [pc, #292]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f003 030c 	and.w	r3, r3, #12
 8004df2:	2b08      	cmp	r3, #8
 8004df4:	d11c      	bne.n	8004e30 <HAL_RCC_OscConfig+0x18c>
 8004df6:	4b46      	ldr	r3, [pc, #280]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d116      	bne.n	8004e30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e02:	4b43      	ldr	r3, [pc, #268]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <HAL_RCC_OscConfig+0x176>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d001      	beq.n	8004e1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e1c0      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e1a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	4939      	ldr	r1, [pc, #228]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e2e:	e03a      	b.n	8004ea6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d020      	beq.n	8004e7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e38:	4b36      	ldr	r3, [pc, #216]	@ (8004f14 <HAL_RCC_OscConfig+0x270>)
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3e:	f7fc fd73 	bl	8001928 <HAL_GetTick>
 8004e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e44:	e008      	b.n	8004e58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e46:	f7fc fd6f 	bl	8001928 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d901      	bls.n	8004e58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e1a1      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e58:	4b2d      	ldr	r3, [pc, #180]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d0f0      	beq.n	8004e46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e64:	4b2a      	ldr	r3, [pc, #168]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	00db      	lsls	r3, r3, #3
 8004e72:	4927      	ldr	r1, [pc, #156]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	600b      	str	r3, [r1, #0]
 8004e78:	e015      	b.n	8004ea6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e7a:	4b26      	ldr	r3, [pc, #152]	@ (8004f14 <HAL_RCC_OscConfig+0x270>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e80:	f7fc fd52 	bl	8001928 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e88:	f7fc fd4e 	bl	8001928 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e180      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1f0      	bne.n	8004e88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0308 	and.w	r3, r3, #8
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d03a      	beq.n	8004f28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d019      	beq.n	8004eee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eba:	4b17      	ldr	r3, [pc, #92]	@ (8004f18 <HAL_RCC_OscConfig+0x274>)
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec0:	f7fc fd32 	bl	8001928 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec8:	f7fc fd2e 	bl	8001928 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e160      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eda:	4b0d      	ldr	r3, [pc, #52]	@ (8004f10 <HAL_RCC_OscConfig+0x26c>)
 8004edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d0f0      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004ee6:	2001      	movs	r0, #1
 8004ee8:	f000 face 	bl	8005488 <RCC_Delay>
 8004eec:	e01c      	b.n	8004f28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eee:	4b0a      	ldr	r3, [pc, #40]	@ (8004f18 <HAL_RCC_OscConfig+0x274>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ef4:	f7fc fd18 	bl	8001928 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004efa:	e00f      	b.n	8004f1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efc:	f7fc fd14 	bl	8001928 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d908      	bls.n	8004f1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e146      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
 8004f0e:	bf00      	nop
 8004f10:	40021000 	.word	0x40021000
 8004f14:	42420000 	.word	0x42420000
 8004f18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f1c:	4b92      	ldr	r3, [pc, #584]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1e9      	bne.n	8004efc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 80a6 	beq.w	8005082 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f36:	2300      	movs	r3, #0
 8004f38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f3a:	4b8b      	ldr	r3, [pc, #556]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10d      	bne.n	8004f62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f46:	4b88      	ldr	r3, [pc, #544]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004f48:	69db      	ldr	r3, [r3, #28]
 8004f4a:	4a87      	ldr	r2, [pc, #540]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f50:	61d3      	str	r3, [r2, #28]
 8004f52:	4b85      	ldr	r3, [pc, #532]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f5a:	60bb      	str	r3, [r7, #8]
 8004f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f62:	4b82      	ldr	r3, [pc, #520]	@ (800516c <HAL_RCC_OscConfig+0x4c8>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d118      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f6e:	4b7f      	ldr	r3, [pc, #508]	@ (800516c <HAL_RCC_OscConfig+0x4c8>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a7e      	ldr	r2, [pc, #504]	@ (800516c <HAL_RCC_OscConfig+0x4c8>)
 8004f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f7a:	f7fc fcd5 	bl	8001928 <HAL_GetTick>
 8004f7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f80:	e008      	b.n	8004f94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f82:	f7fc fcd1 	bl	8001928 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b64      	cmp	r3, #100	@ 0x64
 8004f8e:	d901      	bls.n	8004f94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e103      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f94:	4b75      	ldr	r3, [pc, #468]	@ (800516c <HAL_RCC_OscConfig+0x4c8>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0f0      	beq.n	8004f82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d106      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x312>
 8004fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	4a6e      	ldr	r2, [pc, #440]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fae:	f043 0301 	orr.w	r3, r3, #1
 8004fb2:	6213      	str	r3, [r2, #32]
 8004fb4:	e02d      	b.n	8005012 <HAL_RCC_OscConfig+0x36e>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x334>
 8004fbe:	4b6a      	ldr	r3, [pc, #424]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	4a69      	ldr	r2, [pc, #420]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fc4:	f023 0301 	bic.w	r3, r3, #1
 8004fc8:	6213      	str	r3, [r2, #32]
 8004fca:	4b67      	ldr	r3, [pc, #412]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	4a66      	ldr	r2, [pc, #408]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fd0:	f023 0304 	bic.w	r3, r3, #4
 8004fd4:	6213      	str	r3, [r2, #32]
 8004fd6:	e01c      	b.n	8005012 <HAL_RCC_OscConfig+0x36e>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	2b05      	cmp	r3, #5
 8004fde:	d10c      	bne.n	8004ffa <HAL_RCC_OscConfig+0x356>
 8004fe0:	4b61      	ldr	r3, [pc, #388]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	4a60      	ldr	r2, [pc, #384]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fe6:	f043 0304 	orr.w	r3, r3, #4
 8004fea:	6213      	str	r3, [r2, #32]
 8004fec:	4b5e      	ldr	r3, [pc, #376]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	4a5d      	ldr	r2, [pc, #372]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004ff2:	f043 0301 	orr.w	r3, r3, #1
 8004ff6:	6213      	str	r3, [r2, #32]
 8004ff8:	e00b      	b.n	8005012 <HAL_RCC_OscConfig+0x36e>
 8004ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	4a5a      	ldr	r2, [pc, #360]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8005000:	f023 0301 	bic.w	r3, r3, #1
 8005004:	6213      	str	r3, [r2, #32]
 8005006:	4b58      	ldr	r3, [pc, #352]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	4a57      	ldr	r2, [pc, #348]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 800500c:	f023 0304 	bic.w	r3, r3, #4
 8005010:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d015      	beq.n	8005046 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800501a:	f7fc fc85 	bl	8001928 <HAL_GetTick>
 800501e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005020:	e00a      	b.n	8005038 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005022:	f7fc fc81 	bl	8001928 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005030:	4293      	cmp	r3, r2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e0b1      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005038:	4b4b      	ldr	r3, [pc, #300]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d0ee      	beq.n	8005022 <HAL_RCC_OscConfig+0x37e>
 8005044:	e014      	b.n	8005070 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005046:	f7fc fc6f 	bl	8001928 <HAL_GetTick>
 800504a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800504c:	e00a      	b.n	8005064 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800504e:	f7fc fc6b 	bl	8001928 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800505c:	4293      	cmp	r3, r2
 800505e:	d901      	bls.n	8005064 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e09b      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005064:	4b40      	ldr	r3, [pc, #256]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1ee      	bne.n	800504e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005070:	7dfb      	ldrb	r3, [r7, #23]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d105      	bne.n	8005082 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005076:	4b3c      	ldr	r3, [pc, #240]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	4a3b      	ldr	r2, [pc, #236]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 800507c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005080:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	2b00      	cmp	r3, #0
 8005088:	f000 8087 	beq.w	800519a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800508c:	4b36      	ldr	r3, [pc, #216]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f003 030c 	and.w	r3, r3, #12
 8005094:	2b08      	cmp	r3, #8
 8005096:	d061      	beq.n	800515c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	69db      	ldr	r3, [r3, #28]
 800509c:	2b02      	cmp	r3, #2
 800509e:	d146      	bne.n	800512e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050a0:	4b33      	ldr	r3, [pc, #204]	@ (8005170 <HAL_RCC_OscConfig+0x4cc>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a6:	f7fc fc3f 	bl	8001928 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ae:	f7fc fc3b 	bl	8001928 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e06d      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050c0:	4b29      	ldr	r3, [pc, #164]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1f0      	bne.n	80050ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050d4:	d108      	bne.n	80050e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050d6:	4b24      	ldr	r3, [pc, #144]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	4921      	ldr	r1, [pc, #132]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a19      	ldr	r1, [r3, #32]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	430b      	orrs	r3, r1
 80050fa:	491b      	ldr	r1, [pc, #108]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005100:	4b1b      	ldr	r3, [pc, #108]	@ (8005170 <HAL_RCC_OscConfig+0x4cc>)
 8005102:	2201      	movs	r2, #1
 8005104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005106:	f7fc fc0f 	bl	8001928 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800510e:	f7fc fc0b 	bl	8001928 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e03d      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005120:	4b11      	ldr	r3, [pc, #68]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d0f0      	beq.n	800510e <HAL_RCC_OscConfig+0x46a>
 800512c:	e035      	b.n	800519a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800512e:	4b10      	ldr	r3, [pc, #64]	@ (8005170 <HAL_RCC_OscConfig+0x4cc>)
 8005130:	2200      	movs	r2, #0
 8005132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005134:	f7fc fbf8 	bl	8001928 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513c:	f7fc fbf4 	bl	8001928 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e026      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800514e:	4b06      	ldr	r3, [pc, #24]	@ (8005168 <HAL_RCC_OscConfig+0x4c4>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0x498>
 800515a:	e01e      	b.n	800519a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d107      	bne.n	8005174 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e019      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
 8005168:	40021000 	.word	0x40021000
 800516c:	40007000 	.word	0x40007000
 8005170:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005174:	4b0b      	ldr	r3, [pc, #44]	@ (80051a4 <HAL_RCC_OscConfig+0x500>)
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	429a      	cmp	r2, r3
 8005186:	d106      	bne.n	8005196 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005192:	429a      	cmp	r2, r3
 8005194:	d001      	beq.n	800519a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3718      	adds	r7, #24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40021000 	.word	0x40021000

080051a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0d0      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051bc:	4b6a      	ldr	r3, [pc, #424]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	683a      	ldr	r2, [r7, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d910      	bls.n	80051ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ca:	4b67      	ldr	r3, [pc, #412]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f023 0207 	bic.w	r2, r3, #7
 80051d2:	4965      	ldr	r1, [pc, #404]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051da:	4b63      	ldr	r3, [pc, #396]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d001      	beq.n	80051ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e0b8      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d020      	beq.n	800523a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005204:	4b59      	ldr	r3, [pc, #356]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	4a58      	ldr	r2, [pc, #352]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 800520a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800520e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0308 	and.w	r3, r3, #8
 8005218:	2b00      	cmp	r3, #0
 800521a:	d005      	beq.n	8005228 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800521c:	4b53      	ldr	r3, [pc, #332]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	4a52      	ldr	r2, [pc, #328]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005222:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005226:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005228:	4b50      	ldr	r3, [pc, #320]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	494d      	ldr	r1, [pc, #308]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005236:	4313      	orrs	r3, r2
 8005238:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b00      	cmp	r3, #0
 8005244:	d040      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d107      	bne.n	800525e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800524e:	4b47      	ldr	r3, [pc, #284]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d115      	bne.n	8005286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e07f      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b02      	cmp	r3, #2
 8005264:	d107      	bne.n	8005276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005266:	4b41      	ldr	r3, [pc, #260]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d109      	bne.n	8005286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e073      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005276:	4b3d      	ldr	r3, [pc, #244]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e06b      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005286:	4b39      	ldr	r3, [pc, #228]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f023 0203 	bic.w	r2, r3, #3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	4936      	ldr	r1, [pc, #216]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005294:	4313      	orrs	r3, r2
 8005296:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005298:	f7fc fb46 	bl	8001928 <HAL_GetTick>
 800529c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800529e:	e00a      	b.n	80052b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052a0:	f7fc fb42 	bl	8001928 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e053      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052b6:	4b2d      	ldr	r3, [pc, #180]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f003 020c 	and.w	r2, r3, #12
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d1eb      	bne.n	80052a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052c8:	4b27      	ldr	r3, [pc, #156]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0307 	and.w	r3, r3, #7
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d210      	bcs.n	80052f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052d6:	4b24      	ldr	r3, [pc, #144]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f023 0207 	bic.w	r2, r3, #7
 80052de:	4922      	ldr	r1, [pc, #136]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052e6:	4b20      	ldr	r3, [pc, #128]	@ (8005368 <HAL_RCC_ClockConfig+0x1c0>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0307 	and.w	r3, r3, #7
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d001      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e032      	b.n	800535e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b00      	cmp	r3, #0
 8005302:	d008      	beq.n	8005316 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005304:	4b19      	ldr	r3, [pc, #100]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	4916      	ldr	r1, [pc, #88]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005312:	4313      	orrs	r3, r2
 8005314:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0308 	and.w	r3, r3, #8
 800531e:	2b00      	cmp	r3, #0
 8005320:	d009      	beq.n	8005336 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005322:	4b12      	ldr	r3, [pc, #72]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	490e      	ldr	r1, [pc, #56]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 8005332:	4313      	orrs	r3, r2
 8005334:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005336:	f000 f821 	bl	800537c <HAL_RCC_GetSysClockFreq>
 800533a:	4602      	mov	r2, r0
 800533c:	4b0b      	ldr	r3, [pc, #44]	@ (800536c <HAL_RCC_ClockConfig+0x1c4>)
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	091b      	lsrs	r3, r3, #4
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	490a      	ldr	r1, [pc, #40]	@ (8005370 <HAL_RCC_ClockConfig+0x1c8>)
 8005348:	5ccb      	ldrb	r3, [r1, r3]
 800534a:	fa22 f303 	lsr.w	r3, r2, r3
 800534e:	4a09      	ldr	r2, [pc, #36]	@ (8005374 <HAL_RCC_ClockConfig+0x1cc>)
 8005350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005352:	4b09      	ldr	r3, [pc, #36]	@ (8005378 <HAL_RCC_ClockConfig+0x1d0>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4618      	mov	r0, r3
 8005358:	f7fc faa4 	bl	80018a4 <HAL_InitTick>

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	40022000 	.word	0x40022000
 800536c:	40021000 	.word	0x40021000
 8005370:	0800a004 	.word	0x0800a004
 8005374:	20000004 	.word	0x20000004
 8005378:	20000008 	.word	0x20000008

0800537c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	2300      	movs	r3, #0
 8005388:	60bb      	str	r3, [r7, #8]
 800538a:	2300      	movs	r3, #0
 800538c:	617b      	str	r3, [r7, #20]
 800538e:	2300      	movs	r3, #0
 8005390:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005392:	2300      	movs	r3, #0
 8005394:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005396:	4b1e      	ldr	r3, [pc, #120]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x94>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f003 030c 	and.w	r3, r3, #12
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d002      	beq.n	80053ac <HAL_RCC_GetSysClockFreq+0x30>
 80053a6:	2b08      	cmp	r3, #8
 80053a8:	d003      	beq.n	80053b2 <HAL_RCC_GetSysClockFreq+0x36>
 80053aa:	e027      	b.n	80053fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053ac:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x98>)
 80053ae:	613b      	str	r3, [r7, #16]
      break;
 80053b0:	e027      	b.n	8005402 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	0c9b      	lsrs	r3, r3, #18
 80053b6:	f003 030f 	and.w	r3, r3, #15
 80053ba:	4a17      	ldr	r2, [pc, #92]	@ (8005418 <HAL_RCC_GetSysClockFreq+0x9c>)
 80053bc:	5cd3      	ldrb	r3, [r2, r3]
 80053be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d010      	beq.n	80053ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053ca:	4b11      	ldr	r3, [pc, #68]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x94>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	0c5b      	lsrs	r3, r3, #17
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	4a11      	ldr	r2, [pc, #68]	@ (800541c <HAL_RCC_GetSysClockFreq+0xa0>)
 80053d6:	5cd3      	ldrb	r3, [r2, r3]
 80053d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x98>)
 80053de:	fb03 f202 	mul.w	r2, r3, r2
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	e004      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005420 <HAL_RCC_GetSysClockFreq+0xa4>)
 80053f0:	fb02 f303 	mul.w	r3, r2, r3
 80053f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	613b      	str	r3, [r7, #16]
      break;
 80053fa:	e002      	b.n	8005402 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053fc:	4b05      	ldr	r3, [pc, #20]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x98>)
 80053fe:	613b      	str	r3, [r7, #16]
      break;
 8005400:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005402:	693b      	ldr	r3, [r7, #16]
}
 8005404:	4618      	mov	r0, r3
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	bc80      	pop	{r7}
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40021000 	.word	0x40021000
 8005414:	007a1200 	.word	0x007a1200
 8005418:	0800a01c 	.word	0x0800a01c
 800541c:	0800a02c 	.word	0x0800a02c
 8005420:	003d0900 	.word	0x003d0900

08005424 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005428:	4b02      	ldr	r3, [pc, #8]	@ (8005434 <HAL_RCC_GetHCLKFreq+0x10>)
 800542a:	681b      	ldr	r3, [r3, #0]
}
 800542c:	4618      	mov	r0, r3
 800542e:	46bd      	mov	sp, r7
 8005430:	bc80      	pop	{r7}
 8005432:	4770      	bx	lr
 8005434:	20000004 	.word	0x20000004

08005438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800543c:	f7ff fff2 	bl	8005424 <HAL_RCC_GetHCLKFreq>
 8005440:	4602      	mov	r2, r0
 8005442:	4b05      	ldr	r3, [pc, #20]	@ (8005458 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	0a1b      	lsrs	r3, r3, #8
 8005448:	f003 0307 	and.w	r3, r3, #7
 800544c:	4903      	ldr	r1, [pc, #12]	@ (800545c <HAL_RCC_GetPCLK1Freq+0x24>)
 800544e:	5ccb      	ldrb	r3, [r1, r3]
 8005450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005454:	4618      	mov	r0, r3
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40021000 	.word	0x40021000
 800545c:	0800a014 	.word	0x0800a014

08005460 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005464:	f7ff ffde 	bl	8005424 <HAL_RCC_GetHCLKFreq>
 8005468:	4602      	mov	r2, r0
 800546a:	4b05      	ldr	r3, [pc, #20]	@ (8005480 <HAL_RCC_GetPCLK2Freq+0x20>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	0adb      	lsrs	r3, r3, #11
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	4903      	ldr	r1, [pc, #12]	@ (8005484 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005476:	5ccb      	ldrb	r3, [r1, r3]
 8005478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800547c:	4618      	mov	r0, r3
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40021000 	.word	0x40021000
 8005484:	0800a014 	.word	0x0800a014

08005488 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005490:	4b0a      	ldr	r3, [pc, #40]	@ (80054bc <RCC_Delay+0x34>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a0a      	ldr	r2, [pc, #40]	@ (80054c0 <RCC_Delay+0x38>)
 8005496:	fba2 2303 	umull	r2, r3, r2, r3
 800549a:	0a5b      	lsrs	r3, r3, #9
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	fb02 f303 	mul.w	r3, r2, r3
 80054a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80054a4:	bf00      	nop
  }
  while (Delay --);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1e5a      	subs	r2, r3, #1
 80054aa:	60fa      	str	r2, [r7, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1f9      	bne.n	80054a4 <RCC_Delay+0x1c>
}
 80054b0:	bf00      	nop
 80054b2:	bf00      	nop
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bc80      	pop	{r7}
 80054ba:	4770      	bx	lr
 80054bc:	20000004 	.word	0x20000004
 80054c0:	10624dd3 	.word	0x10624dd3

080054c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e042      	b.n	800555c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d106      	bne.n	80054f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7fc f954 	bl	8001798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2224      	movs	r2, #36	@ 0x24
 80054f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68da      	ldr	r2, [r3, #12]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f971 	bl	80057f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	691a      	ldr	r2, [r3, #16]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800551c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695a      	ldr	r2, [r3, #20]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800552c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800553c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2220      	movs	r2, #32
 8005548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2220      	movs	r2, #32
 8005550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3708      	adds	r7, #8
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b08a      	sub	sp, #40	@ 0x28
 8005568:	af02      	add	r7, sp, #8
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	603b      	str	r3, [r7, #0]
 8005570:	4613      	mov	r3, r2
 8005572:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005574:	2300      	movs	r3, #0
 8005576:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b20      	cmp	r3, #32
 8005582:	d175      	bne.n	8005670 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <HAL_UART_Transmit+0x2c>
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e06e      	b.n	8005672 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2221      	movs	r2, #33	@ 0x21
 800559e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055a2:	f7fc f9c1 	bl	8001928 <HAL_GetTick>
 80055a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	88fa      	ldrh	r2, [r7, #6]
 80055ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	88fa      	ldrh	r2, [r7, #6]
 80055b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055bc:	d108      	bne.n	80055d0 <HAL_UART_Transmit+0x6c>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d104      	bne.n	80055d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	61bb      	str	r3, [r7, #24]
 80055ce:	e003      	b.n	80055d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055d4:	2300      	movs	r3, #0
 80055d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055d8:	e02e      	b.n	8005638 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2200      	movs	r2, #0
 80055e2:	2180      	movs	r1, #128	@ 0x80
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f000 f848 	bl	800567a <UART_WaitOnFlagUntilTimeout>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d005      	beq.n	80055fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e03a      	b.n	8005672 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10b      	bne.n	800561a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	881b      	ldrh	r3, [r3, #0]
 8005606:	461a      	mov	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005610:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	3302      	adds	r3, #2
 8005616:	61bb      	str	r3, [r7, #24]
 8005618:	e007      	b.n	800562a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	781a      	ldrb	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	3301      	adds	r3, #1
 8005628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800562e:	b29b      	uxth	r3, r3
 8005630:	3b01      	subs	r3, #1
 8005632:	b29a      	uxth	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800563c:	b29b      	uxth	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1cb      	bne.n	80055da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2200      	movs	r2, #0
 800564a:	2140      	movs	r1, #64	@ 0x40
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 f814 	bl	800567a <UART_WaitOnFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e006      	b.n	8005672 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	e000      	b.n	8005672 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005670:	2302      	movs	r3, #2
  }
}
 8005672:	4618      	mov	r0, r3
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b086      	sub	sp, #24
 800567e:	af00      	add	r7, sp, #0
 8005680:	60f8      	str	r0, [r7, #12]
 8005682:	60b9      	str	r1, [r7, #8]
 8005684:	603b      	str	r3, [r7, #0]
 8005686:	4613      	mov	r3, r2
 8005688:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800568a:	e03b      	b.n	8005704 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800568c:	6a3b      	ldr	r3, [r7, #32]
 800568e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005692:	d037      	beq.n	8005704 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005694:	f7fc f948 	bl	8001928 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	6a3a      	ldr	r2, [r7, #32]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d302      	bcc.n	80056aa <UART_WaitOnFlagUntilTimeout+0x30>
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e03a      	b.n	8005724 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f003 0304 	and.w	r3, r3, #4
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d023      	beq.n	8005704 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b80      	cmp	r3, #128	@ 0x80
 80056c0:	d020      	beq.n	8005704 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	2b40      	cmp	r3, #64	@ 0x40
 80056c6:	d01d      	beq.n	8005704 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b08      	cmp	r3, #8
 80056d4:	d116      	bne.n	8005704 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80056d6:	2300      	movs	r3, #0
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	617b      	str	r3, [r7, #20]
 80056ea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f81d 	bl	800572c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2208      	movs	r2, #8
 80056f6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e00f      	b.n	8005724 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	4013      	ands	r3, r2
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	429a      	cmp	r2, r3
 8005712:	bf0c      	ite	eq
 8005714:	2301      	moveq	r3, #1
 8005716:	2300      	movne	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	461a      	mov	r2, r3
 800571c:	79fb      	ldrb	r3, [r7, #7]
 800571e:	429a      	cmp	r2, r3
 8005720:	d0b4      	beq.n	800568c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3718      	adds	r7, #24
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800572c:	b480      	push	{r7}
 800572e:	b095      	sub	sp, #84	@ 0x54
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	330c      	adds	r3, #12
 800573a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800573e:	e853 3f00 	ldrex	r3, [r3]
 8005742:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005746:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800574a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	330c      	adds	r3, #12
 8005752:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005754:	643a      	str	r2, [r7, #64]	@ 0x40
 8005756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800575a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800575c:	e841 2300 	strex	r3, r2, [r1]
 8005760:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e5      	bne.n	8005734 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3314      	adds	r3, #20
 800576e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	61fb      	str	r3, [r7, #28]
   return(result);
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	f023 0301 	bic.w	r3, r3, #1
 800577e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	3314      	adds	r3, #20
 8005786:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005788:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800578a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800578e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005790:	e841 2300 	strex	r3, r2, [r1]
 8005794:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e5      	bne.n	8005768 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d119      	bne.n	80057d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330c      	adds	r3, #12
 80057aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f023 0310 	bic.w	r3, r3, #16
 80057ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057c4:	61ba      	str	r2, [r7, #24]
 80057c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c8:	6979      	ldr	r1, [r7, #20]
 80057ca:	69ba      	ldr	r2, [r7, #24]
 80057cc:	e841 2300 	strex	r3, r2, [r1]
 80057d0:	613b      	str	r3, [r7, #16]
   return(result);
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1e5      	bne.n	80057a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2220      	movs	r2, #32
 80057dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057e6:	bf00      	nop
 80057e8:	3754      	adds	r7, #84	@ 0x54
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr

080057f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	689a      	ldr	r2, [r3, #8]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	431a      	orrs	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800582a:	f023 030c 	bic.w	r3, r3, #12
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	68b9      	ldr	r1, [r7, #8]
 8005834:	430b      	orrs	r3, r1
 8005836:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	699a      	ldr	r2, [r3, #24]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a2c      	ldr	r2, [pc, #176]	@ (8005904 <UART_SetConfig+0x114>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d103      	bne.n	8005860 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005858:	f7ff fe02 	bl	8005460 <HAL_RCC_GetPCLK2Freq>
 800585c:	60f8      	str	r0, [r7, #12]
 800585e:	e002      	b.n	8005866 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005860:	f7ff fdea 	bl	8005438 <HAL_RCC_GetPCLK1Freq>
 8005864:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	4613      	mov	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4413      	add	r3, r2
 800586e:	009a      	lsls	r2, r3, #2
 8005870:	441a      	add	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	fbb2 f3f3 	udiv	r3, r2, r3
 800587c:	4a22      	ldr	r2, [pc, #136]	@ (8005908 <UART_SetConfig+0x118>)
 800587e:	fba2 2303 	umull	r2, r3, r2, r3
 8005882:	095b      	lsrs	r3, r3, #5
 8005884:	0119      	lsls	r1, r3, #4
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4613      	mov	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	4413      	add	r3, r2
 800588e:	009a      	lsls	r2, r3, #2
 8005890:	441a      	add	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	fbb2 f2f3 	udiv	r2, r2, r3
 800589c:	4b1a      	ldr	r3, [pc, #104]	@ (8005908 <UART_SetConfig+0x118>)
 800589e:	fba3 0302 	umull	r0, r3, r3, r2
 80058a2:	095b      	lsrs	r3, r3, #5
 80058a4:	2064      	movs	r0, #100	@ 0x64
 80058a6:	fb00 f303 	mul.w	r3, r0, r3
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	3332      	adds	r3, #50	@ 0x32
 80058b0:	4a15      	ldr	r2, [pc, #84]	@ (8005908 <UART_SetConfig+0x118>)
 80058b2:	fba2 2303 	umull	r2, r3, r2, r3
 80058b6:	095b      	lsrs	r3, r3, #5
 80058b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058bc:	4419      	add	r1, r3
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	009a      	lsls	r2, r3, #2
 80058c8:	441a      	add	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80058d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005908 <UART_SetConfig+0x118>)
 80058d6:	fba3 0302 	umull	r0, r3, r3, r2
 80058da:	095b      	lsrs	r3, r3, #5
 80058dc:	2064      	movs	r0, #100	@ 0x64
 80058de:	fb00 f303 	mul.w	r3, r0, r3
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	011b      	lsls	r3, r3, #4
 80058e6:	3332      	adds	r3, #50	@ 0x32
 80058e8:	4a07      	ldr	r2, [pc, #28]	@ (8005908 <UART_SetConfig+0x118>)
 80058ea:	fba2 2303 	umull	r2, r3, r2, r3
 80058ee:	095b      	lsrs	r3, r3, #5
 80058f0:	f003 020f 	and.w	r2, r3, #15
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	440a      	add	r2, r1
 80058fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80058fc:	bf00      	nop
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	40013800 	.word	0x40013800
 8005908:	51eb851f 	.word	0x51eb851f

0800590c <__cvt>:
 800590c:	2b00      	cmp	r3, #0
 800590e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005912:	461d      	mov	r5, r3
 8005914:	bfbb      	ittet	lt
 8005916:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800591a:	461d      	movlt	r5, r3
 800591c:	2300      	movge	r3, #0
 800591e:	232d      	movlt	r3, #45	@ 0x2d
 8005920:	b088      	sub	sp, #32
 8005922:	4614      	mov	r4, r2
 8005924:	bfb8      	it	lt
 8005926:	4614      	movlt	r4, r2
 8005928:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800592a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800592c:	7013      	strb	r3, [r2, #0]
 800592e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005930:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005934:	f023 0820 	bic.w	r8, r3, #32
 8005938:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800593c:	d005      	beq.n	800594a <__cvt+0x3e>
 800593e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005942:	d100      	bne.n	8005946 <__cvt+0x3a>
 8005944:	3601      	adds	r6, #1
 8005946:	2302      	movs	r3, #2
 8005948:	e000      	b.n	800594c <__cvt+0x40>
 800594a:	2303      	movs	r3, #3
 800594c:	aa07      	add	r2, sp, #28
 800594e:	9204      	str	r2, [sp, #16]
 8005950:	aa06      	add	r2, sp, #24
 8005952:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005956:	e9cd 3600 	strd	r3, r6, [sp]
 800595a:	4622      	mov	r2, r4
 800595c:	462b      	mov	r3, r5
 800595e:	f001 f87b 	bl	8006a58 <_dtoa_r>
 8005962:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005966:	4607      	mov	r7, r0
 8005968:	d119      	bne.n	800599e <__cvt+0x92>
 800596a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800596c:	07db      	lsls	r3, r3, #31
 800596e:	d50e      	bpl.n	800598e <__cvt+0x82>
 8005970:	eb00 0906 	add.w	r9, r0, r6
 8005974:	2200      	movs	r2, #0
 8005976:	2300      	movs	r3, #0
 8005978:	4620      	mov	r0, r4
 800597a:	4629      	mov	r1, r5
 800597c:	f7fb f814 	bl	80009a8 <__aeabi_dcmpeq>
 8005980:	b108      	cbz	r0, 8005986 <__cvt+0x7a>
 8005982:	f8cd 901c 	str.w	r9, [sp, #28]
 8005986:	2230      	movs	r2, #48	@ 0x30
 8005988:	9b07      	ldr	r3, [sp, #28]
 800598a:	454b      	cmp	r3, r9
 800598c:	d31e      	bcc.n	80059cc <__cvt+0xc0>
 800598e:	4638      	mov	r0, r7
 8005990:	9b07      	ldr	r3, [sp, #28]
 8005992:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005994:	1bdb      	subs	r3, r3, r7
 8005996:	6013      	str	r3, [r2, #0]
 8005998:	b008      	add	sp, #32
 800599a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800599e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059a2:	eb00 0906 	add.w	r9, r0, r6
 80059a6:	d1e5      	bne.n	8005974 <__cvt+0x68>
 80059a8:	7803      	ldrb	r3, [r0, #0]
 80059aa:	2b30      	cmp	r3, #48	@ 0x30
 80059ac:	d10a      	bne.n	80059c4 <__cvt+0xb8>
 80059ae:	2200      	movs	r2, #0
 80059b0:	2300      	movs	r3, #0
 80059b2:	4620      	mov	r0, r4
 80059b4:	4629      	mov	r1, r5
 80059b6:	f7fa fff7 	bl	80009a8 <__aeabi_dcmpeq>
 80059ba:	b918      	cbnz	r0, 80059c4 <__cvt+0xb8>
 80059bc:	f1c6 0601 	rsb	r6, r6, #1
 80059c0:	f8ca 6000 	str.w	r6, [sl]
 80059c4:	f8da 3000 	ldr.w	r3, [sl]
 80059c8:	4499      	add	r9, r3
 80059ca:	e7d3      	b.n	8005974 <__cvt+0x68>
 80059cc:	1c59      	adds	r1, r3, #1
 80059ce:	9107      	str	r1, [sp, #28]
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	e7d9      	b.n	8005988 <__cvt+0x7c>

080059d4 <__exponent>:
 80059d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059d6:	2900      	cmp	r1, #0
 80059d8:	bfb6      	itet	lt
 80059da:	232d      	movlt	r3, #45	@ 0x2d
 80059dc:	232b      	movge	r3, #43	@ 0x2b
 80059de:	4249      	neglt	r1, r1
 80059e0:	2909      	cmp	r1, #9
 80059e2:	7002      	strb	r2, [r0, #0]
 80059e4:	7043      	strb	r3, [r0, #1]
 80059e6:	dd29      	ble.n	8005a3c <__exponent+0x68>
 80059e8:	f10d 0307 	add.w	r3, sp, #7
 80059ec:	461d      	mov	r5, r3
 80059ee:	270a      	movs	r7, #10
 80059f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80059f4:	461a      	mov	r2, r3
 80059f6:	fb07 1416 	mls	r4, r7, r6, r1
 80059fa:	3430      	adds	r4, #48	@ 0x30
 80059fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a00:	460c      	mov	r4, r1
 8005a02:	2c63      	cmp	r4, #99	@ 0x63
 8005a04:	4631      	mov	r1, r6
 8005a06:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a0a:	dcf1      	bgt.n	80059f0 <__exponent+0x1c>
 8005a0c:	3130      	adds	r1, #48	@ 0x30
 8005a0e:	1e94      	subs	r4, r2, #2
 8005a10:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a14:	4623      	mov	r3, r4
 8005a16:	1c41      	adds	r1, r0, #1
 8005a18:	42ab      	cmp	r3, r5
 8005a1a:	d30a      	bcc.n	8005a32 <__exponent+0x5e>
 8005a1c:	f10d 0309 	add.w	r3, sp, #9
 8005a20:	1a9b      	subs	r3, r3, r2
 8005a22:	42ac      	cmp	r4, r5
 8005a24:	bf88      	it	hi
 8005a26:	2300      	movhi	r3, #0
 8005a28:	3302      	adds	r3, #2
 8005a2a:	4403      	add	r3, r0
 8005a2c:	1a18      	subs	r0, r3, r0
 8005a2e:	b003      	add	sp, #12
 8005a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a32:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a36:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a3a:	e7ed      	b.n	8005a18 <__exponent+0x44>
 8005a3c:	2330      	movs	r3, #48	@ 0x30
 8005a3e:	3130      	adds	r1, #48	@ 0x30
 8005a40:	7083      	strb	r3, [r0, #2]
 8005a42:	70c1      	strb	r1, [r0, #3]
 8005a44:	1d03      	adds	r3, r0, #4
 8005a46:	e7f1      	b.n	8005a2c <__exponent+0x58>

08005a48 <_printf_float>:
 8005a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a4c:	b091      	sub	sp, #68	@ 0x44
 8005a4e:	460c      	mov	r4, r1
 8005a50:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005a54:	4616      	mov	r6, r2
 8005a56:	461f      	mov	r7, r3
 8005a58:	4605      	mov	r5, r0
 8005a5a:	f000 feeb 	bl	8006834 <_localeconv_r>
 8005a5e:	6803      	ldr	r3, [r0, #0]
 8005a60:	4618      	mov	r0, r3
 8005a62:	9308      	str	r3, [sp, #32]
 8005a64:	f7fa fb74 	bl	8000150 <strlen>
 8005a68:	2300      	movs	r3, #0
 8005a6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a6c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a70:	9009      	str	r0, [sp, #36]	@ 0x24
 8005a72:	3307      	adds	r3, #7
 8005a74:	f023 0307 	bic.w	r3, r3, #7
 8005a78:	f103 0208 	add.w	r2, r3, #8
 8005a7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a80:	f8d4 b000 	ldr.w	fp, [r4]
 8005a84:	f8c8 2000 	str.w	r2, [r8]
 8005a88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a92:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005a96:	f04f 32ff 	mov.w	r2, #4294967295
 8005a9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005aa2:	4b9c      	ldr	r3, [pc, #624]	@ (8005d14 <_printf_float+0x2cc>)
 8005aa4:	f7fa ffb2 	bl	8000a0c <__aeabi_dcmpun>
 8005aa8:	bb70      	cbnz	r0, 8005b08 <_printf_float+0xc0>
 8005aaa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005aae:	f04f 32ff 	mov.w	r2, #4294967295
 8005ab2:	4b98      	ldr	r3, [pc, #608]	@ (8005d14 <_printf_float+0x2cc>)
 8005ab4:	f7fa ff8c 	bl	80009d0 <__aeabi_dcmple>
 8005ab8:	bb30      	cbnz	r0, 8005b08 <_printf_float+0xc0>
 8005aba:	2200      	movs	r2, #0
 8005abc:	2300      	movs	r3, #0
 8005abe:	4640      	mov	r0, r8
 8005ac0:	4649      	mov	r1, r9
 8005ac2:	f7fa ff7b 	bl	80009bc <__aeabi_dcmplt>
 8005ac6:	b110      	cbz	r0, 8005ace <_printf_float+0x86>
 8005ac8:	232d      	movs	r3, #45	@ 0x2d
 8005aca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ace:	4a92      	ldr	r2, [pc, #584]	@ (8005d18 <_printf_float+0x2d0>)
 8005ad0:	4b92      	ldr	r3, [pc, #584]	@ (8005d1c <_printf_float+0x2d4>)
 8005ad2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ad6:	bf8c      	ite	hi
 8005ad8:	4690      	movhi	r8, r2
 8005ada:	4698      	movls	r8, r3
 8005adc:	2303      	movs	r3, #3
 8005ade:	f04f 0900 	mov.w	r9, #0
 8005ae2:	6123      	str	r3, [r4, #16]
 8005ae4:	f02b 0304 	bic.w	r3, fp, #4
 8005ae8:	6023      	str	r3, [r4, #0]
 8005aea:	4633      	mov	r3, r6
 8005aec:	4621      	mov	r1, r4
 8005aee:	4628      	mov	r0, r5
 8005af0:	9700      	str	r7, [sp, #0]
 8005af2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005af4:	f000 f9d4 	bl	8005ea0 <_printf_common>
 8005af8:	3001      	adds	r0, #1
 8005afa:	f040 8090 	bne.w	8005c1e <_printf_float+0x1d6>
 8005afe:	f04f 30ff 	mov.w	r0, #4294967295
 8005b02:	b011      	add	sp, #68	@ 0x44
 8005b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b08:	4642      	mov	r2, r8
 8005b0a:	464b      	mov	r3, r9
 8005b0c:	4640      	mov	r0, r8
 8005b0e:	4649      	mov	r1, r9
 8005b10:	f7fa ff7c 	bl	8000a0c <__aeabi_dcmpun>
 8005b14:	b148      	cbz	r0, 8005b2a <_printf_float+0xe2>
 8005b16:	464b      	mov	r3, r9
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	bfb8      	it	lt
 8005b1c:	232d      	movlt	r3, #45	@ 0x2d
 8005b1e:	4a80      	ldr	r2, [pc, #512]	@ (8005d20 <_printf_float+0x2d8>)
 8005b20:	bfb8      	it	lt
 8005b22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b26:	4b7f      	ldr	r3, [pc, #508]	@ (8005d24 <_printf_float+0x2dc>)
 8005b28:	e7d3      	b.n	8005ad2 <_printf_float+0x8a>
 8005b2a:	6863      	ldr	r3, [r4, #4]
 8005b2c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005b30:	1c5a      	adds	r2, r3, #1
 8005b32:	d13f      	bne.n	8005bb4 <_printf_float+0x16c>
 8005b34:	2306      	movs	r3, #6
 8005b36:	6063      	str	r3, [r4, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005b3e:	6023      	str	r3, [r4, #0]
 8005b40:	9206      	str	r2, [sp, #24]
 8005b42:	aa0e      	add	r2, sp, #56	@ 0x38
 8005b44:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005b48:	aa0d      	add	r2, sp, #52	@ 0x34
 8005b4a:	9203      	str	r2, [sp, #12]
 8005b4c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005b50:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005b54:	6863      	ldr	r3, [r4, #4]
 8005b56:	4642      	mov	r2, r8
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	464b      	mov	r3, r9
 8005b5e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005b60:	f7ff fed4 	bl	800590c <__cvt>
 8005b64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b66:	4680      	mov	r8, r0
 8005b68:	2947      	cmp	r1, #71	@ 0x47
 8005b6a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005b6c:	d128      	bne.n	8005bc0 <_printf_float+0x178>
 8005b6e:	1cc8      	adds	r0, r1, #3
 8005b70:	db02      	blt.n	8005b78 <_printf_float+0x130>
 8005b72:	6863      	ldr	r3, [r4, #4]
 8005b74:	4299      	cmp	r1, r3
 8005b76:	dd40      	ble.n	8005bfa <_printf_float+0x1b2>
 8005b78:	f1aa 0a02 	sub.w	sl, sl, #2
 8005b7c:	fa5f fa8a 	uxtb.w	sl, sl
 8005b80:	4652      	mov	r2, sl
 8005b82:	3901      	subs	r1, #1
 8005b84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b88:	910d      	str	r1, [sp, #52]	@ 0x34
 8005b8a:	f7ff ff23 	bl	80059d4 <__exponent>
 8005b8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b90:	4681      	mov	r9, r0
 8005b92:	1813      	adds	r3, r2, r0
 8005b94:	2a01      	cmp	r2, #1
 8005b96:	6123      	str	r3, [r4, #16]
 8005b98:	dc02      	bgt.n	8005ba0 <_printf_float+0x158>
 8005b9a:	6822      	ldr	r2, [r4, #0]
 8005b9c:	07d2      	lsls	r2, r2, #31
 8005b9e:	d501      	bpl.n	8005ba4 <_printf_float+0x15c>
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d09e      	beq.n	8005aea <_printf_float+0xa2>
 8005bac:	232d      	movs	r3, #45	@ 0x2d
 8005bae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bb2:	e79a      	b.n	8005aea <_printf_float+0xa2>
 8005bb4:	2947      	cmp	r1, #71	@ 0x47
 8005bb6:	d1bf      	bne.n	8005b38 <_printf_float+0xf0>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1bd      	bne.n	8005b38 <_printf_float+0xf0>
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e7ba      	b.n	8005b36 <_printf_float+0xee>
 8005bc0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bc4:	d9dc      	bls.n	8005b80 <_printf_float+0x138>
 8005bc6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005bca:	d118      	bne.n	8005bfe <_printf_float+0x1b6>
 8005bcc:	2900      	cmp	r1, #0
 8005bce:	6863      	ldr	r3, [r4, #4]
 8005bd0:	dd0b      	ble.n	8005bea <_printf_float+0x1a2>
 8005bd2:	6121      	str	r1, [r4, #16]
 8005bd4:	b913      	cbnz	r3, 8005bdc <_printf_float+0x194>
 8005bd6:	6822      	ldr	r2, [r4, #0]
 8005bd8:	07d0      	lsls	r0, r2, #31
 8005bda:	d502      	bpl.n	8005be2 <_printf_float+0x19a>
 8005bdc:	3301      	adds	r3, #1
 8005bde:	440b      	add	r3, r1
 8005be0:	6123      	str	r3, [r4, #16]
 8005be2:	f04f 0900 	mov.w	r9, #0
 8005be6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005be8:	e7dc      	b.n	8005ba4 <_printf_float+0x15c>
 8005bea:	b913      	cbnz	r3, 8005bf2 <_printf_float+0x1aa>
 8005bec:	6822      	ldr	r2, [r4, #0]
 8005bee:	07d2      	lsls	r2, r2, #31
 8005bf0:	d501      	bpl.n	8005bf6 <_printf_float+0x1ae>
 8005bf2:	3302      	adds	r3, #2
 8005bf4:	e7f4      	b.n	8005be0 <_printf_float+0x198>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e7f2      	b.n	8005be0 <_printf_float+0x198>
 8005bfa:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005bfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c00:	4299      	cmp	r1, r3
 8005c02:	db05      	blt.n	8005c10 <_printf_float+0x1c8>
 8005c04:	6823      	ldr	r3, [r4, #0]
 8005c06:	6121      	str	r1, [r4, #16]
 8005c08:	07d8      	lsls	r0, r3, #31
 8005c0a:	d5ea      	bpl.n	8005be2 <_printf_float+0x19a>
 8005c0c:	1c4b      	adds	r3, r1, #1
 8005c0e:	e7e7      	b.n	8005be0 <_printf_float+0x198>
 8005c10:	2900      	cmp	r1, #0
 8005c12:	bfcc      	ite	gt
 8005c14:	2201      	movgt	r2, #1
 8005c16:	f1c1 0202 	rsble	r2, r1, #2
 8005c1a:	4413      	add	r3, r2
 8005c1c:	e7e0      	b.n	8005be0 <_printf_float+0x198>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	055a      	lsls	r2, r3, #21
 8005c22:	d407      	bmi.n	8005c34 <_printf_float+0x1ec>
 8005c24:	6923      	ldr	r3, [r4, #16]
 8005c26:	4642      	mov	r2, r8
 8005c28:	4631      	mov	r1, r6
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	47b8      	blx	r7
 8005c2e:	3001      	adds	r0, #1
 8005c30:	d12b      	bne.n	8005c8a <_printf_float+0x242>
 8005c32:	e764      	b.n	8005afe <_printf_float+0xb6>
 8005c34:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c38:	f240 80dc 	bls.w	8005df4 <_printf_float+0x3ac>
 8005c3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c40:	2200      	movs	r2, #0
 8005c42:	2300      	movs	r3, #0
 8005c44:	f7fa feb0 	bl	80009a8 <__aeabi_dcmpeq>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d033      	beq.n	8005cb4 <_printf_float+0x26c>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	4631      	mov	r1, r6
 8005c50:	4628      	mov	r0, r5
 8005c52:	4a35      	ldr	r2, [pc, #212]	@ (8005d28 <_printf_float+0x2e0>)
 8005c54:	47b8      	blx	r7
 8005c56:	3001      	adds	r0, #1
 8005c58:	f43f af51 	beq.w	8005afe <_printf_float+0xb6>
 8005c5c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005c60:	4543      	cmp	r3, r8
 8005c62:	db02      	blt.n	8005c6a <_printf_float+0x222>
 8005c64:	6823      	ldr	r3, [r4, #0]
 8005c66:	07d8      	lsls	r0, r3, #31
 8005c68:	d50f      	bpl.n	8005c8a <_printf_float+0x242>
 8005c6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c6e:	4631      	mov	r1, r6
 8005c70:	4628      	mov	r0, r5
 8005c72:	47b8      	blx	r7
 8005c74:	3001      	adds	r0, #1
 8005c76:	f43f af42 	beq.w	8005afe <_printf_float+0xb6>
 8005c7a:	f04f 0900 	mov.w	r9, #0
 8005c7e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c82:	f104 0a1a 	add.w	sl, r4, #26
 8005c86:	45c8      	cmp	r8, r9
 8005c88:	dc09      	bgt.n	8005c9e <_printf_float+0x256>
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	079b      	lsls	r3, r3, #30
 8005c8e:	f100 8102 	bmi.w	8005e96 <_printf_float+0x44e>
 8005c92:	68e0      	ldr	r0, [r4, #12]
 8005c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c96:	4298      	cmp	r0, r3
 8005c98:	bfb8      	it	lt
 8005c9a:	4618      	movlt	r0, r3
 8005c9c:	e731      	b.n	8005b02 <_printf_float+0xba>
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	4652      	mov	r2, sl
 8005ca2:	4631      	mov	r1, r6
 8005ca4:	4628      	mov	r0, r5
 8005ca6:	47b8      	blx	r7
 8005ca8:	3001      	adds	r0, #1
 8005caa:	f43f af28 	beq.w	8005afe <_printf_float+0xb6>
 8005cae:	f109 0901 	add.w	r9, r9, #1
 8005cb2:	e7e8      	b.n	8005c86 <_printf_float+0x23e>
 8005cb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	dc38      	bgt.n	8005d2c <_printf_float+0x2e4>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	4631      	mov	r1, r6
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	4a19      	ldr	r2, [pc, #100]	@ (8005d28 <_printf_float+0x2e0>)
 8005cc2:	47b8      	blx	r7
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	f43f af1a 	beq.w	8005afe <_printf_float+0xb6>
 8005cca:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005cce:	ea59 0303 	orrs.w	r3, r9, r3
 8005cd2:	d102      	bne.n	8005cda <_printf_float+0x292>
 8005cd4:	6823      	ldr	r3, [r4, #0]
 8005cd6:	07d9      	lsls	r1, r3, #31
 8005cd8:	d5d7      	bpl.n	8005c8a <_printf_float+0x242>
 8005cda:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	47b8      	blx	r7
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	f43f af0a 	beq.w	8005afe <_printf_float+0xb6>
 8005cea:	f04f 0a00 	mov.w	sl, #0
 8005cee:	f104 0b1a 	add.w	fp, r4, #26
 8005cf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005cf4:	425b      	negs	r3, r3
 8005cf6:	4553      	cmp	r3, sl
 8005cf8:	dc01      	bgt.n	8005cfe <_printf_float+0x2b6>
 8005cfa:	464b      	mov	r3, r9
 8005cfc:	e793      	b.n	8005c26 <_printf_float+0x1de>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	465a      	mov	r2, fp
 8005d02:	4631      	mov	r1, r6
 8005d04:	4628      	mov	r0, r5
 8005d06:	47b8      	blx	r7
 8005d08:	3001      	adds	r0, #1
 8005d0a:	f43f aef8 	beq.w	8005afe <_printf_float+0xb6>
 8005d0e:	f10a 0a01 	add.w	sl, sl, #1
 8005d12:	e7ee      	b.n	8005cf2 <_printf_float+0x2aa>
 8005d14:	7fefffff 	.word	0x7fefffff
 8005d18:	0800a032 	.word	0x0800a032
 8005d1c:	0800a02e 	.word	0x0800a02e
 8005d20:	0800a03a 	.word	0x0800a03a
 8005d24:	0800a036 	.word	0x0800a036
 8005d28:	0800a03e 	.word	0x0800a03e
 8005d2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d2e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005d32:	4553      	cmp	r3, sl
 8005d34:	bfa8      	it	ge
 8005d36:	4653      	movge	r3, sl
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	4699      	mov	r9, r3
 8005d3c:	dc36      	bgt.n	8005dac <_printf_float+0x364>
 8005d3e:	f04f 0b00 	mov.w	fp, #0
 8005d42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d46:	f104 021a 	add.w	r2, r4, #26
 8005d4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d4e:	eba3 0309 	sub.w	r3, r3, r9
 8005d52:	455b      	cmp	r3, fp
 8005d54:	dc31      	bgt.n	8005dba <_printf_float+0x372>
 8005d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d58:	459a      	cmp	sl, r3
 8005d5a:	dc3a      	bgt.n	8005dd2 <_printf_float+0x38a>
 8005d5c:	6823      	ldr	r3, [r4, #0]
 8005d5e:	07da      	lsls	r2, r3, #31
 8005d60:	d437      	bmi.n	8005dd2 <_printf_float+0x38a>
 8005d62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d64:	ebaa 0903 	sub.w	r9, sl, r3
 8005d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d6a:	ebaa 0303 	sub.w	r3, sl, r3
 8005d6e:	4599      	cmp	r9, r3
 8005d70:	bfa8      	it	ge
 8005d72:	4699      	movge	r9, r3
 8005d74:	f1b9 0f00 	cmp.w	r9, #0
 8005d78:	dc33      	bgt.n	8005de2 <_printf_float+0x39a>
 8005d7a:	f04f 0800 	mov.w	r8, #0
 8005d7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d82:	f104 0b1a 	add.w	fp, r4, #26
 8005d86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d88:	ebaa 0303 	sub.w	r3, sl, r3
 8005d8c:	eba3 0309 	sub.w	r3, r3, r9
 8005d90:	4543      	cmp	r3, r8
 8005d92:	f77f af7a 	ble.w	8005c8a <_printf_float+0x242>
 8005d96:	2301      	movs	r3, #1
 8005d98:	465a      	mov	r2, fp
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	47b8      	blx	r7
 8005da0:	3001      	adds	r0, #1
 8005da2:	f43f aeac 	beq.w	8005afe <_printf_float+0xb6>
 8005da6:	f108 0801 	add.w	r8, r8, #1
 8005daa:	e7ec      	b.n	8005d86 <_printf_float+0x33e>
 8005dac:	4642      	mov	r2, r8
 8005dae:	4631      	mov	r1, r6
 8005db0:	4628      	mov	r0, r5
 8005db2:	47b8      	blx	r7
 8005db4:	3001      	adds	r0, #1
 8005db6:	d1c2      	bne.n	8005d3e <_printf_float+0x2f6>
 8005db8:	e6a1      	b.n	8005afe <_printf_float+0xb6>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	920a      	str	r2, [sp, #40]	@ 0x28
 8005dc2:	47b8      	blx	r7
 8005dc4:	3001      	adds	r0, #1
 8005dc6:	f43f ae9a 	beq.w	8005afe <_printf_float+0xb6>
 8005dca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005dcc:	f10b 0b01 	add.w	fp, fp, #1
 8005dd0:	e7bb      	b.n	8005d4a <_printf_float+0x302>
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005dd8:	4628      	mov	r0, r5
 8005dda:	47b8      	blx	r7
 8005ddc:	3001      	adds	r0, #1
 8005dde:	d1c0      	bne.n	8005d62 <_printf_float+0x31a>
 8005de0:	e68d      	b.n	8005afe <_printf_float+0xb6>
 8005de2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005de4:	464b      	mov	r3, r9
 8005de6:	4631      	mov	r1, r6
 8005de8:	4628      	mov	r0, r5
 8005dea:	4442      	add	r2, r8
 8005dec:	47b8      	blx	r7
 8005dee:	3001      	adds	r0, #1
 8005df0:	d1c3      	bne.n	8005d7a <_printf_float+0x332>
 8005df2:	e684      	b.n	8005afe <_printf_float+0xb6>
 8005df4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005df8:	f1ba 0f01 	cmp.w	sl, #1
 8005dfc:	dc01      	bgt.n	8005e02 <_printf_float+0x3ba>
 8005dfe:	07db      	lsls	r3, r3, #31
 8005e00:	d536      	bpl.n	8005e70 <_printf_float+0x428>
 8005e02:	2301      	movs	r3, #1
 8005e04:	4642      	mov	r2, r8
 8005e06:	4631      	mov	r1, r6
 8005e08:	4628      	mov	r0, r5
 8005e0a:	47b8      	blx	r7
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	f43f ae76 	beq.w	8005afe <_printf_float+0xb6>
 8005e12:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f ae6e 	beq.w	8005afe <_printf_float+0xb6>
 8005e22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e26:	2200      	movs	r2, #0
 8005e28:	2300      	movs	r3, #0
 8005e2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e2e:	f7fa fdbb 	bl	80009a8 <__aeabi_dcmpeq>
 8005e32:	b9c0      	cbnz	r0, 8005e66 <_printf_float+0x41e>
 8005e34:	4653      	mov	r3, sl
 8005e36:	f108 0201 	add.w	r2, r8, #1
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	47b8      	blx	r7
 8005e40:	3001      	adds	r0, #1
 8005e42:	d10c      	bne.n	8005e5e <_printf_float+0x416>
 8005e44:	e65b      	b.n	8005afe <_printf_float+0xb6>
 8005e46:	2301      	movs	r3, #1
 8005e48:	465a      	mov	r2, fp
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	47b8      	blx	r7
 8005e50:	3001      	adds	r0, #1
 8005e52:	f43f ae54 	beq.w	8005afe <_printf_float+0xb6>
 8005e56:	f108 0801 	add.w	r8, r8, #1
 8005e5a:	45d0      	cmp	r8, sl
 8005e5c:	dbf3      	blt.n	8005e46 <_printf_float+0x3fe>
 8005e5e:	464b      	mov	r3, r9
 8005e60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e64:	e6e0      	b.n	8005c28 <_printf_float+0x1e0>
 8005e66:	f04f 0800 	mov.w	r8, #0
 8005e6a:	f104 0b1a 	add.w	fp, r4, #26
 8005e6e:	e7f4      	b.n	8005e5a <_printf_float+0x412>
 8005e70:	2301      	movs	r3, #1
 8005e72:	4642      	mov	r2, r8
 8005e74:	e7e1      	b.n	8005e3a <_printf_float+0x3f2>
 8005e76:	2301      	movs	r3, #1
 8005e78:	464a      	mov	r2, r9
 8005e7a:	4631      	mov	r1, r6
 8005e7c:	4628      	mov	r0, r5
 8005e7e:	47b8      	blx	r7
 8005e80:	3001      	adds	r0, #1
 8005e82:	f43f ae3c 	beq.w	8005afe <_printf_float+0xb6>
 8005e86:	f108 0801 	add.w	r8, r8, #1
 8005e8a:	68e3      	ldr	r3, [r4, #12]
 8005e8c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005e8e:	1a5b      	subs	r3, r3, r1
 8005e90:	4543      	cmp	r3, r8
 8005e92:	dcf0      	bgt.n	8005e76 <_printf_float+0x42e>
 8005e94:	e6fd      	b.n	8005c92 <_printf_float+0x24a>
 8005e96:	f04f 0800 	mov.w	r8, #0
 8005e9a:	f104 0919 	add.w	r9, r4, #25
 8005e9e:	e7f4      	b.n	8005e8a <_printf_float+0x442>

08005ea0 <_printf_common>:
 8005ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea4:	4616      	mov	r6, r2
 8005ea6:	4698      	mov	r8, r3
 8005ea8:	688a      	ldr	r2, [r1, #8]
 8005eaa:	690b      	ldr	r3, [r1, #16]
 8005eac:	4607      	mov	r7, r0
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	bfb8      	it	lt
 8005eb2:	4613      	movlt	r3, r2
 8005eb4:	6033      	str	r3, [r6, #0]
 8005eb6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005eba:	460c      	mov	r4, r1
 8005ebc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ec0:	b10a      	cbz	r2, 8005ec6 <_printf_common+0x26>
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	6033      	str	r3, [r6, #0]
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	0699      	lsls	r1, r3, #26
 8005eca:	bf42      	ittt	mi
 8005ecc:	6833      	ldrmi	r3, [r6, #0]
 8005ece:	3302      	addmi	r3, #2
 8005ed0:	6033      	strmi	r3, [r6, #0]
 8005ed2:	6825      	ldr	r5, [r4, #0]
 8005ed4:	f015 0506 	ands.w	r5, r5, #6
 8005ed8:	d106      	bne.n	8005ee8 <_printf_common+0x48>
 8005eda:	f104 0a19 	add.w	sl, r4, #25
 8005ede:	68e3      	ldr	r3, [r4, #12]
 8005ee0:	6832      	ldr	r2, [r6, #0]
 8005ee2:	1a9b      	subs	r3, r3, r2
 8005ee4:	42ab      	cmp	r3, r5
 8005ee6:	dc2b      	bgt.n	8005f40 <_printf_common+0xa0>
 8005ee8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005eec:	6822      	ldr	r2, [r4, #0]
 8005eee:	3b00      	subs	r3, #0
 8005ef0:	bf18      	it	ne
 8005ef2:	2301      	movne	r3, #1
 8005ef4:	0692      	lsls	r2, r2, #26
 8005ef6:	d430      	bmi.n	8005f5a <_printf_common+0xba>
 8005ef8:	4641      	mov	r1, r8
 8005efa:	4638      	mov	r0, r7
 8005efc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f00:	47c8      	blx	r9
 8005f02:	3001      	adds	r0, #1
 8005f04:	d023      	beq.n	8005f4e <_printf_common+0xae>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	6922      	ldr	r2, [r4, #16]
 8005f0a:	f003 0306 	and.w	r3, r3, #6
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	bf14      	ite	ne
 8005f12:	2500      	movne	r5, #0
 8005f14:	6833      	ldreq	r3, [r6, #0]
 8005f16:	f04f 0600 	mov.w	r6, #0
 8005f1a:	bf08      	it	eq
 8005f1c:	68e5      	ldreq	r5, [r4, #12]
 8005f1e:	f104 041a 	add.w	r4, r4, #26
 8005f22:	bf08      	it	eq
 8005f24:	1aed      	subeq	r5, r5, r3
 8005f26:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005f2a:	bf08      	it	eq
 8005f2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f30:	4293      	cmp	r3, r2
 8005f32:	bfc4      	itt	gt
 8005f34:	1a9b      	subgt	r3, r3, r2
 8005f36:	18ed      	addgt	r5, r5, r3
 8005f38:	42b5      	cmp	r5, r6
 8005f3a:	d11a      	bne.n	8005f72 <_printf_common+0xd2>
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	e008      	b.n	8005f52 <_printf_common+0xb2>
 8005f40:	2301      	movs	r3, #1
 8005f42:	4652      	mov	r2, sl
 8005f44:	4641      	mov	r1, r8
 8005f46:	4638      	mov	r0, r7
 8005f48:	47c8      	blx	r9
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	d103      	bne.n	8005f56 <_printf_common+0xb6>
 8005f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f56:	3501      	adds	r5, #1
 8005f58:	e7c1      	b.n	8005ede <_printf_common+0x3e>
 8005f5a:	2030      	movs	r0, #48	@ 0x30
 8005f5c:	18e1      	adds	r1, r4, r3
 8005f5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f62:	1c5a      	adds	r2, r3, #1
 8005f64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f68:	4422      	add	r2, r4
 8005f6a:	3302      	adds	r3, #2
 8005f6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f70:	e7c2      	b.n	8005ef8 <_printf_common+0x58>
 8005f72:	2301      	movs	r3, #1
 8005f74:	4622      	mov	r2, r4
 8005f76:	4641      	mov	r1, r8
 8005f78:	4638      	mov	r0, r7
 8005f7a:	47c8      	blx	r9
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	d0e6      	beq.n	8005f4e <_printf_common+0xae>
 8005f80:	3601      	adds	r6, #1
 8005f82:	e7d9      	b.n	8005f38 <_printf_common+0x98>

08005f84 <_printf_i>:
 8005f84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f88:	7e0f      	ldrb	r7, [r1, #24]
 8005f8a:	4691      	mov	r9, r2
 8005f8c:	2f78      	cmp	r7, #120	@ 0x78
 8005f8e:	4680      	mov	r8, r0
 8005f90:	460c      	mov	r4, r1
 8005f92:	469a      	mov	sl, r3
 8005f94:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f9a:	d807      	bhi.n	8005fac <_printf_i+0x28>
 8005f9c:	2f62      	cmp	r7, #98	@ 0x62
 8005f9e:	d80a      	bhi.n	8005fb6 <_printf_i+0x32>
 8005fa0:	2f00      	cmp	r7, #0
 8005fa2:	f000 80d1 	beq.w	8006148 <_printf_i+0x1c4>
 8005fa6:	2f58      	cmp	r7, #88	@ 0x58
 8005fa8:	f000 80b8 	beq.w	800611c <_printf_i+0x198>
 8005fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fb4:	e03a      	b.n	800602c <_printf_i+0xa8>
 8005fb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fba:	2b15      	cmp	r3, #21
 8005fbc:	d8f6      	bhi.n	8005fac <_printf_i+0x28>
 8005fbe:	a101      	add	r1, pc, #4	@ (adr r1, 8005fc4 <_printf_i+0x40>)
 8005fc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fc4:	0800601d 	.word	0x0800601d
 8005fc8:	08006031 	.word	0x08006031
 8005fcc:	08005fad 	.word	0x08005fad
 8005fd0:	08005fad 	.word	0x08005fad
 8005fd4:	08005fad 	.word	0x08005fad
 8005fd8:	08005fad 	.word	0x08005fad
 8005fdc:	08006031 	.word	0x08006031
 8005fe0:	08005fad 	.word	0x08005fad
 8005fe4:	08005fad 	.word	0x08005fad
 8005fe8:	08005fad 	.word	0x08005fad
 8005fec:	08005fad 	.word	0x08005fad
 8005ff0:	0800612f 	.word	0x0800612f
 8005ff4:	0800605b 	.word	0x0800605b
 8005ff8:	080060e9 	.word	0x080060e9
 8005ffc:	08005fad 	.word	0x08005fad
 8006000:	08005fad 	.word	0x08005fad
 8006004:	08006151 	.word	0x08006151
 8006008:	08005fad 	.word	0x08005fad
 800600c:	0800605b 	.word	0x0800605b
 8006010:	08005fad 	.word	0x08005fad
 8006014:	08005fad 	.word	0x08005fad
 8006018:	080060f1 	.word	0x080060f1
 800601c:	6833      	ldr	r3, [r6, #0]
 800601e:	1d1a      	adds	r2, r3, #4
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	6032      	str	r2, [r6, #0]
 8006024:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006028:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800602c:	2301      	movs	r3, #1
 800602e:	e09c      	b.n	800616a <_printf_i+0x1e6>
 8006030:	6833      	ldr	r3, [r6, #0]
 8006032:	6820      	ldr	r0, [r4, #0]
 8006034:	1d19      	adds	r1, r3, #4
 8006036:	6031      	str	r1, [r6, #0]
 8006038:	0606      	lsls	r6, r0, #24
 800603a:	d501      	bpl.n	8006040 <_printf_i+0xbc>
 800603c:	681d      	ldr	r5, [r3, #0]
 800603e:	e003      	b.n	8006048 <_printf_i+0xc4>
 8006040:	0645      	lsls	r5, r0, #25
 8006042:	d5fb      	bpl.n	800603c <_printf_i+0xb8>
 8006044:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006048:	2d00      	cmp	r5, #0
 800604a:	da03      	bge.n	8006054 <_printf_i+0xd0>
 800604c:	232d      	movs	r3, #45	@ 0x2d
 800604e:	426d      	negs	r5, r5
 8006050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006054:	230a      	movs	r3, #10
 8006056:	4858      	ldr	r0, [pc, #352]	@ (80061b8 <_printf_i+0x234>)
 8006058:	e011      	b.n	800607e <_printf_i+0xfa>
 800605a:	6821      	ldr	r1, [r4, #0]
 800605c:	6833      	ldr	r3, [r6, #0]
 800605e:	0608      	lsls	r0, r1, #24
 8006060:	f853 5b04 	ldr.w	r5, [r3], #4
 8006064:	d402      	bmi.n	800606c <_printf_i+0xe8>
 8006066:	0649      	lsls	r1, r1, #25
 8006068:	bf48      	it	mi
 800606a:	b2ad      	uxthmi	r5, r5
 800606c:	2f6f      	cmp	r7, #111	@ 0x6f
 800606e:	6033      	str	r3, [r6, #0]
 8006070:	bf14      	ite	ne
 8006072:	230a      	movne	r3, #10
 8006074:	2308      	moveq	r3, #8
 8006076:	4850      	ldr	r0, [pc, #320]	@ (80061b8 <_printf_i+0x234>)
 8006078:	2100      	movs	r1, #0
 800607a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800607e:	6866      	ldr	r6, [r4, #4]
 8006080:	2e00      	cmp	r6, #0
 8006082:	60a6      	str	r6, [r4, #8]
 8006084:	db05      	blt.n	8006092 <_printf_i+0x10e>
 8006086:	6821      	ldr	r1, [r4, #0]
 8006088:	432e      	orrs	r6, r5
 800608a:	f021 0104 	bic.w	r1, r1, #4
 800608e:	6021      	str	r1, [r4, #0]
 8006090:	d04b      	beq.n	800612a <_printf_i+0x1a6>
 8006092:	4616      	mov	r6, r2
 8006094:	fbb5 f1f3 	udiv	r1, r5, r3
 8006098:	fb03 5711 	mls	r7, r3, r1, r5
 800609c:	5dc7      	ldrb	r7, [r0, r7]
 800609e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060a2:	462f      	mov	r7, r5
 80060a4:	42bb      	cmp	r3, r7
 80060a6:	460d      	mov	r5, r1
 80060a8:	d9f4      	bls.n	8006094 <_printf_i+0x110>
 80060aa:	2b08      	cmp	r3, #8
 80060ac:	d10b      	bne.n	80060c6 <_printf_i+0x142>
 80060ae:	6823      	ldr	r3, [r4, #0]
 80060b0:	07df      	lsls	r7, r3, #31
 80060b2:	d508      	bpl.n	80060c6 <_printf_i+0x142>
 80060b4:	6923      	ldr	r3, [r4, #16]
 80060b6:	6861      	ldr	r1, [r4, #4]
 80060b8:	4299      	cmp	r1, r3
 80060ba:	bfde      	ittt	le
 80060bc:	2330      	movle	r3, #48	@ 0x30
 80060be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060c6:	1b92      	subs	r2, r2, r6
 80060c8:	6122      	str	r2, [r4, #16]
 80060ca:	464b      	mov	r3, r9
 80060cc:	4621      	mov	r1, r4
 80060ce:	4640      	mov	r0, r8
 80060d0:	f8cd a000 	str.w	sl, [sp]
 80060d4:	aa03      	add	r2, sp, #12
 80060d6:	f7ff fee3 	bl	8005ea0 <_printf_common>
 80060da:	3001      	adds	r0, #1
 80060dc:	d14a      	bne.n	8006174 <_printf_i+0x1f0>
 80060de:	f04f 30ff 	mov.w	r0, #4294967295
 80060e2:	b004      	add	sp, #16
 80060e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	f043 0320 	orr.w	r3, r3, #32
 80060ee:	6023      	str	r3, [r4, #0]
 80060f0:	2778      	movs	r7, #120	@ 0x78
 80060f2:	4832      	ldr	r0, [pc, #200]	@ (80061bc <_printf_i+0x238>)
 80060f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060f8:	6823      	ldr	r3, [r4, #0]
 80060fa:	6831      	ldr	r1, [r6, #0]
 80060fc:	061f      	lsls	r7, r3, #24
 80060fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8006102:	d402      	bmi.n	800610a <_printf_i+0x186>
 8006104:	065f      	lsls	r7, r3, #25
 8006106:	bf48      	it	mi
 8006108:	b2ad      	uxthmi	r5, r5
 800610a:	6031      	str	r1, [r6, #0]
 800610c:	07d9      	lsls	r1, r3, #31
 800610e:	bf44      	itt	mi
 8006110:	f043 0320 	orrmi.w	r3, r3, #32
 8006114:	6023      	strmi	r3, [r4, #0]
 8006116:	b11d      	cbz	r5, 8006120 <_printf_i+0x19c>
 8006118:	2310      	movs	r3, #16
 800611a:	e7ad      	b.n	8006078 <_printf_i+0xf4>
 800611c:	4826      	ldr	r0, [pc, #152]	@ (80061b8 <_printf_i+0x234>)
 800611e:	e7e9      	b.n	80060f4 <_printf_i+0x170>
 8006120:	6823      	ldr	r3, [r4, #0]
 8006122:	f023 0320 	bic.w	r3, r3, #32
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	e7f6      	b.n	8006118 <_printf_i+0x194>
 800612a:	4616      	mov	r6, r2
 800612c:	e7bd      	b.n	80060aa <_printf_i+0x126>
 800612e:	6833      	ldr	r3, [r6, #0]
 8006130:	6825      	ldr	r5, [r4, #0]
 8006132:	1d18      	adds	r0, r3, #4
 8006134:	6961      	ldr	r1, [r4, #20]
 8006136:	6030      	str	r0, [r6, #0]
 8006138:	062e      	lsls	r6, r5, #24
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	d501      	bpl.n	8006142 <_printf_i+0x1be>
 800613e:	6019      	str	r1, [r3, #0]
 8006140:	e002      	b.n	8006148 <_printf_i+0x1c4>
 8006142:	0668      	lsls	r0, r5, #25
 8006144:	d5fb      	bpl.n	800613e <_printf_i+0x1ba>
 8006146:	8019      	strh	r1, [r3, #0]
 8006148:	2300      	movs	r3, #0
 800614a:	4616      	mov	r6, r2
 800614c:	6123      	str	r3, [r4, #16]
 800614e:	e7bc      	b.n	80060ca <_printf_i+0x146>
 8006150:	6833      	ldr	r3, [r6, #0]
 8006152:	2100      	movs	r1, #0
 8006154:	1d1a      	adds	r2, r3, #4
 8006156:	6032      	str	r2, [r6, #0]
 8006158:	681e      	ldr	r6, [r3, #0]
 800615a:	6862      	ldr	r2, [r4, #4]
 800615c:	4630      	mov	r0, r6
 800615e:	f000 fbe0 	bl	8006922 <memchr>
 8006162:	b108      	cbz	r0, 8006168 <_printf_i+0x1e4>
 8006164:	1b80      	subs	r0, r0, r6
 8006166:	6060      	str	r0, [r4, #4]
 8006168:	6863      	ldr	r3, [r4, #4]
 800616a:	6123      	str	r3, [r4, #16]
 800616c:	2300      	movs	r3, #0
 800616e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006172:	e7aa      	b.n	80060ca <_printf_i+0x146>
 8006174:	4632      	mov	r2, r6
 8006176:	4649      	mov	r1, r9
 8006178:	4640      	mov	r0, r8
 800617a:	6923      	ldr	r3, [r4, #16]
 800617c:	47d0      	blx	sl
 800617e:	3001      	adds	r0, #1
 8006180:	d0ad      	beq.n	80060de <_printf_i+0x15a>
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	079b      	lsls	r3, r3, #30
 8006186:	d413      	bmi.n	80061b0 <_printf_i+0x22c>
 8006188:	68e0      	ldr	r0, [r4, #12]
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	4298      	cmp	r0, r3
 800618e:	bfb8      	it	lt
 8006190:	4618      	movlt	r0, r3
 8006192:	e7a6      	b.n	80060e2 <_printf_i+0x15e>
 8006194:	2301      	movs	r3, #1
 8006196:	4632      	mov	r2, r6
 8006198:	4649      	mov	r1, r9
 800619a:	4640      	mov	r0, r8
 800619c:	47d0      	blx	sl
 800619e:	3001      	adds	r0, #1
 80061a0:	d09d      	beq.n	80060de <_printf_i+0x15a>
 80061a2:	3501      	adds	r5, #1
 80061a4:	68e3      	ldr	r3, [r4, #12]
 80061a6:	9903      	ldr	r1, [sp, #12]
 80061a8:	1a5b      	subs	r3, r3, r1
 80061aa:	42ab      	cmp	r3, r5
 80061ac:	dcf2      	bgt.n	8006194 <_printf_i+0x210>
 80061ae:	e7eb      	b.n	8006188 <_printf_i+0x204>
 80061b0:	2500      	movs	r5, #0
 80061b2:	f104 0619 	add.w	r6, r4, #25
 80061b6:	e7f5      	b.n	80061a4 <_printf_i+0x220>
 80061b8:	0800a040 	.word	0x0800a040
 80061bc:	0800a051 	.word	0x0800a051

080061c0 <_scanf_float>:
 80061c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c4:	b087      	sub	sp, #28
 80061c6:	9303      	str	r3, [sp, #12]
 80061c8:	688b      	ldr	r3, [r1, #8]
 80061ca:	4691      	mov	r9, r2
 80061cc:	1e5a      	subs	r2, r3, #1
 80061ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80061d2:	bf82      	ittt	hi
 80061d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80061d8:	eb03 0b05 	addhi.w	fp, r3, r5
 80061dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80061e0:	460a      	mov	r2, r1
 80061e2:	f04f 0500 	mov.w	r5, #0
 80061e6:	bf88      	it	hi
 80061e8:	608b      	strhi	r3, [r1, #8]
 80061ea:	680b      	ldr	r3, [r1, #0]
 80061ec:	4680      	mov	r8, r0
 80061ee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80061f2:	f842 3b1c 	str.w	r3, [r2], #28
 80061f6:	460c      	mov	r4, r1
 80061f8:	bf98      	it	ls
 80061fa:	f04f 0b00 	movls.w	fp, #0
 80061fe:	4616      	mov	r6, r2
 8006200:	46aa      	mov	sl, r5
 8006202:	462f      	mov	r7, r5
 8006204:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006208:	9201      	str	r2, [sp, #4]
 800620a:	9502      	str	r5, [sp, #8]
 800620c:	68a2      	ldr	r2, [r4, #8]
 800620e:	b15a      	cbz	r2, 8006228 <_scanf_float+0x68>
 8006210:	f8d9 3000 	ldr.w	r3, [r9]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	2b4e      	cmp	r3, #78	@ 0x4e
 8006218:	d862      	bhi.n	80062e0 <_scanf_float+0x120>
 800621a:	2b40      	cmp	r3, #64	@ 0x40
 800621c:	d83a      	bhi.n	8006294 <_scanf_float+0xd4>
 800621e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006222:	b2c8      	uxtb	r0, r1
 8006224:	280e      	cmp	r0, #14
 8006226:	d938      	bls.n	800629a <_scanf_float+0xda>
 8006228:	b11f      	cbz	r7, 8006232 <_scanf_float+0x72>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006236:	f1ba 0f01 	cmp.w	sl, #1
 800623a:	f200 8114 	bhi.w	8006466 <_scanf_float+0x2a6>
 800623e:	9b01      	ldr	r3, [sp, #4]
 8006240:	429e      	cmp	r6, r3
 8006242:	f200 8105 	bhi.w	8006450 <_scanf_float+0x290>
 8006246:	2001      	movs	r0, #1
 8006248:	b007      	add	sp, #28
 800624a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006252:	2a0d      	cmp	r2, #13
 8006254:	d8e8      	bhi.n	8006228 <_scanf_float+0x68>
 8006256:	a101      	add	r1, pc, #4	@ (adr r1, 800625c <_scanf_float+0x9c>)
 8006258:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800625c:	080063a5 	.word	0x080063a5
 8006260:	08006229 	.word	0x08006229
 8006264:	08006229 	.word	0x08006229
 8006268:	08006229 	.word	0x08006229
 800626c:	08006401 	.word	0x08006401
 8006270:	080063db 	.word	0x080063db
 8006274:	08006229 	.word	0x08006229
 8006278:	08006229 	.word	0x08006229
 800627c:	080063b3 	.word	0x080063b3
 8006280:	08006229 	.word	0x08006229
 8006284:	08006229 	.word	0x08006229
 8006288:	08006229 	.word	0x08006229
 800628c:	08006229 	.word	0x08006229
 8006290:	0800636f 	.word	0x0800636f
 8006294:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006298:	e7db      	b.n	8006252 <_scanf_float+0x92>
 800629a:	290e      	cmp	r1, #14
 800629c:	d8c4      	bhi.n	8006228 <_scanf_float+0x68>
 800629e:	a001      	add	r0, pc, #4	@ (adr r0, 80062a4 <_scanf_float+0xe4>)
 80062a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80062a4:	0800635f 	.word	0x0800635f
 80062a8:	08006229 	.word	0x08006229
 80062ac:	0800635f 	.word	0x0800635f
 80062b0:	080063ef 	.word	0x080063ef
 80062b4:	08006229 	.word	0x08006229
 80062b8:	08006301 	.word	0x08006301
 80062bc:	08006345 	.word	0x08006345
 80062c0:	08006345 	.word	0x08006345
 80062c4:	08006345 	.word	0x08006345
 80062c8:	08006345 	.word	0x08006345
 80062cc:	08006345 	.word	0x08006345
 80062d0:	08006345 	.word	0x08006345
 80062d4:	08006345 	.word	0x08006345
 80062d8:	08006345 	.word	0x08006345
 80062dc:	08006345 	.word	0x08006345
 80062e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80062e2:	d809      	bhi.n	80062f8 <_scanf_float+0x138>
 80062e4:	2b60      	cmp	r3, #96	@ 0x60
 80062e6:	d8b2      	bhi.n	800624e <_scanf_float+0x8e>
 80062e8:	2b54      	cmp	r3, #84	@ 0x54
 80062ea:	d07b      	beq.n	80063e4 <_scanf_float+0x224>
 80062ec:	2b59      	cmp	r3, #89	@ 0x59
 80062ee:	d19b      	bne.n	8006228 <_scanf_float+0x68>
 80062f0:	2d07      	cmp	r5, #7
 80062f2:	d199      	bne.n	8006228 <_scanf_float+0x68>
 80062f4:	2508      	movs	r5, #8
 80062f6:	e02f      	b.n	8006358 <_scanf_float+0x198>
 80062f8:	2b74      	cmp	r3, #116	@ 0x74
 80062fa:	d073      	beq.n	80063e4 <_scanf_float+0x224>
 80062fc:	2b79      	cmp	r3, #121	@ 0x79
 80062fe:	e7f6      	b.n	80062ee <_scanf_float+0x12e>
 8006300:	6821      	ldr	r1, [r4, #0]
 8006302:	05c8      	lsls	r0, r1, #23
 8006304:	d51e      	bpl.n	8006344 <_scanf_float+0x184>
 8006306:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800630a:	6021      	str	r1, [r4, #0]
 800630c:	3701      	adds	r7, #1
 800630e:	f1bb 0f00 	cmp.w	fp, #0
 8006312:	d003      	beq.n	800631c <_scanf_float+0x15c>
 8006314:	3201      	adds	r2, #1
 8006316:	f10b 3bff 	add.w	fp, fp, #4294967295
 800631a:	60a2      	str	r2, [r4, #8]
 800631c:	68a3      	ldr	r3, [r4, #8]
 800631e:	3b01      	subs	r3, #1
 8006320:	60a3      	str	r3, [r4, #8]
 8006322:	6923      	ldr	r3, [r4, #16]
 8006324:	3301      	adds	r3, #1
 8006326:	6123      	str	r3, [r4, #16]
 8006328:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800632c:	3b01      	subs	r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	f8c9 3004 	str.w	r3, [r9, #4]
 8006334:	f340 8083 	ble.w	800643e <_scanf_float+0x27e>
 8006338:	f8d9 3000 	ldr.w	r3, [r9]
 800633c:	3301      	adds	r3, #1
 800633e:	f8c9 3000 	str.w	r3, [r9]
 8006342:	e763      	b.n	800620c <_scanf_float+0x4c>
 8006344:	eb1a 0105 	adds.w	r1, sl, r5
 8006348:	f47f af6e 	bne.w	8006228 <_scanf_float+0x68>
 800634c:	460d      	mov	r5, r1
 800634e:	468a      	mov	sl, r1
 8006350:	6822      	ldr	r2, [r4, #0]
 8006352:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006356:	6022      	str	r2, [r4, #0]
 8006358:	f806 3b01 	strb.w	r3, [r6], #1
 800635c:	e7de      	b.n	800631c <_scanf_float+0x15c>
 800635e:	6822      	ldr	r2, [r4, #0]
 8006360:	0610      	lsls	r0, r2, #24
 8006362:	f57f af61 	bpl.w	8006228 <_scanf_float+0x68>
 8006366:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800636a:	6022      	str	r2, [r4, #0]
 800636c:	e7f4      	b.n	8006358 <_scanf_float+0x198>
 800636e:	f1ba 0f00 	cmp.w	sl, #0
 8006372:	d10c      	bne.n	800638e <_scanf_float+0x1ce>
 8006374:	b977      	cbnz	r7, 8006394 <_scanf_float+0x1d4>
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800637c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006380:	d108      	bne.n	8006394 <_scanf_float+0x1d4>
 8006382:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006386:	f04f 0a01 	mov.w	sl, #1
 800638a:	6022      	str	r2, [r4, #0]
 800638c:	e7e4      	b.n	8006358 <_scanf_float+0x198>
 800638e:	f1ba 0f02 	cmp.w	sl, #2
 8006392:	d051      	beq.n	8006438 <_scanf_float+0x278>
 8006394:	2d01      	cmp	r5, #1
 8006396:	d002      	beq.n	800639e <_scanf_float+0x1de>
 8006398:	2d04      	cmp	r5, #4
 800639a:	f47f af45 	bne.w	8006228 <_scanf_float+0x68>
 800639e:	3501      	adds	r5, #1
 80063a0:	b2ed      	uxtb	r5, r5
 80063a2:	e7d9      	b.n	8006358 <_scanf_float+0x198>
 80063a4:	f1ba 0f01 	cmp.w	sl, #1
 80063a8:	f47f af3e 	bne.w	8006228 <_scanf_float+0x68>
 80063ac:	f04f 0a02 	mov.w	sl, #2
 80063b0:	e7d2      	b.n	8006358 <_scanf_float+0x198>
 80063b2:	b975      	cbnz	r5, 80063d2 <_scanf_float+0x212>
 80063b4:	2f00      	cmp	r7, #0
 80063b6:	f47f af38 	bne.w	800622a <_scanf_float+0x6a>
 80063ba:	6822      	ldr	r2, [r4, #0]
 80063bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80063c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80063c4:	f040 80ff 	bne.w	80065c6 <_scanf_float+0x406>
 80063c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80063cc:	2501      	movs	r5, #1
 80063ce:	6022      	str	r2, [r4, #0]
 80063d0:	e7c2      	b.n	8006358 <_scanf_float+0x198>
 80063d2:	2d03      	cmp	r5, #3
 80063d4:	d0e3      	beq.n	800639e <_scanf_float+0x1de>
 80063d6:	2d05      	cmp	r5, #5
 80063d8:	e7df      	b.n	800639a <_scanf_float+0x1da>
 80063da:	2d02      	cmp	r5, #2
 80063dc:	f47f af24 	bne.w	8006228 <_scanf_float+0x68>
 80063e0:	2503      	movs	r5, #3
 80063e2:	e7b9      	b.n	8006358 <_scanf_float+0x198>
 80063e4:	2d06      	cmp	r5, #6
 80063e6:	f47f af1f 	bne.w	8006228 <_scanf_float+0x68>
 80063ea:	2507      	movs	r5, #7
 80063ec:	e7b4      	b.n	8006358 <_scanf_float+0x198>
 80063ee:	6822      	ldr	r2, [r4, #0]
 80063f0:	0591      	lsls	r1, r2, #22
 80063f2:	f57f af19 	bpl.w	8006228 <_scanf_float+0x68>
 80063f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80063fa:	6022      	str	r2, [r4, #0]
 80063fc:	9702      	str	r7, [sp, #8]
 80063fe:	e7ab      	b.n	8006358 <_scanf_float+0x198>
 8006400:	6822      	ldr	r2, [r4, #0]
 8006402:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006406:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800640a:	d005      	beq.n	8006418 <_scanf_float+0x258>
 800640c:	0550      	lsls	r0, r2, #21
 800640e:	f57f af0b 	bpl.w	8006228 <_scanf_float+0x68>
 8006412:	2f00      	cmp	r7, #0
 8006414:	f000 80d7 	beq.w	80065c6 <_scanf_float+0x406>
 8006418:	0591      	lsls	r1, r2, #22
 800641a:	bf58      	it	pl
 800641c:	9902      	ldrpl	r1, [sp, #8]
 800641e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006422:	bf58      	it	pl
 8006424:	1a79      	subpl	r1, r7, r1
 8006426:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800642a:	f04f 0700 	mov.w	r7, #0
 800642e:	bf58      	it	pl
 8006430:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006434:	6022      	str	r2, [r4, #0]
 8006436:	e78f      	b.n	8006358 <_scanf_float+0x198>
 8006438:	f04f 0a03 	mov.w	sl, #3
 800643c:	e78c      	b.n	8006358 <_scanf_float+0x198>
 800643e:	4649      	mov	r1, r9
 8006440:	4640      	mov	r0, r8
 8006442:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006446:	4798      	blx	r3
 8006448:	2800      	cmp	r0, #0
 800644a:	f43f aedf 	beq.w	800620c <_scanf_float+0x4c>
 800644e:	e6eb      	b.n	8006228 <_scanf_float+0x68>
 8006450:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006454:	464a      	mov	r2, r9
 8006456:	4640      	mov	r0, r8
 8006458:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800645c:	4798      	blx	r3
 800645e:	6923      	ldr	r3, [r4, #16]
 8006460:	3b01      	subs	r3, #1
 8006462:	6123      	str	r3, [r4, #16]
 8006464:	e6eb      	b.n	800623e <_scanf_float+0x7e>
 8006466:	1e6b      	subs	r3, r5, #1
 8006468:	2b06      	cmp	r3, #6
 800646a:	d824      	bhi.n	80064b6 <_scanf_float+0x2f6>
 800646c:	2d02      	cmp	r5, #2
 800646e:	d836      	bhi.n	80064de <_scanf_float+0x31e>
 8006470:	9b01      	ldr	r3, [sp, #4]
 8006472:	429e      	cmp	r6, r3
 8006474:	f67f aee7 	bls.w	8006246 <_scanf_float+0x86>
 8006478:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800647c:	464a      	mov	r2, r9
 800647e:	4640      	mov	r0, r8
 8006480:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006484:	4798      	blx	r3
 8006486:	6923      	ldr	r3, [r4, #16]
 8006488:	3b01      	subs	r3, #1
 800648a:	6123      	str	r3, [r4, #16]
 800648c:	e7f0      	b.n	8006470 <_scanf_float+0x2b0>
 800648e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006492:	464a      	mov	r2, r9
 8006494:	4640      	mov	r0, r8
 8006496:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800649a:	4798      	blx	r3
 800649c:	6923      	ldr	r3, [r4, #16]
 800649e:	3b01      	subs	r3, #1
 80064a0:	6123      	str	r3, [r4, #16]
 80064a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064a6:	fa5f fa8a 	uxtb.w	sl, sl
 80064aa:	f1ba 0f02 	cmp.w	sl, #2
 80064ae:	d1ee      	bne.n	800648e <_scanf_float+0x2ce>
 80064b0:	3d03      	subs	r5, #3
 80064b2:	b2ed      	uxtb	r5, r5
 80064b4:	1b76      	subs	r6, r6, r5
 80064b6:	6823      	ldr	r3, [r4, #0]
 80064b8:	05da      	lsls	r2, r3, #23
 80064ba:	d530      	bpl.n	800651e <_scanf_float+0x35e>
 80064bc:	055b      	lsls	r3, r3, #21
 80064be:	d511      	bpl.n	80064e4 <_scanf_float+0x324>
 80064c0:	9b01      	ldr	r3, [sp, #4]
 80064c2:	429e      	cmp	r6, r3
 80064c4:	f67f aebf 	bls.w	8006246 <_scanf_float+0x86>
 80064c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064cc:	464a      	mov	r2, r9
 80064ce:	4640      	mov	r0, r8
 80064d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80064d4:	4798      	blx	r3
 80064d6:	6923      	ldr	r3, [r4, #16]
 80064d8:	3b01      	subs	r3, #1
 80064da:	6123      	str	r3, [r4, #16]
 80064dc:	e7f0      	b.n	80064c0 <_scanf_float+0x300>
 80064de:	46aa      	mov	sl, r5
 80064e0:	46b3      	mov	fp, r6
 80064e2:	e7de      	b.n	80064a2 <_scanf_float+0x2e2>
 80064e4:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80064e8:	6923      	ldr	r3, [r4, #16]
 80064ea:	2965      	cmp	r1, #101	@ 0x65
 80064ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80064f0:	f106 35ff 	add.w	r5, r6, #4294967295
 80064f4:	6123      	str	r3, [r4, #16]
 80064f6:	d00c      	beq.n	8006512 <_scanf_float+0x352>
 80064f8:	2945      	cmp	r1, #69	@ 0x45
 80064fa:	d00a      	beq.n	8006512 <_scanf_float+0x352>
 80064fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006500:	464a      	mov	r2, r9
 8006502:	4640      	mov	r0, r8
 8006504:	4798      	blx	r3
 8006506:	6923      	ldr	r3, [r4, #16]
 8006508:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800650c:	3b01      	subs	r3, #1
 800650e:	1eb5      	subs	r5, r6, #2
 8006510:	6123      	str	r3, [r4, #16]
 8006512:	464a      	mov	r2, r9
 8006514:	4640      	mov	r0, r8
 8006516:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800651a:	4798      	blx	r3
 800651c:	462e      	mov	r6, r5
 800651e:	6822      	ldr	r2, [r4, #0]
 8006520:	f012 0210 	ands.w	r2, r2, #16
 8006524:	d001      	beq.n	800652a <_scanf_float+0x36a>
 8006526:	2000      	movs	r0, #0
 8006528:	e68e      	b.n	8006248 <_scanf_float+0x88>
 800652a:	7032      	strb	r2, [r6, #0]
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006536:	d125      	bne.n	8006584 <_scanf_float+0x3c4>
 8006538:	9b02      	ldr	r3, [sp, #8]
 800653a:	429f      	cmp	r7, r3
 800653c:	d00a      	beq.n	8006554 <_scanf_float+0x394>
 800653e:	1bda      	subs	r2, r3, r7
 8006540:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006544:	429e      	cmp	r6, r3
 8006546:	bf28      	it	cs
 8006548:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800654c:	4630      	mov	r0, r6
 800654e:	491f      	ldr	r1, [pc, #124]	@ (80065cc <_scanf_float+0x40c>)
 8006550:	f000 f902 	bl	8006758 <siprintf>
 8006554:	2200      	movs	r2, #0
 8006556:	4640      	mov	r0, r8
 8006558:	9901      	ldr	r1, [sp, #4]
 800655a:	f002 fbe9 	bl	8008d30 <_strtod_r>
 800655e:	9b03      	ldr	r3, [sp, #12]
 8006560:	6825      	ldr	r5, [r4, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f015 0f02 	tst.w	r5, #2
 8006568:	4606      	mov	r6, r0
 800656a:	460f      	mov	r7, r1
 800656c:	f103 0204 	add.w	r2, r3, #4
 8006570:	d015      	beq.n	800659e <_scanf_float+0x3de>
 8006572:	9903      	ldr	r1, [sp, #12]
 8006574:	600a      	str	r2, [r1, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	e9c3 6700 	strd	r6, r7, [r3]
 800657c:	68e3      	ldr	r3, [r4, #12]
 800657e:	3301      	adds	r3, #1
 8006580:	60e3      	str	r3, [r4, #12]
 8006582:	e7d0      	b.n	8006526 <_scanf_float+0x366>
 8006584:	9b04      	ldr	r3, [sp, #16]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d0e4      	beq.n	8006554 <_scanf_float+0x394>
 800658a:	9905      	ldr	r1, [sp, #20]
 800658c:	230a      	movs	r3, #10
 800658e:	4640      	mov	r0, r8
 8006590:	3101      	adds	r1, #1
 8006592:	f002 fc4d 	bl	8008e30 <_strtol_r>
 8006596:	9b04      	ldr	r3, [sp, #16]
 8006598:	9e05      	ldr	r6, [sp, #20]
 800659a:	1ac2      	subs	r2, r0, r3
 800659c:	e7d0      	b.n	8006540 <_scanf_float+0x380>
 800659e:	076d      	lsls	r5, r5, #29
 80065a0:	d4e7      	bmi.n	8006572 <_scanf_float+0x3b2>
 80065a2:	9d03      	ldr	r5, [sp, #12]
 80065a4:	602a      	str	r2, [r5, #0]
 80065a6:	681d      	ldr	r5, [r3, #0]
 80065a8:	4602      	mov	r2, r0
 80065aa:	460b      	mov	r3, r1
 80065ac:	f7fa fa2e 	bl	8000a0c <__aeabi_dcmpun>
 80065b0:	b120      	cbz	r0, 80065bc <_scanf_float+0x3fc>
 80065b2:	4807      	ldr	r0, [pc, #28]	@ (80065d0 <_scanf_float+0x410>)
 80065b4:	f000 f9c4 	bl	8006940 <nanf>
 80065b8:	6028      	str	r0, [r5, #0]
 80065ba:	e7df      	b.n	800657c <_scanf_float+0x3bc>
 80065bc:	4630      	mov	r0, r6
 80065be:	4639      	mov	r1, r7
 80065c0:	f7fa fa82 	bl	8000ac8 <__aeabi_d2f>
 80065c4:	e7f8      	b.n	80065b8 <_scanf_float+0x3f8>
 80065c6:	2700      	movs	r7, #0
 80065c8:	e633      	b.n	8006232 <_scanf_float+0x72>
 80065ca:	bf00      	nop
 80065cc:	0800a062 	.word	0x0800a062
 80065d0:	0800a1a3 	.word	0x0800a1a3

080065d4 <std>:
 80065d4:	2300      	movs	r3, #0
 80065d6:	b510      	push	{r4, lr}
 80065d8:	4604      	mov	r4, r0
 80065da:	e9c0 3300 	strd	r3, r3, [r0]
 80065de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065e2:	6083      	str	r3, [r0, #8]
 80065e4:	8181      	strh	r1, [r0, #12]
 80065e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80065e8:	81c2      	strh	r2, [r0, #14]
 80065ea:	6183      	str	r3, [r0, #24]
 80065ec:	4619      	mov	r1, r3
 80065ee:	2208      	movs	r2, #8
 80065f0:	305c      	adds	r0, #92	@ 0x5c
 80065f2:	f000 f916 	bl	8006822 <memset>
 80065f6:	4b0d      	ldr	r3, [pc, #52]	@ (800662c <std+0x58>)
 80065f8:	6224      	str	r4, [r4, #32]
 80065fa:	6263      	str	r3, [r4, #36]	@ 0x24
 80065fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006630 <std+0x5c>)
 80065fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006600:	4b0c      	ldr	r3, [pc, #48]	@ (8006634 <std+0x60>)
 8006602:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006604:	4b0c      	ldr	r3, [pc, #48]	@ (8006638 <std+0x64>)
 8006606:	6323      	str	r3, [r4, #48]	@ 0x30
 8006608:	4b0c      	ldr	r3, [pc, #48]	@ (800663c <std+0x68>)
 800660a:	429c      	cmp	r4, r3
 800660c:	d006      	beq.n	800661c <std+0x48>
 800660e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006612:	4294      	cmp	r4, r2
 8006614:	d002      	beq.n	800661c <std+0x48>
 8006616:	33d0      	adds	r3, #208	@ 0xd0
 8006618:	429c      	cmp	r4, r3
 800661a:	d105      	bne.n	8006628 <std+0x54>
 800661c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006624:	f000 b97a 	b.w	800691c <__retarget_lock_init_recursive>
 8006628:	bd10      	pop	{r4, pc}
 800662a:	bf00      	nop
 800662c:	0800679d 	.word	0x0800679d
 8006630:	080067bf 	.word	0x080067bf
 8006634:	080067f7 	.word	0x080067f7
 8006638:	0800681b 	.word	0x0800681b
 800663c:	200002a4 	.word	0x200002a4

08006640 <stdio_exit_handler>:
 8006640:	4a02      	ldr	r2, [pc, #8]	@ (800664c <stdio_exit_handler+0xc>)
 8006642:	4903      	ldr	r1, [pc, #12]	@ (8006650 <stdio_exit_handler+0x10>)
 8006644:	4803      	ldr	r0, [pc, #12]	@ (8006654 <stdio_exit_handler+0x14>)
 8006646:	f000 b869 	b.w	800671c <_fwalk_sglue>
 800664a:	bf00      	nop
 800664c:	20000010 	.word	0x20000010
 8006650:	080091e5 	.word	0x080091e5
 8006654:	20000020 	.word	0x20000020

08006658 <cleanup_stdio>:
 8006658:	6841      	ldr	r1, [r0, #4]
 800665a:	4b0c      	ldr	r3, [pc, #48]	@ (800668c <cleanup_stdio+0x34>)
 800665c:	b510      	push	{r4, lr}
 800665e:	4299      	cmp	r1, r3
 8006660:	4604      	mov	r4, r0
 8006662:	d001      	beq.n	8006668 <cleanup_stdio+0x10>
 8006664:	f002 fdbe 	bl	80091e4 <_fflush_r>
 8006668:	68a1      	ldr	r1, [r4, #8]
 800666a:	4b09      	ldr	r3, [pc, #36]	@ (8006690 <cleanup_stdio+0x38>)
 800666c:	4299      	cmp	r1, r3
 800666e:	d002      	beq.n	8006676 <cleanup_stdio+0x1e>
 8006670:	4620      	mov	r0, r4
 8006672:	f002 fdb7 	bl	80091e4 <_fflush_r>
 8006676:	68e1      	ldr	r1, [r4, #12]
 8006678:	4b06      	ldr	r3, [pc, #24]	@ (8006694 <cleanup_stdio+0x3c>)
 800667a:	4299      	cmp	r1, r3
 800667c:	d004      	beq.n	8006688 <cleanup_stdio+0x30>
 800667e:	4620      	mov	r0, r4
 8006680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006684:	f002 bdae 	b.w	80091e4 <_fflush_r>
 8006688:	bd10      	pop	{r4, pc}
 800668a:	bf00      	nop
 800668c:	200002a4 	.word	0x200002a4
 8006690:	2000030c 	.word	0x2000030c
 8006694:	20000374 	.word	0x20000374

08006698 <global_stdio_init.part.0>:
 8006698:	b510      	push	{r4, lr}
 800669a:	4b0b      	ldr	r3, [pc, #44]	@ (80066c8 <global_stdio_init.part.0+0x30>)
 800669c:	4c0b      	ldr	r4, [pc, #44]	@ (80066cc <global_stdio_init.part.0+0x34>)
 800669e:	4a0c      	ldr	r2, [pc, #48]	@ (80066d0 <global_stdio_init.part.0+0x38>)
 80066a0:	4620      	mov	r0, r4
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	2104      	movs	r1, #4
 80066a6:	2200      	movs	r2, #0
 80066a8:	f7ff ff94 	bl	80065d4 <std>
 80066ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80066b0:	2201      	movs	r2, #1
 80066b2:	2109      	movs	r1, #9
 80066b4:	f7ff ff8e 	bl	80065d4 <std>
 80066b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80066bc:	2202      	movs	r2, #2
 80066be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c2:	2112      	movs	r1, #18
 80066c4:	f7ff bf86 	b.w	80065d4 <std>
 80066c8:	200003dc 	.word	0x200003dc
 80066cc:	200002a4 	.word	0x200002a4
 80066d0:	08006641 	.word	0x08006641

080066d4 <__sfp_lock_acquire>:
 80066d4:	4801      	ldr	r0, [pc, #4]	@ (80066dc <__sfp_lock_acquire+0x8>)
 80066d6:	f000 b922 	b.w	800691e <__retarget_lock_acquire_recursive>
 80066da:	bf00      	nop
 80066dc:	200003e5 	.word	0x200003e5

080066e0 <__sfp_lock_release>:
 80066e0:	4801      	ldr	r0, [pc, #4]	@ (80066e8 <__sfp_lock_release+0x8>)
 80066e2:	f000 b91d 	b.w	8006920 <__retarget_lock_release_recursive>
 80066e6:	bf00      	nop
 80066e8:	200003e5 	.word	0x200003e5

080066ec <__sinit>:
 80066ec:	b510      	push	{r4, lr}
 80066ee:	4604      	mov	r4, r0
 80066f0:	f7ff fff0 	bl	80066d4 <__sfp_lock_acquire>
 80066f4:	6a23      	ldr	r3, [r4, #32]
 80066f6:	b11b      	cbz	r3, 8006700 <__sinit+0x14>
 80066f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066fc:	f7ff bff0 	b.w	80066e0 <__sfp_lock_release>
 8006700:	4b04      	ldr	r3, [pc, #16]	@ (8006714 <__sinit+0x28>)
 8006702:	6223      	str	r3, [r4, #32]
 8006704:	4b04      	ldr	r3, [pc, #16]	@ (8006718 <__sinit+0x2c>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1f5      	bne.n	80066f8 <__sinit+0xc>
 800670c:	f7ff ffc4 	bl	8006698 <global_stdio_init.part.0>
 8006710:	e7f2      	b.n	80066f8 <__sinit+0xc>
 8006712:	bf00      	nop
 8006714:	08006659 	.word	0x08006659
 8006718:	200003dc 	.word	0x200003dc

0800671c <_fwalk_sglue>:
 800671c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006720:	4607      	mov	r7, r0
 8006722:	4688      	mov	r8, r1
 8006724:	4614      	mov	r4, r2
 8006726:	2600      	movs	r6, #0
 8006728:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800672c:	f1b9 0901 	subs.w	r9, r9, #1
 8006730:	d505      	bpl.n	800673e <_fwalk_sglue+0x22>
 8006732:	6824      	ldr	r4, [r4, #0]
 8006734:	2c00      	cmp	r4, #0
 8006736:	d1f7      	bne.n	8006728 <_fwalk_sglue+0xc>
 8006738:	4630      	mov	r0, r6
 800673a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800673e:	89ab      	ldrh	r3, [r5, #12]
 8006740:	2b01      	cmp	r3, #1
 8006742:	d907      	bls.n	8006754 <_fwalk_sglue+0x38>
 8006744:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006748:	3301      	adds	r3, #1
 800674a:	d003      	beq.n	8006754 <_fwalk_sglue+0x38>
 800674c:	4629      	mov	r1, r5
 800674e:	4638      	mov	r0, r7
 8006750:	47c0      	blx	r8
 8006752:	4306      	orrs	r6, r0
 8006754:	3568      	adds	r5, #104	@ 0x68
 8006756:	e7e9      	b.n	800672c <_fwalk_sglue+0x10>

08006758 <siprintf>:
 8006758:	b40e      	push	{r1, r2, r3}
 800675a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800675e:	b510      	push	{r4, lr}
 8006760:	2400      	movs	r4, #0
 8006762:	b09d      	sub	sp, #116	@ 0x74
 8006764:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006766:	9002      	str	r0, [sp, #8]
 8006768:	9006      	str	r0, [sp, #24]
 800676a:	9107      	str	r1, [sp, #28]
 800676c:	9104      	str	r1, [sp, #16]
 800676e:	4809      	ldr	r0, [pc, #36]	@ (8006794 <siprintf+0x3c>)
 8006770:	4909      	ldr	r1, [pc, #36]	@ (8006798 <siprintf+0x40>)
 8006772:	f853 2b04 	ldr.w	r2, [r3], #4
 8006776:	9105      	str	r1, [sp, #20]
 8006778:	6800      	ldr	r0, [r0, #0]
 800677a:	a902      	add	r1, sp, #8
 800677c:	9301      	str	r3, [sp, #4]
 800677e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006780:	f002 fbb4 	bl	8008eec <_svfiprintf_r>
 8006784:	9b02      	ldr	r3, [sp, #8]
 8006786:	701c      	strb	r4, [r3, #0]
 8006788:	b01d      	add	sp, #116	@ 0x74
 800678a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800678e:	b003      	add	sp, #12
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	2000001c 	.word	0x2000001c
 8006798:	ffff0208 	.word	0xffff0208

0800679c <__sread>:
 800679c:	b510      	push	{r4, lr}
 800679e:	460c      	mov	r4, r1
 80067a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067a4:	f000 f86c 	bl	8006880 <_read_r>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	bfab      	itete	ge
 80067ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067ae:	89a3      	ldrhlt	r3, [r4, #12]
 80067b0:	181b      	addge	r3, r3, r0
 80067b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067b6:	bfac      	ite	ge
 80067b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067ba:	81a3      	strhlt	r3, [r4, #12]
 80067bc:	bd10      	pop	{r4, pc}

080067be <__swrite>:
 80067be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067c2:	461f      	mov	r7, r3
 80067c4:	898b      	ldrh	r3, [r1, #12]
 80067c6:	4605      	mov	r5, r0
 80067c8:	05db      	lsls	r3, r3, #23
 80067ca:	460c      	mov	r4, r1
 80067cc:	4616      	mov	r6, r2
 80067ce:	d505      	bpl.n	80067dc <__swrite+0x1e>
 80067d0:	2302      	movs	r3, #2
 80067d2:	2200      	movs	r2, #0
 80067d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d8:	f000 f840 	bl	800685c <_lseek_r>
 80067dc:	89a3      	ldrh	r3, [r4, #12]
 80067de:	4632      	mov	r2, r6
 80067e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067e4:	81a3      	strh	r3, [r4, #12]
 80067e6:	4628      	mov	r0, r5
 80067e8:	463b      	mov	r3, r7
 80067ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067f2:	f000 b857 	b.w	80068a4 <_write_r>

080067f6 <__sseek>:
 80067f6:	b510      	push	{r4, lr}
 80067f8:	460c      	mov	r4, r1
 80067fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fe:	f000 f82d 	bl	800685c <_lseek_r>
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	bf15      	itete	ne
 8006808:	6560      	strne	r0, [r4, #84]	@ 0x54
 800680a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800680e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006812:	81a3      	strheq	r3, [r4, #12]
 8006814:	bf18      	it	ne
 8006816:	81a3      	strhne	r3, [r4, #12]
 8006818:	bd10      	pop	{r4, pc}

0800681a <__sclose>:
 800681a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681e:	f000 b80d 	b.w	800683c <_close_r>

08006822 <memset>:
 8006822:	4603      	mov	r3, r0
 8006824:	4402      	add	r2, r0
 8006826:	4293      	cmp	r3, r2
 8006828:	d100      	bne.n	800682c <memset+0xa>
 800682a:	4770      	bx	lr
 800682c:	f803 1b01 	strb.w	r1, [r3], #1
 8006830:	e7f9      	b.n	8006826 <memset+0x4>
	...

08006834 <_localeconv_r>:
 8006834:	4800      	ldr	r0, [pc, #0]	@ (8006838 <_localeconv_r+0x4>)
 8006836:	4770      	bx	lr
 8006838:	2000015c 	.word	0x2000015c

0800683c <_close_r>:
 800683c:	b538      	push	{r3, r4, r5, lr}
 800683e:	2300      	movs	r3, #0
 8006840:	4d05      	ldr	r5, [pc, #20]	@ (8006858 <_close_r+0x1c>)
 8006842:	4604      	mov	r4, r0
 8006844:	4608      	mov	r0, r1
 8006846:	602b      	str	r3, [r5, #0]
 8006848:	f7fa ff0f 	bl	800166a <_close>
 800684c:	1c43      	adds	r3, r0, #1
 800684e:	d102      	bne.n	8006856 <_close_r+0x1a>
 8006850:	682b      	ldr	r3, [r5, #0]
 8006852:	b103      	cbz	r3, 8006856 <_close_r+0x1a>
 8006854:	6023      	str	r3, [r4, #0]
 8006856:	bd38      	pop	{r3, r4, r5, pc}
 8006858:	200003e0 	.word	0x200003e0

0800685c <_lseek_r>:
 800685c:	b538      	push	{r3, r4, r5, lr}
 800685e:	4604      	mov	r4, r0
 8006860:	4608      	mov	r0, r1
 8006862:	4611      	mov	r1, r2
 8006864:	2200      	movs	r2, #0
 8006866:	4d05      	ldr	r5, [pc, #20]	@ (800687c <_lseek_r+0x20>)
 8006868:	602a      	str	r2, [r5, #0]
 800686a:	461a      	mov	r2, r3
 800686c:	f7fa ff21 	bl	80016b2 <_lseek>
 8006870:	1c43      	adds	r3, r0, #1
 8006872:	d102      	bne.n	800687a <_lseek_r+0x1e>
 8006874:	682b      	ldr	r3, [r5, #0]
 8006876:	b103      	cbz	r3, 800687a <_lseek_r+0x1e>
 8006878:	6023      	str	r3, [r4, #0]
 800687a:	bd38      	pop	{r3, r4, r5, pc}
 800687c:	200003e0 	.word	0x200003e0

08006880 <_read_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	4604      	mov	r4, r0
 8006884:	4608      	mov	r0, r1
 8006886:	4611      	mov	r1, r2
 8006888:	2200      	movs	r2, #0
 800688a:	4d05      	ldr	r5, [pc, #20]	@ (80068a0 <_read_r+0x20>)
 800688c:	602a      	str	r2, [r5, #0]
 800688e:	461a      	mov	r2, r3
 8006890:	f7fa feb2 	bl	80015f8 <_read>
 8006894:	1c43      	adds	r3, r0, #1
 8006896:	d102      	bne.n	800689e <_read_r+0x1e>
 8006898:	682b      	ldr	r3, [r5, #0]
 800689a:	b103      	cbz	r3, 800689e <_read_r+0x1e>
 800689c:	6023      	str	r3, [r4, #0]
 800689e:	bd38      	pop	{r3, r4, r5, pc}
 80068a0:	200003e0 	.word	0x200003e0

080068a4 <_write_r>:
 80068a4:	b538      	push	{r3, r4, r5, lr}
 80068a6:	4604      	mov	r4, r0
 80068a8:	4608      	mov	r0, r1
 80068aa:	4611      	mov	r1, r2
 80068ac:	2200      	movs	r2, #0
 80068ae:	4d05      	ldr	r5, [pc, #20]	@ (80068c4 <_write_r+0x20>)
 80068b0:	602a      	str	r2, [r5, #0]
 80068b2:	461a      	mov	r2, r3
 80068b4:	f7fa febd 	bl	8001632 <_write>
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	d102      	bne.n	80068c2 <_write_r+0x1e>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	b103      	cbz	r3, 80068c2 <_write_r+0x1e>
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	bd38      	pop	{r3, r4, r5, pc}
 80068c4:	200003e0 	.word	0x200003e0

080068c8 <__errno>:
 80068c8:	4b01      	ldr	r3, [pc, #4]	@ (80068d0 <__errno+0x8>)
 80068ca:	6818      	ldr	r0, [r3, #0]
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	2000001c 	.word	0x2000001c

080068d4 <__libc_init_array>:
 80068d4:	b570      	push	{r4, r5, r6, lr}
 80068d6:	2600      	movs	r6, #0
 80068d8:	4d0c      	ldr	r5, [pc, #48]	@ (800690c <__libc_init_array+0x38>)
 80068da:	4c0d      	ldr	r4, [pc, #52]	@ (8006910 <__libc_init_array+0x3c>)
 80068dc:	1b64      	subs	r4, r4, r5
 80068de:	10a4      	asrs	r4, r4, #2
 80068e0:	42a6      	cmp	r6, r4
 80068e2:	d109      	bne.n	80068f8 <__libc_init_array+0x24>
 80068e4:	f003 fb6a 	bl	8009fbc <_init>
 80068e8:	2600      	movs	r6, #0
 80068ea:	4d0a      	ldr	r5, [pc, #40]	@ (8006914 <__libc_init_array+0x40>)
 80068ec:	4c0a      	ldr	r4, [pc, #40]	@ (8006918 <__libc_init_array+0x44>)
 80068ee:	1b64      	subs	r4, r4, r5
 80068f0:	10a4      	asrs	r4, r4, #2
 80068f2:	42a6      	cmp	r6, r4
 80068f4:	d105      	bne.n	8006902 <__libc_init_array+0x2e>
 80068f6:	bd70      	pop	{r4, r5, r6, pc}
 80068f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80068fc:	4798      	blx	r3
 80068fe:	3601      	adds	r6, #1
 8006900:	e7ee      	b.n	80068e0 <__libc_init_array+0xc>
 8006902:	f855 3b04 	ldr.w	r3, [r5], #4
 8006906:	4798      	blx	r3
 8006908:	3601      	adds	r6, #1
 800690a:	e7f2      	b.n	80068f2 <__libc_init_array+0x1e>
 800690c:	0800a45c 	.word	0x0800a45c
 8006910:	0800a45c 	.word	0x0800a45c
 8006914:	0800a45c 	.word	0x0800a45c
 8006918:	0800a460 	.word	0x0800a460

0800691c <__retarget_lock_init_recursive>:
 800691c:	4770      	bx	lr

0800691e <__retarget_lock_acquire_recursive>:
 800691e:	4770      	bx	lr

08006920 <__retarget_lock_release_recursive>:
 8006920:	4770      	bx	lr

08006922 <memchr>:
 8006922:	4603      	mov	r3, r0
 8006924:	b510      	push	{r4, lr}
 8006926:	b2c9      	uxtb	r1, r1
 8006928:	4402      	add	r2, r0
 800692a:	4293      	cmp	r3, r2
 800692c:	4618      	mov	r0, r3
 800692e:	d101      	bne.n	8006934 <memchr+0x12>
 8006930:	2000      	movs	r0, #0
 8006932:	e003      	b.n	800693c <memchr+0x1a>
 8006934:	7804      	ldrb	r4, [r0, #0]
 8006936:	3301      	adds	r3, #1
 8006938:	428c      	cmp	r4, r1
 800693a:	d1f6      	bne.n	800692a <memchr+0x8>
 800693c:	bd10      	pop	{r4, pc}
	...

08006940 <nanf>:
 8006940:	4800      	ldr	r0, [pc, #0]	@ (8006944 <nanf+0x4>)
 8006942:	4770      	bx	lr
 8006944:	7fc00000 	.word	0x7fc00000

08006948 <quorem>:
 8006948:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694c:	6903      	ldr	r3, [r0, #16]
 800694e:	690c      	ldr	r4, [r1, #16]
 8006950:	4607      	mov	r7, r0
 8006952:	42a3      	cmp	r3, r4
 8006954:	db7e      	blt.n	8006a54 <quorem+0x10c>
 8006956:	3c01      	subs	r4, #1
 8006958:	00a3      	lsls	r3, r4, #2
 800695a:	f100 0514 	add.w	r5, r0, #20
 800695e:	f101 0814 	add.w	r8, r1, #20
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006968:	9301      	str	r3, [sp, #4]
 800696a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800696e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006972:	3301      	adds	r3, #1
 8006974:	429a      	cmp	r2, r3
 8006976:	fbb2 f6f3 	udiv	r6, r2, r3
 800697a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800697e:	d32e      	bcc.n	80069de <quorem+0x96>
 8006980:	f04f 0a00 	mov.w	sl, #0
 8006984:	46c4      	mov	ip, r8
 8006986:	46ae      	mov	lr, r5
 8006988:	46d3      	mov	fp, sl
 800698a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800698e:	b298      	uxth	r0, r3
 8006990:	fb06 a000 	mla	r0, r6, r0, sl
 8006994:	0c1b      	lsrs	r3, r3, #16
 8006996:	0c02      	lsrs	r2, r0, #16
 8006998:	fb06 2303 	mla	r3, r6, r3, r2
 800699c:	f8de 2000 	ldr.w	r2, [lr]
 80069a0:	b280      	uxth	r0, r0
 80069a2:	b292      	uxth	r2, r2
 80069a4:	1a12      	subs	r2, r2, r0
 80069a6:	445a      	add	r2, fp
 80069a8:	f8de 0000 	ldr.w	r0, [lr]
 80069ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80069b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80069ba:	b292      	uxth	r2, r2
 80069bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069c0:	45e1      	cmp	r9, ip
 80069c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80069c6:	f84e 2b04 	str.w	r2, [lr], #4
 80069ca:	d2de      	bcs.n	800698a <quorem+0x42>
 80069cc:	9b00      	ldr	r3, [sp, #0]
 80069ce:	58eb      	ldr	r3, [r5, r3]
 80069d0:	b92b      	cbnz	r3, 80069de <quorem+0x96>
 80069d2:	9b01      	ldr	r3, [sp, #4]
 80069d4:	3b04      	subs	r3, #4
 80069d6:	429d      	cmp	r5, r3
 80069d8:	461a      	mov	r2, r3
 80069da:	d32f      	bcc.n	8006a3c <quorem+0xf4>
 80069dc:	613c      	str	r4, [r7, #16]
 80069de:	4638      	mov	r0, r7
 80069e0:	f001 f9c8 	bl	8007d74 <__mcmp>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	db25      	blt.n	8006a34 <quorem+0xec>
 80069e8:	4629      	mov	r1, r5
 80069ea:	2000      	movs	r0, #0
 80069ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80069f0:	f8d1 c000 	ldr.w	ip, [r1]
 80069f4:	fa1f fe82 	uxth.w	lr, r2
 80069f8:	fa1f f38c 	uxth.w	r3, ip
 80069fc:	eba3 030e 	sub.w	r3, r3, lr
 8006a00:	4403      	add	r3, r0
 8006a02:	0c12      	lsrs	r2, r2, #16
 8006a04:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a08:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a12:	45c1      	cmp	r9, r8
 8006a14:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a18:	f841 3b04 	str.w	r3, [r1], #4
 8006a1c:	d2e6      	bcs.n	80069ec <quorem+0xa4>
 8006a1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a26:	b922      	cbnz	r2, 8006a32 <quorem+0xea>
 8006a28:	3b04      	subs	r3, #4
 8006a2a:	429d      	cmp	r5, r3
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	d30b      	bcc.n	8006a48 <quorem+0x100>
 8006a30:	613c      	str	r4, [r7, #16]
 8006a32:	3601      	adds	r6, #1
 8006a34:	4630      	mov	r0, r6
 8006a36:	b003      	add	sp, #12
 8006a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3c:	6812      	ldr	r2, [r2, #0]
 8006a3e:	3b04      	subs	r3, #4
 8006a40:	2a00      	cmp	r2, #0
 8006a42:	d1cb      	bne.n	80069dc <quorem+0x94>
 8006a44:	3c01      	subs	r4, #1
 8006a46:	e7c6      	b.n	80069d6 <quorem+0x8e>
 8006a48:	6812      	ldr	r2, [r2, #0]
 8006a4a:	3b04      	subs	r3, #4
 8006a4c:	2a00      	cmp	r2, #0
 8006a4e:	d1ef      	bne.n	8006a30 <quorem+0xe8>
 8006a50:	3c01      	subs	r4, #1
 8006a52:	e7ea      	b.n	8006a2a <quorem+0xe2>
 8006a54:	2000      	movs	r0, #0
 8006a56:	e7ee      	b.n	8006a36 <quorem+0xee>

08006a58 <_dtoa_r>:
 8006a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5c:	4614      	mov	r4, r2
 8006a5e:	461d      	mov	r5, r3
 8006a60:	69c7      	ldr	r7, [r0, #28]
 8006a62:	b097      	sub	sp, #92	@ 0x5c
 8006a64:	4681      	mov	r9, r0
 8006a66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006a6a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006a6c:	b97f      	cbnz	r7, 8006a8e <_dtoa_r+0x36>
 8006a6e:	2010      	movs	r0, #16
 8006a70:	f000 fe0e 	bl	8007690 <malloc>
 8006a74:	4602      	mov	r2, r0
 8006a76:	f8c9 001c 	str.w	r0, [r9, #28]
 8006a7a:	b920      	cbnz	r0, 8006a86 <_dtoa_r+0x2e>
 8006a7c:	21ef      	movs	r1, #239	@ 0xef
 8006a7e:	4bac      	ldr	r3, [pc, #688]	@ (8006d30 <_dtoa_r+0x2d8>)
 8006a80:	48ac      	ldr	r0, [pc, #688]	@ (8006d34 <_dtoa_r+0x2dc>)
 8006a82:	f002 fc27 	bl	80092d4 <__assert_func>
 8006a86:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a8a:	6007      	str	r7, [r0, #0]
 8006a8c:	60c7      	str	r7, [r0, #12]
 8006a8e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a92:	6819      	ldr	r1, [r3, #0]
 8006a94:	b159      	cbz	r1, 8006aae <_dtoa_r+0x56>
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4093      	lsls	r3, r2
 8006a9c:	604a      	str	r2, [r1, #4]
 8006a9e:	608b      	str	r3, [r1, #8]
 8006aa0:	4648      	mov	r0, r9
 8006aa2:	f000 feeb 	bl	800787c <_Bfree>
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006aac:	601a      	str	r2, [r3, #0]
 8006aae:	1e2b      	subs	r3, r5, #0
 8006ab0:	bfaf      	iteee	ge
 8006ab2:	2300      	movge	r3, #0
 8006ab4:	2201      	movlt	r2, #1
 8006ab6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006aba:	9307      	strlt	r3, [sp, #28]
 8006abc:	bfa8      	it	ge
 8006abe:	6033      	strge	r3, [r6, #0]
 8006ac0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006ac4:	4b9c      	ldr	r3, [pc, #624]	@ (8006d38 <_dtoa_r+0x2e0>)
 8006ac6:	bfb8      	it	lt
 8006ac8:	6032      	strlt	r2, [r6, #0]
 8006aca:	ea33 0308 	bics.w	r3, r3, r8
 8006ace:	d112      	bne.n	8006af6 <_dtoa_r+0x9e>
 8006ad0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006ad4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006ad6:	6013      	str	r3, [r2, #0]
 8006ad8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006adc:	4323      	orrs	r3, r4
 8006ade:	f000 855e 	beq.w	800759e <_dtoa_r+0xb46>
 8006ae2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ae4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006d3c <_dtoa_r+0x2e4>
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 8560 	beq.w	80075ae <_dtoa_r+0xb56>
 8006aee:	f10a 0303 	add.w	r3, sl, #3
 8006af2:	f000 bd5a 	b.w	80075aa <_dtoa_r+0xb52>
 8006af6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006afa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006afe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	f7f9 ff4f 	bl	80009a8 <__aeabi_dcmpeq>
 8006b0a:	4607      	mov	r7, r0
 8006b0c:	b158      	cbz	r0, 8006b26 <_dtoa_r+0xce>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006b12:	6013      	str	r3, [r2, #0]
 8006b14:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b16:	b113      	cbz	r3, 8006b1e <_dtoa_r+0xc6>
 8006b18:	4b89      	ldr	r3, [pc, #548]	@ (8006d40 <_dtoa_r+0x2e8>)
 8006b1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006b1c:	6013      	str	r3, [r2, #0]
 8006b1e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006d44 <_dtoa_r+0x2ec>
 8006b22:	f000 bd44 	b.w	80075ae <_dtoa_r+0xb56>
 8006b26:	ab14      	add	r3, sp, #80	@ 0x50
 8006b28:	9301      	str	r3, [sp, #4]
 8006b2a:	ab15      	add	r3, sp, #84	@ 0x54
 8006b2c:	9300      	str	r3, [sp, #0]
 8006b2e:	4648      	mov	r0, r9
 8006b30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006b34:	f001 fa36 	bl	8007fa4 <__d2b>
 8006b38:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006b3c:	9003      	str	r0, [sp, #12]
 8006b3e:	2e00      	cmp	r6, #0
 8006b40:	d078      	beq.n	8006c34 <_dtoa_r+0x1dc>
 8006b42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b48:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006b4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b50:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006b54:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b58:	9712      	str	r7, [sp, #72]	@ 0x48
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	4b7a      	ldr	r3, [pc, #488]	@ (8006d48 <_dtoa_r+0x2f0>)
 8006b60:	f7f9 fb02 	bl	8000168 <__aeabi_dsub>
 8006b64:	a36c      	add	r3, pc, #432	@ (adr r3, 8006d18 <_dtoa_r+0x2c0>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	f7f9 fcb5 	bl	80004d8 <__aeabi_dmul>
 8006b6e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006d20 <_dtoa_r+0x2c8>)
 8006b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b74:	f7f9 fafa 	bl	800016c <__adddf3>
 8006b78:	4604      	mov	r4, r0
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	460d      	mov	r5, r1
 8006b7e:	f7f9 fc41 	bl	8000404 <__aeabi_i2d>
 8006b82:	a369      	add	r3, pc, #420	@ (adr r3, 8006d28 <_dtoa_r+0x2d0>)
 8006b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b88:	f7f9 fca6 	bl	80004d8 <__aeabi_dmul>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	460b      	mov	r3, r1
 8006b90:	4620      	mov	r0, r4
 8006b92:	4629      	mov	r1, r5
 8006b94:	f7f9 faea 	bl	800016c <__adddf3>
 8006b98:	4604      	mov	r4, r0
 8006b9a:	460d      	mov	r5, r1
 8006b9c:	f7f9 ff4c 	bl	8000a38 <__aeabi_d2iz>
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	4607      	mov	r7, r0
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7f9 ff07 	bl	80009bc <__aeabi_dcmplt>
 8006bae:	b140      	cbz	r0, 8006bc2 <_dtoa_r+0x16a>
 8006bb0:	4638      	mov	r0, r7
 8006bb2:	f7f9 fc27 	bl	8000404 <__aeabi_i2d>
 8006bb6:	4622      	mov	r2, r4
 8006bb8:	462b      	mov	r3, r5
 8006bba:	f7f9 fef5 	bl	80009a8 <__aeabi_dcmpeq>
 8006bbe:	b900      	cbnz	r0, 8006bc2 <_dtoa_r+0x16a>
 8006bc0:	3f01      	subs	r7, #1
 8006bc2:	2f16      	cmp	r7, #22
 8006bc4:	d854      	bhi.n	8006c70 <_dtoa_r+0x218>
 8006bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bca:	4b60      	ldr	r3, [pc, #384]	@ (8006d4c <_dtoa_r+0x2f4>)
 8006bcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd4:	f7f9 fef2 	bl	80009bc <__aeabi_dcmplt>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d04b      	beq.n	8006c74 <_dtoa_r+0x21c>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	3f01      	subs	r7, #1
 8006be0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006be2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006be4:	1b9b      	subs	r3, r3, r6
 8006be6:	1e5a      	subs	r2, r3, #1
 8006be8:	bf49      	itett	mi
 8006bea:	f1c3 0301 	rsbmi	r3, r3, #1
 8006bee:	2300      	movpl	r3, #0
 8006bf0:	9304      	strmi	r3, [sp, #16]
 8006bf2:	2300      	movmi	r3, #0
 8006bf4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bf6:	bf54      	ite	pl
 8006bf8:	9304      	strpl	r3, [sp, #16]
 8006bfa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006bfc:	2f00      	cmp	r7, #0
 8006bfe:	db3b      	blt.n	8006c78 <_dtoa_r+0x220>
 8006c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c02:	970e      	str	r7, [sp, #56]	@ 0x38
 8006c04:	443b      	add	r3, r7
 8006c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c08:	2300      	movs	r3, #0
 8006c0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c0e:	2b09      	cmp	r3, #9
 8006c10:	d865      	bhi.n	8006cde <_dtoa_r+0x286>
 8006c12:	2b05      	cmp	r3, #5
 8006c14:	bfc4      	itt	gt
 8006c16:	3b04      	subgt	r3, #4
 8006c18:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006c1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c1c:	bfc8      	it	gt
 8006c1e:	2400      	movgt	r4, #0
 8006c20:	f1a3 0302 	sub.w	r3, r3, #2
 8006c24:	bfd8      	it	le
 8006c26:	2401      	movle	r4, #1
 8006c28:	2b03      	cmp	r3, #3
 8006c2a:	d864      	bhi.n	8006cf6 <_dtoa_r+0x29e>
 8006c2c:	e8df f003 	tbb	[pc, r3]
 8006c30:	2c385553 	.word	0x2c385553
 8006c34:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006c38:	441e      	add	r6, r3
 8006c3a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c3e:	2b20      	cmp	r3, #32
 8006c40:	bfc1      	itttt	gt
 8006c42:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c46:	fa08 f803 	lslgt.w	r8, r8, r3
 8006c4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006c4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006c52:	bfd6      	itet	le
 8006c54:	f1c3 0320 	rsble	r3, r3, #32
 8006c58:	ea48 0003 	orrgt.w	r0, r8, r3
 8006c5c:	fa04 f003 	lslle.w	r0, r4, r3
 8006c60:	f7f9 fbc0 	bl	80003e4 <__aeabi_ui2d>
 8006c64:	2201      	movs	r2, #1
 8006c66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006c6a:	3e01      	subs	r6, #1
 8006c6c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006c6e:	e774      	b.n	8006b5a <_dtoa_r+0x102>
 8006c70:	2301      	movs	r3, #1
 8006c72:	e7b5      	b.n	8006be0 <_dtoa_r+0x188>
 8006c74:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006c76:	e7b4      	b.n	8006be2 <_dtoa_r+0x18a>
 8006c78:	9b04      	ldr	r3, [sp, #16]
 8006c7a:	1bdb      	subs	r3, r3, r7
 8006c7c:	9304      	str	r3, [sp, #16]
 8006c7e:	427b      	negs	r3, r7
 8006c80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c82:	2300      	movs	r3, #0
 8006c84:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c86:	e7c1      	b.n	8006c0c <_dtoa_r+0x1b4>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c8e:	eb07 0b03 	add.w	fp, r7, r3
 8006c92:	f10b 0301 	add.w	r3, fp, #1
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	9308      	str	r3, [sp, #32]
 8006c9a:	bfb8      	it	lt
 8006c9c:	2301      	movlt	r3, #1
 8006c9e:	e006      	b.n	8006cae <_dtoa_r+0x256>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ca4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	dd28      	ble.n	8006cfc <_dtoa_r+0x2a4>
 8006caa:	469b      	mov	fp, r3
 8006cac:	9308      	str	r3, [sp, #32]
 8006cae:	2100      	movs	r1, #0
 8006cb0:	2204      	movs	r2, #4
 8006cb2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006cb6:	f102 0514 	add.w	r5, r2, #20
 8006cba:	429d      	cmp	r5, r3
 8006cbc:	d926      	bls.n	8006d0c <_dtoa_r+0x2b4>
 8006cbe:	6041      	str	r1, [r0, #4]
 8006cc0:	4648      	mov	r0, r9
 8006cc2:	f000 fd9b 	bl	80077fc <_Balloc>
 8006cc6:	4682      	mov	sl, r0
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	d143      	bne.n	8006d54 <_dtoa_r+0x2fc>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	f240 11af 	movw	r1, #431	@ 0x1af
 8006cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d50 <_dtoa_r+0x2f8>)
 8006cd4:	e6d4      	b.n	8006a80 <_dtoa_r+0x28>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	e7e3      	b.n	8006ca2 <_dtoa_r+0x24a>
 8006cda:	2300      	movs	r3, #0
 8006cdc:	e7d5      	b.n	8006c8a <_dtoa_r+0x232>
 8006cde:	2401      	movs	r4, #1
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ce4:	9320      	str	r3, [sp, #128]	@ 0x80
 8006ce6:	f04f 3bff 	mov.w	fp, #4294967295
 8006cea:	2200      	movs	r2, #0
 8006cec:	2312      	movs	r3, #18
 8006cee:	f8cd b020 	str.w	fp, [sp, #32]
 8006cf2:	9221      	str	r2, [sp, #132]	@ 0x84
 8006cf4:	e7db      	b.n	8006cae <_dtoa_r+0x256>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cfa:	e7f4      	b.n	8006ce6 <_dtoa_r+0x28e>
 8006cfc:	f04f 0b01 	mov.w	fp, #1
 8006d00:	465b      	mov	r3, fp
 8006d02:	f8cd b020 	str.w	fp, [sp, #32]
 8006d06:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006d0a:	e7d0      	b.n	8006cae <_dtoa_r+0x256>
 8006d0c:	3101      	adds	r1, #1
 8006d0e:	0052      	lsls	r2, r2, #1
 8006d10:	e7d1      	b.n	8006cb6 <_dtoa_r+0x25e>
 8006d12:	bf00      	nop
 8006d14:	f3af 8000 	nop.w
 8006d18:	636f4361 	.word	0x636f4361
 8006d1c:	3fd287a7 	.word	0x3fd287a7
 8006d20:	8b60c8b3 	.word	0x8b60c8b3
 8006d24:	3fc68a28 	.word	0x3fc68a28
 8006d28:	509f79fb 	.word	0x509f79fb
 8006d2c:	3fd34413 	.word	0x3fd34413
 8006d30:	0800a074 	.word	0x0800a074
 8006d34:	0800a08b 	.word	0x0800a08b
 8006d38:	7ff00000 	.word	0x7ff00000
 8006d3c:	0800a070 	.word	0x0800a070
 8006d40:	0800a03f 	.word	0x0800a03f
 8006d44:	0800a03e 	.word	0x0800a03e
 8006d48:	3ff80000 	.word	0x3ff80000
 8006d4c:	0800a238 	.word	0x0800a238
 8006d50:	0800a0e3 	.word	0x0800a0e3
 8006d54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d58:	6018      	str	r0, [r3, #0]
 8006d5a:	9b08      	ldr	r3, [sp, #32]
 8006d5c:	2b0e      	cmp	r3, #14
 8006d5e:	f200 80a1 	bhi.w	8006ea4 <_dtoa_r+0x44c>
 8006d62:	2c00      	cmp	r4, #0
 8006d64:	f000 809e 	beq.w	8006ea4 <_dtoa_r+0x44c>
 8006d68:	2f00      	cmp	r7, #0
 8006d6a:	dd33      	ble.n	8006dd4 <_dtoa_r+0x37c>
 8006d6c:	4b9c      	ldr	r3, [pc, #624]	@ (8006fe0 <_dtoa_r+0x588>)
 8006d6e:	f007 020f 	and.w	r2, r7, #15
 8006d72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d76:	05f8      	lsls	r0, r7, #23
 8006d78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006d7c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006d80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006d84:	d516      	bpl.n	8006db4 <_dtoa_r+0x35c>
 8006d86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d8a:	4b96      	ldr	r3, [pc, #600]	@ (8006fe4 <_dtoa_r+0x58c>)
 8006d8c:	2603      	movs	r6, #3
 8006d8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d92:	f7f9 fccb 	bl	800072c <__aeabi_ddiv>
 8006d96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d9a:	f004 040f 	and.w	r4, r4, #15
 8006d9e:	4d91      	ldr	r5, [pc, #580]	@ (8006fe4 <_dtoa_r+0x58c>)
 8006da0:	b954      	cbnz	r4, 8006db8 <_dtoa_r+0x360>
 8006da2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006da6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006daa:	f7f9 fcbf 	bl	800072c <__aeabi_ddiv>
 8006dae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006db2:	e028      	b.n	8006e06 <_dtoa_r+0x3ae>
 8006db4:	2602      	movs	r6, #2
 8006db6:	e7f2      	b.n	8006d9e <_dtoa_r+0x346>
 8006db8:	07e1      	lsls	r1, r4, #31
 8006dba:	d508      	bpl.n	8006dce <_dtoa_r+0x376>
 8006dbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006dc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dc4:	f7f9 fb88 	bl	80004d8 <__aeabi_dmul>
 8006dc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dcc:	3601      	adds	r6, #1
 8006dce:	1064      	asrs	r4, r4, #1
 8006dd0:	3508      	adds	r5, #8
 8006dd2:	e7e5      	b.n	8006da0 <_dtoa_r+0x348>
 8006dd4:	f000 80af 	beq.w	8006f36 <_dtoa_r+0x4de>
 8006dd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ddc:	427c      	negs	r4, r7
 8006dde:	4b80      	ldr	r3, [pc, #512]	@ (8006fe0 <_dtoa_r+0x588>)
 8006de0:	f004 020f 	and.w	r2, r4, #15
 8006de4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f7f9 fb74 	bl	80004d8 <__aeabi_dmul>
 8006df0:	2602      	movs	r6, #2
 8006df2:	2300      	movs	r3, #0
 8006df4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006df8:	4d7a      	ldr	r5, [pc, #488]	@ (8006fe4 <_dtoa_r+0x58c>)
 8006dfa:	1124      	asrs	r4, r4, #4
 8006dfc:	2c00      	cmp	r4, #0
 8006dfe:	f040 808f 	bne.w	8006f20 <_dtoa_r+0x4c8>
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1d3      	bne.n	8006dae <_dtoa_r+0x356>
 8006e06:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006e0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f000 8094 	beq.w	8006f3a <_dtoa_r+0x4e2>
 8006e12:	2200      	movs	r2, #0
 8006e14:	4620      	mov	r0, r4
 8006e16:	4629      	mov	r1, r5
 8006e18:	4b73      	ldr	r3, [pc, #460]	@ (8006fe8 <_dtoa_r+0x590>)
 8006e1a:	f7f9 fdcf 	bl	80009bc <__aeabi_dcmplt>
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	f000 808b 	beq.w	8006f3a <_dtoa_r+0x4e2>
 8006e24:	9b08      	ldr	r3, [sp, #32]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f000 8087 	beq.w	8006f3a <_dtoa_r+0x4e2>
 8006e2c:	f1bb 0f00 	cmp.w	fp, #0
 8006e30:	dd34      	ble.n	8006e9c <_dtoa_r+0x444>
 8006e32:	4620      	mov	r0, r4
 8006e34:	2200      	movs	r2, #0
 8006e36:	4629      	mov	r1, r5
 8006e38:	4b6c      	ldr	r3, [pc, #432]	@ (8006fec <_dtoa_r+0x594>)
 8006e3a:	f7f9 fb4d 	bl	80004d8 <__aeabi_dmul>
 8006e3e:	465c      	mov	r4, fp
 8006e40:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e44:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e48:	3601      	adds	r6, #1
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	f7f9 fada 	bl	8000404 <__aeabi_i2d>
 8006e50:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e54:	f7f9 fb40 	bl	80004d8 <__aeabi_dmul>
 8006e58:	2200      	movs	r2, #0
 8006e5a:	4b65      	ldr	r3, [pc, #404]	@ (8006ff0 <_dtoa_r+0x598>)
 8006e5c:	f7f9 f986 	bl	800016c <__adddf3>
 8006e60:	4605      	mov	r5, r0
 8006e62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006e66:	2c00      	cmp	r4, #0
 8006e68:	d16a      	bne.n	8006f40 <_dtoa_r+0x4e8>
 8006e6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	4b60      	ldr	r3, [pc, #384]	@ (8006ff4 <_dtoa_r+0x59c>)
 8006e72:	f7f9 f979 	bl	8000168 <__aeabi_dsub>
 8006e76:	4602      	mov	r2, r0
 8006e78:	460b      	mov	r3, r1
 8006e7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e7e:	462a      	mov	r2, r5
 8006e80:	4633      	mov	r3, r6
 8006e82:	f7f9 fdb9 	bl	80009f8 <__aeabi_dcmpgt>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	f040 8298 	bne.w	80073bc <_dtoa_r+0x964>
 8006e8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e90:	462a      	mov	r2, r5
 8006e92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e96:	f7f9 fd91 	bl	80009bc <__aeabi_dcmplt>
 8006e9a:	bb38      	cbnz	r0, 8006eec <_dtoa_r+0x494>
 8006e9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006ea0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006ea4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f2c0 8157 	blt.w	800715a <_dtoa_r+0x702>
 8006eac:	2f0e      	cmp	r7, #14
 8006eae:	f300 8154 	bgt.w	800715a <_dtoa_r+0x702>
 8006eb2:	4b4b      	ldr	r3, [pc, #300]	@ (8006fe0 <_dtoa_r+0x588>)
 8006eb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006eb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ebc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006ec0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f280 80e5 	bge.w	8007092 <_dtoa_r+0x63a>
 8006ec8:	9b08      	ldr	r3, [sp, #32]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f300 80e1 	bgt.w	8007092 <_dtoa_r+0x63a>
 8006ed0:	d10c      	bne.n	8006eec <_dtoa_r+0x494>
 8006ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	4b46      	ldr	r3, [pc, #280]	@ (8006ff4 <_dtoa_r+0x59c>)
 8006eda:	f7f9 fafd 	bl	80004d8 <__aeabi_dmul>
 8006ede:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ee2:	f7f9 fd7f 	bl	80009e4 <__aeabi_dcmpge>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	f000 8266 	beq.w	80073b8 <_dtoa_r+0x960>
 8006eec:	2400      	movs	r4, #0
 8006eee:	4625      	mov	r5, r4
 8006ef0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ef2:	4656      	mov	r6, sl
 8006ef4:	ea6f 0803 	mvn.w	r8, r3
 8006ef8:	2700      	movs	r7, #0
 8006efa:	4621      	mov	r1, r4
 8006efc:	4648      	mov	r0, r9
 8006efe:	f000 fcbd 	bl	800787c <_Bfree>
 8006f02:	2d00      	cmp	r5, #0
 8006f04:	f000 80bd 	beq.w	8007082 <_dtoa_r+0x62a>
 8006f08:	b12f      	cbz	r7, 8006f16 <_dtoa_r+0x4be>
 8006f0a:	42af      	cmp	r7, r5
 8006f0c:	d003      	beq.n	8006f16 <_dtoa_r+0x4be>
 8006f0e:	4639      	mov	r1, r7
 8006f10:	4648      	mov	r0, r9
 8006f12:	f000 fcb3 	bl	800787c <_Bfree>
 8006f16:	4629      	mov	r1, r5
 8006f18:	4648      	mov	r0, r9
 8006f1a:	f000 fcaf 	bl	800787c <_Bfree>
 8006f1e:	e0b0      	b.n	8007082 <_dtoa_r+0x62a>
 8006f20:	07e2      	lsls	r2, r4, #31
 8006f22:	d505      	bpl.n	8006f30 <_dtoa_r+0x4d8>
 8006f24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f28:	f7f9 fad6 	bl	80004d8 <__aeabi_dmul>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	3601      	adds	r6, #1
 8006f30:	1064      	asrs	r4, r4, #1
 8006f32:	3508      	adds	r5, #8
 8006f34:	e762      	b.n	8006dfc <_dtoa_r+0x3a4>
 8006f36:	2602      	movs	r6, #2
 8006f38:	e765      	b.n	8006e06 <_dtoa_r+0x3ae>
 8006f3a:	46b8      	mov	r8, r7
 8006f3c:	9c08      	ldr	r4, [sp, #32]
 8006f3e:	e784      	b.n	8006e4a <_dtoa_r+0x3f2>
 8006f40:	4b27      	ldr	r3, [pc, #156]	@ (8006fe0 <_dtoa_r+0x588>)
 8006f42:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f4c:	4454      	add	r4, sl
 8006f4e:	2900      	cmp	r1, #0
 8006f50:	d054      	beq.n	8006ffc <_dtoa_r+0x5a4>
 8006f52:	2000      	movs	r0, #0
 8006f54:	4928      	ldr	r1, [pc, #160]	@ (8006ff8 <_dtoa_r+0x5a0>)
 8006f56:	f7f9 fbe9 	bl	800072c <__aeabi_ddiv>
 8006f5a:	4633      	mov	r3, r6
 8006f5c:	462a      	mov	r2, r5
 8006f5e:	f7f9 f903 	bl	8000168 <__aeabi_dsub>
 8006f62:	4656      	mov	r6, sl
 8006f64:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f6c:	f7f9 fd64 	bl	8000a38 <__aeabi_d2iz>
 8006f70:	4605      	mov	r5, r0
 8006f72:	f7f9 fa47 	bl	8000404 <__aeabi_i2d>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f7e:	f7f9 f8f3 	bl	8000168 <__aeabi_dsub>
 8006f82:	4602      	mov	r2, r0
 8006f84:	460b      	mov	r3, r1
 8006f86:	3530      	adds	r5, #48	@ 0x30
 8006f88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f8c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f90:	f806 5b01 	strb.w	r5, [r6], #1
 8006f94:	f7f9 fd12 	bl	80009bc <__aeabi_dcmplt>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d172      	bne.n	8007082 <_dtoa_r+0x62a>
 8006f9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	4911      	ldr	r1, [pc, #68]	@ (8006fe8 <_dtoa_r+0x590>)
 8006fa4:	f7f9 f8e0 	bl	8000168 <__aeabi_dsub>
 8006fa8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fac:	f7f9 fd06 	bl	80009bc <__aeabi_dcmplt>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	f040 80b4 	bne.w	800711e <_dtoa_r+0x6c6>
 8006fb6:	42a6      	cmp	r6, r4
 8006fb8:	f43f af70 	beq.w	8006e9c <_dtoa_r+0x444>
 8006fbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fec <_dtoa_r+0x594>)
 8006fc4:	f7f9 fa88 	bl	80004d8 <__aeabi_dmul>
 8006fc8:	2200      	movs	r2, #0
 8006fca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fd2:	4b06      	ldr	r3, [pc, #24]	@ (8006fec <_dtoa_r+0x594>)
 8006fd4:	f7f9 fa80 	bl	80004d8 <__aeabi_dmul>
 8006fd8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fdc:	e7c4      	b.n	8006f68 <_dtoa_r+0x510>
 8006fde:	bf00      	nop
 8006fe0:	0800a238 	.word	0x0800a238
 8006fe4:	0800a210 	.word	0x0800a210
 8006fe8:	3ff00000 	.word	0x3ff00000
 8006fec:	40240000 	.word	0x40240000
 8006ff0:	401c0000 	.word	0x401c0000
 8006ff4:	40140000 	.word	0x40140000
 8006ff8:	3fe00000 	.word	0x3fe00000
 8006ffc:	4631      	mov	r1, r6
 8006ffe:	4628      	mov	r0, r5
 8007000:	f7f9 fa6a 	bl	80004d8 <__aeabi_dmul>
 8007004:	4656      	mov	r6, sl
 8007006:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800700a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800700c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007010:	f7f9 fd12 	bl	8000a38 <__aeabi_d2iz>
 8007014:	4605      	mov	r5, r0
 8007016:	f7f9 f9f5 	bl	8000404 <__aeabi_i2d>
 800701a:	4602      	mov	r2, r0
 800701c:	460b      	mov	r3, r1
 800701e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007022:	f7f9 f8a1 	bl	8000168 <__aeabi_dsub>
 8007026:	4602      	mov	r2, r0
 8007028:	460b      	mov	r3, r1
 800702a:	3530      	adds	r5, #48	@ 0x30
 800702c:	f806 5b01 	strb.w	r5, [r6], #1
 8007030:	42a6      	cmp	r6, r4
 8007032:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007036:	f04f 0200 	mov.w	r2, #0
 800703a:	d124      	bne.n	8007086 <_dtoa_r+0x62e>
 800703c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007040:	4bae      	ldr	r3, [pc, #696]	@ (80072fc <_dtoa_r+0x8a4>)
 8007042:	f7f9 f893 	bl	800016c <__adddf3>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800704e:	f7f9 fcd3 	bl	80009f8 <__aeabi_dcmpgt>
 8007052:	2800      	cmp	r0, #0
 8007054:	d163      	bne.n	800711e <_dtoa_r+0x6c6>
 8007056:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800705a:	2000      	movs	r0, #0
 800705c:	49a7      	ldr	r1, [pc, #668]	@ (80072fc <_dtoa_r+0x8a4>)
 800705e:	f7f9 f883 	bl	8000168 <__aeabi_dsub>
 8007062:	4602      	mov	r2, r0
 8007064:	460b      	mov	r3, r1
 8007066:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800706a:	f7f9 fca7 	bl	80009bc <__aeabi_dcmplt>
 800706e:	2800      	cmp	r0, #0
 8007070:	f43f af14 	beq.w	8006e9c <_dtoa_r+0x444>
 8007074:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007076:	1e73      	subs	r3, r6, #1
 8007078:	9313      	str	r3, [sp, #76]	@ 0x4c
 800707a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800707e:	2b30      	cmp	r3, #48	@ 0x30
 8007080:	d0f8      	beq.n	8007074 <_dtoa_r+0x61c>
 8007082:	4647      	mov	r7, r8
 8007084:	e03b      	b.n	80070fe <_dtoa_r+0x6a6>
 8007086:	4b9e      	ldr	r3, [pc, #632]	@ (8007300 <_dtoa_r+0x8a8>)
 8007088:	f7f9 fa26 	bl	80004d8 <__aeabi_dmul>
 800708c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007090:	e7bc      	b.n	800700c <_dtoa_r+0x5b4>
 8007092:	4656      	mov	r6, sl
 8007094:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800709c:	4620      	mov	r0, r4
 800709e:	4629      	mov	r1, r5
 80070a0:	f7f9 fb44 	bl	800072c <__aeabi_ddiv>
 80070a4:	f7f9 fcc8 	bl	8000a38 <__aeabi_d2iz>
 80070a8:	4680      	mov	r8, r0
 80070aa:	f7f9 f9ab 	bl	8000404 <__aeabi_i2d>
 80070ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b2:	f7f9 fa11 	bl	80004d8 <__aeabi_dmul>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	4620      	mov	r0, r4
 80070bc:	4629      	mov	r1, r5
 80070be:	f7f9 f853 	bl	8000168 <__aeabi_dsub>
 80070c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80070c6:	9d08      	ldr	r5, [sp, #32]
 80070c8:	f806 4b01 	strb.w	r4, [r6], #1
 80070cc:	eba6 040a 	sub.w	r4, r6, sl
 80070d0:	42a5      	cmp	r5, r4
 80070d2:	4602      	mov	r2, r0
 80070d4:	460b      	mov	r3, r1
 80070d6:	d133      	bne.n	8007140 <_dtoa_r+0x6e8>
 80070d8:	f7f9 f848 	bl	800016c <__adddf3>
 80070dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e0:	4604      	mov	r4, r0
 80070e2:	460d      	mov	r5, r1
 80070e4:	f7f9 fc88 	bl	80009f8 <__aeabi_dcmpgt>
 80070e8:	b9c0      	cbnz	r0, 800711c <_dtoa_r+0x6c4>
 80070ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ee:	4620      	mov	r0, r4
 80070f0:	4629      	mov	r1, r5
 80070f2:	f7f9 fc59 	bl	80009a8 <__aeabi_dcmpeq>
 80070f6:	b110      	cbz	r0, 80070fe <_dtoa_r+0x6a6>
 80070f8:	f018 0f01 	tst.w	r8, #1
 80070fc:	d10e      	bne.n	800711c <_dtoa_r+0x6c4>
 80070fe:	4648      	mov	r0, r9
 8007100:	9903      	ldr	r1, [sp, #12]
 8007102:	f000 fbbb 	bl	800787c <_Bfree>
 8007106:	2300      	movs	r3, #0
 8007108:	7033      	strb	r3, [r6, #0]
 800710a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800710c:	3701      	adds	r7, #1
 800710e:	601f      	str	r7, [r3, #0]
 8007110:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007112:	2b00      	cmp	r3, #0
 8007114:	f000 824b 	beq.w	80075ae <_dtoa_r+0xb56>
 8007118:	601e      	str	r6, [r3, #0]
 800711a:	e248      	b.n	80075ae <_dtoa_r+0xb56>
 800711c:	46b8      	mov	r8, r7
 800711e:	4633      	mov	r3, r6
 8007120:	461e      	mov	r6, r3
 8007122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007126:	2a39      	cmp	r2, #57	@ 0x39
 8007128:	d106      	bne.n	8007138 <_dtoa_r+0x6e0>
 800712a:	459a      	cmp	sl, r3
 800712c:	d1f8      	bne.n	8007120 <_dtoa_r+0x6c8>
 800712e:	2230      	movs	r2, #48	@ 0x30
 8007130:	f108 0801 	add.w	r8, r8, #1
 8007134:	f88a 2000 	strb.w	r2, [sl]
 8007138:	781a      	ldrb	r2, [r3, #0]
 800713a:	3201      	adds	r2, #1
 800713c:	701a      	strb	r2, [r3, #0]
 800713e:	e7a0      	b.n	8007082 <_dtoa_r+0x62a>
 8007140:	2200      	movs	r2, #0
 8007142:	4b6f      	ldr	r3, [pc, #444]	@ (8007300 <_dtoa_r+0x8a8>)
 8007144:	f7f9 f9c8 	bl	80004d8 <__aeabi_dmul>
 8007148:	2200      	movs	r2, #0
 800714a:	2300      	movs	r3, #0
 800714c:	4604      	mov	r4, r0
 800714e:	460d      	mov	r5, r1
 8007150:	f7f9 fc2a 	bl	80009a8 <__aeabi_dcmpeq>
 8007154:	2800      	cmp	r0, #0
 8007156:	d09f      	beq.n	8007098 <_dtoa_r+0x640>
 8007158:	e7d1      	b.n	80070fe <_dtoa_r+0x6a6>
 800715a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800715c:	2a00      	cmp	r2, #0
 800715e:	f000 80ea 	beq.w	8007336 <_dtoa_r+0x8de>
 8007162:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007164:	2a01      	cmp	r2, #1
 8007166:	f300 80cd 	bgt.w	8007304 <_dtoa_r+0x8ac>
 800716a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800716c:	2a00      	cmp	r2, #0
 800716e:	f000 80c1 	beq.w	80072f4 <_dtoa_r+0x89c>
 8007172:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007176:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007178:	9e04      	ldr	r6, [sp, #16]
 800717a:	9a04      	ldr	r2, [sp, #16]
 800717c:	2101      	movs	r1, #1
 800717e:	441a      	add	r2, r3
 8007180:	9204      	str	r2, [sp, #16]
 8007182:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007184:	4648      	mov	r0, r9
 8007186:	441a      	add	r2, r3
 8007188:	9209      	str	r2, [sp, #36]	@ 0x24
 800718a:	f000 fc75 	bl	8007a78 <__i2b>
 800718e:	4605      	mov	r5, r0
 8007190:	b166      	cbz	r6, 80071ac <_dtoa_r+0x754>
 8007192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007194:	2b00      	cmp	r3, #0
 8007196:	dd09      	ble.n	80071ac <_dtoa_r+0x754>
 8007198:	42b3      	cmp	r3, r6
 800719a:	bfa8      	it	ge
 800719c:	4633      	movge	r3, r6
 800719e:	9a04      	ldr	r2, [sp, #16]
 80071a0:	1af6      	subs	r6, r6, r3
 80071a2:	1ad2      	subs	r2, r2, r3
 80071a4:	9204      	str	r2, [sp, #16]
 80071a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071ae:	b30b      	cbz	r3, 80071f4 <_dtoa_r+0x79c>
 80071b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 80c6 	beq.w	8007344 <_dtoa_r+0x8ec>
 80071b8:	2c00      	cmp	r4, #0
 80071ba:	f000 80c0 	beq.w	800733e <_dtoa_r+0x8e6>
 80071be:	4629      	mov	r1, r5
 80071c0:	4622      	mov	r2, r4
 80071c2:	4648      	mov	r0, r9
 80071c4:	f000 fd10 	bl	8007be8 <__pow5mult>
 80071c8:	9a03      	ldr	r2, [sp, #12]
 80071ca:	4601      	mov	r1, r0
 80071cc:	4605      	mov	r5, r0
 80071ce:	4648      	mov	r0, r9
 80071d0:	f000 fc68 	bl	8007aa4 <__multiply>
 80071d4:	9903      	ldr	r1, [sp, #12]
 80071d6:	4680      	mov	r8, r0
 80071d8:	4648      	mov	r0, r9
 80071da:	f000 fb4f 	bl	800787c <_Bfree>
 80071de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071e0:	1b1b      	subs	r3, r3, r4
 80071e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80071e4:	f000 80b1 	beq.w	800734a <_dtoa_r+0x8f2>
 80071e8:	4641      	mov	r1, r8
 80071ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071ec:	4648      	mov	r0, r9
 80071ee:	f000 fcfb 	bl	8007be8 <__pow5mult>
 80071f2:	9003      	str	r0, [sp, #12]
 80071f4:	2101      	movs	r1, #1
 80071f6:	4648      	mov	r0, r9
 80071f8:	f000 fc3e 	bl	8007a78 <__i2b>
 80071fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071fe:	4604      	mov	r4, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	f000 81d8 	beq.w	80075b6 <_dtoa_r+0xb5e>
 8007206:	461a      	mov	r2, r3
 8007208:	4601      	mov	r1, r0
 800720a:	4648      	mov	r0, r9
 800720c:	f000 fcec 	bl	8007be8 <__pow5mult>
 8007210:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007212:	4604      	mov	r4, r0
 8007214:	2b01      	cmp	r3, #1
 8007216:	f300 809f 	bgt.w	8007358 <_dtoa_r+0x900>
 800721a:	9b06      	ldr	r3, [sp, #24]
 800721c:	2b00      	cmp	r3, #0
 800721e:	f040 8097 	bne.w	8007350 <_dtoa_r+0x8f8>
 8007222:	9b07      	ldr	r3, [sp, #28]
 8007224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007228:	2b00      	cmp	r3, #0
 800722a:	f040 8093 	bne.w	8007354 <_dtoa_r+0x8fc>
 800722e:	9b07      	ldr	r3, [sp, #28]
 8007230:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007234:	0d1b      	lsrs	r3, r3, #20
 8007236:	051b      	lsls	r3, r3, #20
 8007238:	b133      	cbz	r3, 8007248 <_dtoa_r+0x7f0>
 800723a:	9b04      	ldr	r3, [sp, #16]
 800723c:	3301      	adds	r3, #1
 800723e:	9304      	str	r3, [sp, #16]
 8007240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007242:	3301      	adds	r3, #1
 8007244:	9309      	str	r3, [sp, #36]	@ 0x24
 8007246:	2301      	movs	r3, #1
 8007248:	930a      	str	r3, [sp, #40]	@ 0x28
 800724a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800724c:	2b00      	cmp	r3, #0
 800724e:	f000 81b8 	beq.w	80075c2 <_dtoa_r+0xb6a>
 8007252:	6923      	ldr	r3, [r4, #16]
 8007254:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007258:	6918      	ldr	r0, [r3, #16]
 800725a:	f000 fbc1 	bl	80079e0 <__hi0bits>
 800725e:	f1c0 0020 	rsb	r0, r0, #32
 8007262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007264:	4418      	add	r0, r3
 8007266:	f010 001f 	ands.w	r0, r0, #31
 800726a:	f000 8082 	beq.w	8007372 <_dtoa_r+0x91a>
 800726e:	f1c0 0320 	rsb	r3, r0, #32
 8007272:	2b04      	cmp	r3, #4
 8007274:	dd73      	ble.n	800735e <_dtoa_r+0x906>
 8007276:	9b04      	ldr	r3, [sp, #16]
 8007278:	f1c0 001c 	rsb	r0, r0, #28
 800727c:	4403      	add	r3, r0
 800727e:	9304      	str	r3, [sp, #16]
 8007280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007282:	4406      	add	r6, r0
 8007284:	4403      	add	r3, r0
 8007286:	9309      	str	r3, [sp, #36]	@ 0x24
 8007288:	9b04      	ldr	r3, [sp, #16]
 800728a:	2b00      	cmp	r3, #0
 800728c:	dd05      	ble.n	800729a <_dtoa_r+0x842>
 800728e:	461a      	mov	r2, r3
 8007290:	4648      	mov	r0, r9
 8007292:	9903      	ldr	r1, [sp, #12]
 8007294:	f000 fd02 	bl	8007c9c <__lshift>
 8007298:	9003      	str	r0, [sp, #12]
 800729a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800729c:	2b00      	cmp	r3, #0
 800729e:	dd05      	ble.n	80072ac <_dtoa_r+0x854>
 80072a0:	4621      	mov	r1, r4
 80072a2:	461a      	mov	r2, r3
 80072a4:	4648      	mov	r0, r9
 80072a6:	f000 fcf9 	bl	8007c9c <__lshift>
 80072aa:	4604      	mov	r4, r0
 80072ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d061      	beq.n	8007376 <_dtoa_r+0x91e>
 80072b2:	4621      	mov	r1, r4
 80072b4:	9803      	ldr	r0, [sp, #12]
 80072b6:	f000 fd5d 	bl	8007d74 <__mcmp>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	da5b      	bge.n	8007376 <_dtoa_r+0x91e>
 80072be:	2300      	movs	r3, #0
 80072c0:	220a      	movs	r2, #10
 80072c2:	4648      	mov	r0, r9
 80072c4:	9903      	ldr	r1, [sp, #12]
 80072c6:	f000 fafb 	bl	80078c0 <__multadd>
 80072ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072cc:	f107 38ff 	add.w	r8, r7, #4294967295
 80072d0:	9003      	str	r0, [sp, #12]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f000 8177 	beq.w	80075c6 <_dtoa_r+0xb6e>
 80072d8:	4629      	mov	r1, r5
 80072da:	2300      	movs	r3, #0
 80072dc:	220a      	movs	r2, #10
 80072de:	4648      	mov	r0, r9
 80072e0:	f000 faee 	bl	80078c0 <__multadd>
 80072e4:	f1bb 0f00 	cmp.w	fp, #0
 80072e8:	4605      	mov	r5, r0
 80072ea:	dc6f      	bgt.n	80073cc <_dtoa_r+0x974>
 80072ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	dc49      	bgt.n	8007386 <_dtoa_r+0x92e>
 80072f2:	e06b      	b.n	80073cc <_dtoa_r+0x974>
 80072f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80072f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80072fa:	e73c      	b.n	8007176 <_dtoa_r+0x71e>
 80072fc:	3fe00000 	.word	0x3fe00000
 8007300:	40240000 	.word	0x40240000
 8007304:	9b08      	ldr	r3, [sp, #32]
 8007306:	1e5c      	subs	r4, r3, #1
 8007308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800730a:	42a3      	cmp	r3, r4
 800730c:	db09      	blt.n	8007322 <_dtoa_r+0x8ca>
 800730e:	1b1c      	subs	r4, r3, r4
 8007310:	9b08      	ldr	r3, [sp, #32]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f6bf af30 	bge.w	8007178 <_dtoa_r+0x720>
 8007318:	9b04      	ldr	r3, [sp, #16]
 800731a:	9a08      	ldr	r2, [sp, #32]
 800731c:	1a9e      	subs	r6, r3, r2
 800731e:	2300      	movs	r3, #0
 8007320:	e72b      	b.n	800717a <_dtoa_r+0x722>
 8007322:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007324:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007326:	1ae3      	subs	r3, r4, r3
 8007328:	441a      	add	r2, r3
 800732a:	940a      	str	r4, [sp, #40]	@ 0x28
 800732c:	9e04      	ldr	r6, [sp, #16]
 800732e:	2400      	movs	r4, #0
 8007330:	9b08      	ldr	r3, [sp, #32]
 8007332:	920e      	str	r2, [sp, #56]	@ 0x38
 8007334:	e721      	b.n	800717a <_dtoa_r+0x722>
 8007336:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007338:	9e04      	ldr	r6, [sp, #16]
 800733a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800733c:	e728      	b.n	8007190 <_dtoa_r+0x738>
 800733e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007342:	e751      	b.n	80071e8 <_dtoa_r+0x790>
 8007344:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007346:	9903      	ldr	r1, [sp, #12]
 8007348:	e750      	b.n	80071ec <_dtoa_r+0x794>
 800734a:	f8cd 800c 	str.w	r8, [sp, #12]
 800734e:	e751      	b.n	80071f4 <_dtoa_r+0x79c>
 8007350:	2300      	movs	r3, #0
 8007352:	e779      	b.n	8007248 <_dtoa_r+0x7f0>
 8007354:	9b06      	ldr	r3, [sp, #24]
 8007356:	e777      	b.n	8007248 <_dtoa_r+0x7f0>
 8007358:	2300      	movs	r3, #0
 800735a:	930a      	str	r3, [sp, #40]	@ 0x28
 800735c:	e779      	b.n	8007252 <_dtoa_r+0x7fa>
 800735e:	d093      	beq.n	8007288 <_dtoa_r+0x830>
 8007360:	9a04      	ldr	r2, [sp, #16]
 8007362:	331c      	adds	r3, #28
 8007364:	441a      	add	r2, r3
 8007366:	9204      	str	r2, [sp, #16]
 8007368:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800736a:	441e      	add	r6, r3
 800736c:	441a      	add	r2, r3
 800736e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007370:	e78a      	b.n	8007288 <_dtoa_r+0x830>
 8007372:	4603      	mov	r3, r0
 8007374:	e7f4      	b.n	8007360 <_dtoa_r+0x908>
 8007376:	9b08      	ldr	r3, [sp, #32]
 8007378:	46b8      	mov	r8, r7
 800737a:	2b00      	cmp	r3, #0
 800737c:	dc20      	bgt.n	80073c0 <_dtoa_r+0x968>
 800737e:	469b      	mov	fp, r3
 8007380:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007382:	2b02      	cmp	r3, #2
 8007384:	dd1e      	ble.n	80073c4 <_dtoa_r+0x96c>
 8007386:	f1bb 0f00 	cmp.w	fp, #0
 800738a:	f47f adb1 	bne.w	8006ef0 <_dtoa_r+0x498>
 800738e:	4621      	mov	r1, r4
 8007390:	465b      	mov	r3, fp
 8007392:	2205      	movs	r2, #5
 8007394:	4648      	mov	r0, r9
 8007396:	f000 fa93 	bl	80078c0 <__multadd>
 800739a:	4601      	mov	r1, r0
 800739c:	4604      	mov	r4, r0
 800739e:	9803      	ldr	r0, [sp, #12]
 80073a0:	f000 fce8 	bl	8007d74 <__mcmp>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	f77f ada3 	ble.w	8006ef0 <_dtoa_r+0x498>
 80073aa:	4656      	mov	r6, sl
 80073ac:	2331      	movs	r3, #49	@ 0x31
 80073ae:	f108 0801 	add.w	r8, r8, #1
 80073b2:	f806 3b01 	strb.w	r3, [r6], #1
 80073b6:	e59f      	b.n	8006ef8 <_dtoa_r+0x4a0>
 80073b8:	46b8      	mov	r8, r7
 80073ba:	9c08      	ldr	r4, [sp, #32]
 80073bc:	4625      	mov	r5, r4
 80073be:	e7f4      	b.n	80073aa <_dtoa_r+0x952>
 80073c0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80073c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f000 8101 	beq.w	80075ce <_dtoa_r+0xb76>
 80073cc:	2e00      	cmp	r6, #0
 80073ce:	dd05      	ble.n	80073dc <_dtoa_r+0x984>
 80073d0:	4629      	mov	r1, r5
 80073d2:	4632      	mov	r2, r6
 80073d4:	4648      	mov	r0, r9
 80073d6:	f000 fc61 	bl	8007c9c <__lshift>
 80073da:	4605      	mov	r5, r0
 80073dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d05c      	beq.n	800749c <_dtoa_r+0xa44>
 80073e2:	4648      	mov	r0, r9
 80073e4:	6869      	ldr	r1, [r5, #4]
 80073e6:	f000 fa09 	bl	80077fc <_Balloc>
 80073ea:	4606      	mov	r6, r0
 80073ec:	b928      	cbnz	r0, 80073fa <_dtoa_r+0x9a2>
 80073ee:	4602      	mov	r2, r0
 80073f0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80073f4:	4b80      	ldr	r3, [pc, #512]	@ (80075f8 <_dtoa_r+0xba0>)
 80073f6:	f7ff bb43 	b.w	8006a80 <_dtoa_r+0x28>
 80073fa:	692a      	ldr	r2, [r5, #16]
 80073fc:	f105 010c 	add.w	r1, r5, #12
 8007400:	3202      	adds	r2, #2
 8007402:	0092      	lsls	r2, r2, #2
 8007404:	300c      	adds	r0, #12
 8007406:	f001 ff51 	bl	80092ac <memcpy>
 800740a:	2201      	movs	r2, #1
 800740c:	4631      	mov	r1, r6
 800740e:	4648      	mov	r0, r9
 8007410:	f000 fc44 	bl	8007c9c <__lshift>
 8007414:	462f      	mov	r7, r5
 8007416:	4605      	mov	r5, r0
 8007418:	f10a 0301 	add.w	r3, sl, #1
 800741c:	9304      	str	r3, [sp, #16]
 800741e:	eb0a 030b 	add.w	r3, sl, fp
 8007422:	930a      	str	r3, [sp, #40]	@ 0x28
 8007424:	9b06      	ldr	r3, [sp, #24]
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	9309      	str	r3, [sp, #36]	@ 0x24
 800742c:	9b04      	ldr	r3, [sp, #16]
 800742e:	4621      	mov	r1, r4
 8007430:	9803      	ldr	r0, [sp, #12]
 8007432:	f103 3bff 	add.w	fp, r3, #4294967295
 8007436:	f7ff fa87 	bl	8006948 <quorem>
 800743a:	4603      	mov	r3, r0
 800743c:	4639      	mov	r1, r7
 800743e:	3330      	adds	r3, #48	@ 0x30
 8007440:	9006      	str	r0, [sp, #24]
 8007442:	9803      	ldr	r0, [sp, #12]
 8007444:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007446:	f000 fc95 	bl	8007d74 <__mcmp>
 800744a:	462a      	mov	r2, r5
 800744c:	9008      	str	r0, [sp, #32]
 800744e:	4621      	mov	r1, r4
 8007450:	4648      	mov	r0, r9
 8007452:	f000 fcab 	bl	8007dac <__mdiff>
 8007456:	68c2      	ldr	r2, [r0, #12]
 8007458:	4606      	mov	r6, r0
 800745a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800745c:	bb02      	cbnz	r2, 80074a0 <_dtoa_r+0xa48>
 800745e:	4601      	mov	r1, r0
 8007460:	9803      	ldr	r0, [sp, #12]
 8007462:	f000 fc87 	bl	8007d74 <__mcmp>
 8007466:	4602      	mov	r2, r0
 8007468:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800746a:	4631      	mov	r1, r6
 800746c:	4648      	mov	r0, r9
 800746e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007472:	f000 fa03 	bl	800787c <_Bfree>
 8007476:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007478:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800747a:	9e04      	ldr	r6, [sp, #16]
 800747c:	ea42 0103 	orr.w	r1, r2, r3
 8007480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007482:	4319      	orrs	r1, r3
 8007484:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007486:	d10d      	bne.n	80074a4 <_dtoa_r+0xa4c>
 8007488:	2b39      	cmp	r3, #57	@ 0x39
 800748a:	d027      	beq.n	80074dc <_dtoa_r+0xa84>
 800748c:	9a08      	ldr	r2, [sp, #32]
 800748e:	2a00      	cmp	r2, #0
 8007490:	dd01      	ble.n	8007496 <_dtoa_r+0xa3e>
 8007492:	9b06      	ldr	r3, [sp, #24]
 8007494:	3331      	adds	r3, #49	@ 0x31
 8007496:	f88b 3000 	strb.w	r3, [fp]
 800749a:	e52e      	b.n	8006efa <_dtoa_r+0x4a2>
 800749c:	4628      	mov	r0, r5
 800749e:	e7b9      	b.n	8007414 <_dtoa_r+0x9bc>
 80074a0:	2201      	movs	r2, #1
 80074a2:	e7e2      	b.n	800746a <_dtoa_r+0xa12>
 80074a4:	9908      	ldr	r1, [sp, #32]
 80074a6:	2900      	cmp	r1, #0
 80074a8:	db04      	blt.n	80074b4 <_dtoa_r+0xa5c>
 80074aa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80074ac:	4301      	orrs	r1, r0
 80074ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074b0:	4301      	orrs	r1, r0
 80074b2:	d120      	bne.n	80074f6 <_dtoa_r+0xa9e>
 80074b4:	2a00      	cmp	r2, #0
 80074b6:	ddee      	ble.n	8007496 <_dtoa_r+0xa3e>
 80074b8:	2201      	movs	r2, #1
 80074ba:	9903      	ldr	r1, [sp, #12]
 80074bc:	4648      	mov	r0, r9
 80074be:	9304      	str	r3, [sp, #16]
 80074c0:	f000 fbec 	bl	8007c9c <__lshift>
 80074c4:	4621      	mov	r1, r4
 80074c6:	9003      	str	r0, [sp, #12]
 80074c8:	f000 fc54 	bl	8007d74 <__mcmp>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	9b04      	ldr	r3, [sp, #16]
 80074d0:	dc02      	bgt.n	80074d8 <_dtoa_r+0xa80>
 80074d2:	d1e0      	bne.n	8007496 <_dtoa_r+0xa3e>
 80074d4:	07da      	lsls	r2, r3, #31
 80074d6:	d5de      	bpl.n	8007496 <_dtoa_r+0xa3e>
 80074d8:	2b39      	cmp	r3, #57	@ 0x39
 80074da:	d1da      	bne.n	8007492 <_dtoa_r+0xa3a>
 80074dc:	2339      	movs	r3, #57	@ 0x39
 80074de:	f88b 3000 	strb.w	r3, [fp]
 80074e2:	4633      	mov	r3, r6
 80074e4:	461e      	mov	r6, r3
 80074e6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80074ea:	3b01      	subs	r3, #1
 80074ec:	2a39      	cmp	r2, #57	@ 0x39
 80074ee:	d04e      	beq.n	800758e <_dtoa_r+0xb36>
 80074f0:	3201      	adds	r2, #1
 80074f2:	701a      	strb	r2, [r3, #0]
 80074f4:	e501      	b.n	8006efa <_dtoa_r+0x4a2>
 80074f6:	2a00      	cmp	r2, #0
 80074f8:	dd03      	ble.n	8007502 <_dtoa_r+0xaaa>
 80074fa:	2b39      	cmp	r3, #57	@ 0x39
 80074fc:	d0ee      	beq.n	80074dc <_dtoa_r+0xa84>
 80074fe:	3301      	adds	r3, #1
 8007500:	e7c9      	b.n	8007496 <_dtoa_r+0xa3e>
 8007502:	9a04      	ldr	r2, [sp, #16]
 8007504:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007506:	f802 3c01 	strb.w	r3, [r2, #-1]
 800750a:	428a      	cmp	r2, r1
 800750c:	d028      	beq.n	8007560 <_dtoa_r+0xb08>
 800750e:	2300      	movs	r3, #0
 8007510:	220a      	movs	r2, #10
 8007512:	9903      	ldr	r1, [sp, #12]
 8007514:	4648      	mov	r0, r9
 8007516:	f000 f9d3 	bl	80078c0 <__multadd>
 800751a:	42af      	cmp	r7, r5
 800751c:	9003      	str	r0, [sp, #12]
 800751e:	f04f 0300 	mov.w	r3, #0
 8007522:	f04f 020a 	mov.w	r2, #10
 8007526:	4639      	mov	r1, r7
 8007528:	4648      	mov	r0, r9
 800752a:	d107      	bne.n	800753c <_dtoa_r+0xae4>
 800752c:	f000 f9c8 	bl	80078c0 <__multadd>
 8007530:	4607      	mov	r7, r0
 8007532:	4605      	mov	r5, r0
 8007534:	9b04      	ldr	r3, [sp, #16]
 8007536:	3301      	adds	r3, #1
 8007538:	9304      	str	r3, [sp, #16]
 800753a:	e777      	b.n	800742c <_dtoa_r+0x9d4>
 800753c:	f000 f9c0 	bl	80078c0 <__multadd>
 8007540:	4629      	mov	r1, r5
 8007542:	4607      	mov	r7, r0
 8007544:	2300      	movs	r3, #0
 8007546:	220a      	movs	r2, #10
 8007548:	4648      	mov	r0, r9
 800754a:	f000 f9b9 	bl	80078c0 <__multadd>
 800754e:	4605      	mov	r5, r0
 8007550:	e7f0      	b.n	8007534 <_dtoa_r+0xadc>
 8007552:	f1bb 0f00 	cmp.w	fp, #0
 8007556:	bfcc      	ite	gt
 8007558:	465e      	movgt	r6, fp
 800755a:	2601      	movle	r6, #1
 800755c:	2700      	movs	r7, #0
 800755e:	4456      	add	r6, sl
 8007560:	2201      	movs	r2, #1
 8007562:	9903      	ldr	r1, [sp, #12]
 8007564:	4648      	mov	r0, r9
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	f000 fb98 	bl	8007c9c <__lshift>
 800756c:	4621      	mov	r1, r4
 800756e:	9003      	str	r0, [sp, #12]
 8007570:	f000 fc00 	bl	8007d74 <__mcmp>
 8007574:	2800      	cmp	r0, #0
 8007576:	dcb4      	bgt.n	80074e2 <_dtoa_r+0xa8a>
 8007578:	d102      	bne.n	8007580 <_dtoa_r+0xb28>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	07db      	lsls	r3, r3, #31
 800757e:	d4b0      	bmi.n	80074e2 <_dtoa_r+0xa8a>
 8007580:	4633      	mov	r3, r6
 8007582:	461e      	mov	r6, r3
 8007584:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007588:	2a30      	cmp	r2, #48	@ 0x30
 800758a:	d0fa      	beq.n	8007582 <_dtoa_r+0xb2a>
 800758c:	e4b5      	b.n	8006efa <_dtoa_r+0x4a2>
 800758e:	459a      	cmp	sl, r3
 8007590:	d1a8      	bne.n	80074e4 <_dtoa_r+0xa8c>
 8007592:	2331      	movs	r3, #49	@ 0x31
 8007594:	f108 0801 	add.w	r8, r8, #1
 8007598:	f88a 3000 	strb.w	r3, [sl]
 800759c:	e4ad      	b.n	8006efa <_dtoa_r+0x4a2>
 800759e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80075a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80075fc <_dtoa_r+0xba4>
 80075a4:	b11b      	cbz	r3, 80075ae <_dtoa_r+0xb56>
 80075a6:	f10a 0308 	add.w	r3, sl, #8
 80075aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80075ac:	6013      	str	r3, [r2, #0]
 80075ae:	4650      	mov	r0, sl
 80075b0:	b017      	add	sp, #92	@ 0x5c
 80075b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	f77f ae2e 	ble.w	800721a <_dtoa_r+0x7c2>
 80075be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80075c2:	2001      	movs	r0, #1
 80075c4:	e64d      	b.n	8007262 <_dtoa_r+0x80a>
 80075c6:	f1bb 0f00 	cmp.w	fp, #0
 80075ca:	f77f aed9 	ble.w	8007380 <_dtoa_r+0x928>
 80075ce:	4656      	mov	r6, sl
 80075d0:	4621      	mov	r1, r4
 80075d2:	9803      	ldr	r0, [sp, #12]
 80075d4:	f7ff f9b8 	bl	8006948 <quorem>
 80075d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80075dc:	f806 3b01 	strb.w	r3, [r6], #1
 80075e0:	eba6 020a 	sub.w	r2, r6, sl
 80075e4:	4593      	cmp	fp, r2
 80075e6:	ddb4      	ble.n	8007552 <_dtoa_r+0xafa>
 80075e8:	2300      	movs	r3, #0
 80075ea:	220a      	movs	r2, #10
 80075ec:	4648      	mov	r0, r9
 80075ee:	9903      	ldr	r1, [sp, #12]
 80075f0:	f000 f966 	bl	80078c0 <__multadd>
 80075f4:	9003      	str	r0, [sp, #12]
 80075f6:	e7eb      	b.n	80075d0 <_dtoa_r+0xb78>
 80075f8:	0800a0e3 	.word	0x0800a0e3
 80075fc:	0800a067 	.word	0x0800a067

08007600 <_free_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4605      	mov	r5, r0
 8007604:	2900      	cmp	r1, #0
 8007606:	d040      	beq.n	800768a <_free_r+0x8a>
 8007608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800760c:	1f0c      	subs	r4, r1, #4
 800760e:	2b00      	cmp	r3, #0
 8007610:	bfb8      	it	lt
 8007612:	18e4      	addlt	r4, r4, r3
 8007614:	f000 f8e6 	bl	80077e4 <__malloc_lock>
 8007618:	4a1c      	ldr	r2, [pc, #112]	@ (800768c <_free_r+0x8c>)
 800761a:	6813      	ldr	r3, [r2, #0]
 800761c:	b933      	cbnz	r3, 800762c <_free_r+0x2c>
 800761e:	6063      	str	r3, [r4, #4]
 8007620:	6014      	str	r4, [r2, #0]
 8007622:	4628      	mov	r0, r5
 8007624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007628:	f000 b8e2 	b.w	80077f0 <__malloc_unlock>
 800762c:	42a3      	cmp	r3, r4
 800762e:	d908      	bls.n	8007642 <_free_r+0x42>
 8007630:	6820      	ldr	r0, [r4, #0]
 8007632:	1821      	adds	r1, r4, r0
 8007634:	428b      	cmp	r3, r1
 8007636:	bf01      	itttt	eq
 8007638:	6819      	ldreq	r1, [r3, #0]
 800763a:	685b      	ldreq	r3, [r3, #4]
 800763c:	1809      	addeq	r1, r1, r0
 800763e:	6021      	streq	r1, [r4, #0]
 8007640:	e7ed      	b.n	800761e <_free_r+0x1e>
 8007642:	461a      	mov	r2, r3
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	b10b      	cbz	r3, 800764c <_free_r+0x4c>
 8007648:	42a3      	cmp	r3, r4
 800764a:	d9fa      	bls.n	8007642 <_free_r+0x42>
 800764c:	6811      	ldr	r1, [r2, #0]
 800764e:	1850      	adds	r0, r2, r1
 8007650:	42a0      	cmp	r0, r4
 8007652:	d10b      	bne.n	800766c <_free_r+0x6c>
 8007654:	6820      	ldr	r0, [r4, #0]
 8007656:	4401      	add	r1, r0
 8007658:	1850      	adds	r0, r2, r1
 800765a:	4283      	cmp	r3, r0
 800765c:	6011      	str	r1, [r2, #0]
 800765e:	d1e0      	bne.n	8007622 <_free_r+0x22>
 8007660:	6818      	ldr	r0, [r3, #0]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	4408      	add	r0, r1
 8007666:	6010      	str	r0, [r2, #0]
 8007668:	6053      	str	r3, [r2, #4]
 800766a:	e7da      	b.n	8007622 <_free_r+0x22>
 800766c:	d902      	bls.n	8007674 <_free_r+0x74>
 800766e:	230c      	movs	r3, #12
 8007670:	602b      	str	r3, [r5, #0]
 8007672:	e7d6      	b.n	8007622 <_free_r+0x22>
 8007674:	6820      	ldr	r0, [r4, #0]
 8007676:	1821      	adds	r1, r4, r0
 8007678:	428b      	cmp	r3, r1
 800767a:	bf01      	itttt	eq
 800767c:	6819      	ldreq	r1, [r3, #0]
 800767e:	685b      	ldreq	r3, [r3, #4]
 8007680:	1809      	addeq	r1, r1, r0
 8007682:	6021      	streq	r1, [r4, #0]
 8007684:	6063      	str	r3, [r4, #4]
 8007686:	6054      	str	r4, [r2, #4]
 8007688:	e7cb      	b.n	8007622 <_free_r+0x22>
 800768a:	bd38      	pop	{r3, r4, r5, pc}
 800768c:	200003ec 	.word	0x200003ec

08007690 <malloc>:
 8007690:	4b02      	ldr	r3, [pc, #8]	@ (800769c <malloc+0xc>)
 8007692:	4601      	mov	r1, r0
 8007694:	6818      	ldr	r0, [r3, #0]
 8007696:	f000 b825 	b.w	80076e4 <_malloc_r>
 800769a:	bf00      	nop
 800769c:	2000001c 	.word	0x2000001c

080076a0 <sbrk_aligned>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	4e0f      	ldr	r6, [pc, #60]	@ (80076e0 <sbrk_aligned+0x40>)
 80076a4:	460c      	mov	r4, r1
 80076a6:	6831      	ldr	r1, [r6, #0]
 80076a8:	4605      	mov	r5, r0
 80076aa:	b911      	cbnz	r1, 80076b2 <sbrk_aligned+0x12>
 80076ac:	f001 fdee 	bl	800928c <_sbrk_r>
 80076b0:	6030      	str	r0, [r6, #0]
 80076b2:	4621      	mov	r1, r4
 80076b4:	4628      	mov	r0, r5
 80076b6:	f001 fde9 	bl	800928c <_sbrk_r>
 80076ba:	1c43      	adds	r3, r0, #1
 80076bc:	d103      	bne.n	80076c6 <sbrk_aligned+0x26>
 80076be:	f04f 34ff 	mov.w	r4, #4294967295
 80076c2:	4620      	mov	r0, r4
 80076c4:	bd70      	pop	{r4, r5, r6, pc}
 80076c6:	1cc4      	adds	r4, r0, #3
 80076c8:	f024 0403 	bic.w	r4, r4, #3
 80076cc:	42a0      	cmp	r0, r4
 80076ce:	d0f8      	beq.n	80076c2 <sbrk_aligned+0x22>
 80076d0:	1a21      	subs	r1, r4, r0
 80076d2:	4628      	mov	r0, r5
 80076d4:	f001 fdda 	bl	800928c <_sbrk_r>
 80076d8:	3001      	adds	r0, #1
 80076da:	d1f2      	bne.n	80076c2 <sbrk_aligned+0x22>
 80076dc:	e7ef      	b.n	80076be <sbrk_aligned+0x1e>
 80076de:	bf00      	nop
 80076e0:	200003e8 	.word	0x200003e8

080076e4 <_malloc_r>:
 80076e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076e8:	1ccd      	adds	r5, r1, #3
 80076ea:	f025 0503 	bic.w	r5, r5, #3
 80076ee:	3508      	adds	r5, #8
 80076f0:	2d0c      	cmp	r5, #12
 80076f2:	bf38      	it	cc
 80076f4:	250c      	movcc	r5, #12
 80076f6:	2d00      	cmp	r5, #0
 80076f8:	4606      	mov	r6, r0
 80076fa:	db01      	blt.n	8007700 <_malloc_r+0x1c>
 80076fc:	42a9      	cmp	r1, r5
 80076fe:	d904      	bls.n	800770a <_malloc_r+0x26>
 8007700:	230c      	movs	r3, #12
 8007702:	6033      	str	r3, [r6, #0]
 8007704:	2000      	movs	r0, #0
 8007706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800770a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077e0 <_malloc_r+0xfc>
 800770e:	f000 f869 	bl	80077e4 <__malloc_lock>
 8007712:	f8d8 3000 	ldr.w	r3, [r8]
 8007716:	461c      	mov	r4, r3
 8007718:	bb44      	cbnz	r4, 800776c <_malloc_r+0x88>
 800771a:	4629      	mov	r1, r5
 800771c:	4630      	mov	r0, r6
 800771e:	f7ff ffbf 	bl	80076a0 <sbrk_aligned>
 8007722:	1c43      	adds	r3, r0, #1
 8007724:	4604      	mov	r4, r0
 8007726:	d158      	bne.n	80077da <_malloc_r+0xf6>
 8007728:	f8d8 4000 	ldr.w	r4, [r8]
 800772c:	4627      	mov	r7, r4
 800772e:	2f00      	cmp	r7, #0
 8007730:	d143      	bne.n	80077ba <_malloc_r+0xd6>
 8007732:	2c00      	cmp	r4, #0
 8007734:	d04b      	beq.n	80077ce <_malloc_r+0xea>
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	4639      	mov	r1, r7
 800773a:	4630      	mov	r0, r6
 800773c:	eb04 0903 	add.w	r9, r4, r3
 8007740:	f001 fda4 	bl	800928c <_sbrk_r>
 8007744:	4581      	cmp	r9, r0
 8007746:	d142      	bne.n	80077ce <_malloc_r+0xea>
 8007748:	6821      	ldr	r1, [r4, #0]
 800774a:	4630      	mov	r0, r6
 800774c:	1a6d      	subs	r5, r5, r1
 800774e:	4629      	mov	r1, r5
 8007750:	f7ff ffa6 	bl	80076a0 <sbrk_aligned>
 8007754:	3001      	adds	r0, #1
 8007756:	d03a      	beq.n	80077ce <_malloc_r+0xea>
 8007758:	6823      	ldr	r3, [r4, #0]
 800775a:	442b      	add	r3, r5
 800775c:	6023      	str	r3, [r4, #0]
 800775e:	f8d8 3000 	ldr.w	r3, [r8]
 8007762:	685a      	ldr	r2, [r3, #4]
 8007764:	bb62      	cbnz	r2, 80077c0 <_malloc_r+0xdc>
 8007766:	f8c8 7000 	str.w	r7, [r8]
 800776a:	e00f      	b.n	800778c <_malloc_r+0xa8>
 800776c:	6822      	ldr	r2, [r4, #0]
 800776e:	1b52      	subs	r2, r2, r5
 8007770:	d420      	bmi.n	80077b4 <_malloc_r+0xd0>
 8007772:	2a0b      	cmp	r2, #11
 8007774:	d917      	bls.n	80077a6 <_malloc_r+0xc2>
 8007776:	1961      	adds	r1, r4, r5
 8007778:	42a3      	cmp	r3, r4
 800777a:	6025      	str	r5, [r4, #0]
 800777c:	bf18      	it	ne
 800777e:	6059      	strne	r1, [r3, #4]
 8007780:	6863      	ldr	r3, [r4, #4]
 8007782:	bf08      	it	eq
 8007784:	f8c8 1000 	streq.w	r1, [r8]
 8007788:	5162      	str	r2, [r4, r5]
 800778a:	604b      	str	r3, [r1, #4]
 800778c:	4630      	mov	r0, r6
 800778e:	f000 f82f 	bl	80077f0 <__malloc_unlock>
 8007792:	f104 000b 	add.w	r0, r4, #11
 8007796:	1d23      	adds	r3, r4, #4
 8007798:	f020 0007 	bic.w	r0, r0, #7
 800779c:	1ac2      	subs	r2, r0, r3
 800779e:	bf1c      	itt	ne
 80077a0:	1a1b      	subne	r3, r3, r0
 80077a2:	50a3      	strne	r3, [r4, r2]
 80077a4:	e7af      	b.n	8007706 <_malloc_r+0x22>
 80077a6:	6862      	ldr	r2, [r4, #4]
 80077a8:	42a3      	cmp	r3, r4
 80077aa:	bf0c      	ite	eq
 80077ac:	f8c8 2000 	streq.w	r2, [r8]
 80077b0:	605a      	strne	r2, [r3, #4]
 80077b2:	e7eb      	b.n	800778c <_malloc_r+0xa8>
 80077b4:	4623      	mov	r3, r4
 80077b6:	6864      	ldr	r4, [r4, #4]
 80077b8:	e7ae      	b.n	8007718 <_malloc_r+0x34>
 80077ba:	463c      	mov	r4, r7
 80077bc:	687f      	ldr	r7, [r7, #4]
 80077be:	e7b6      	b.n	800772e <_malloc_r+0x4a>
 80077c0:	461a      	mov	r2, r3
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	d1fb      	bne.n	80077c0 <_malloc_r+0xdc>
 80077c8:	2300      	movs	r3, #0
 80077ca:	6053      	str	r3, [r2, #4]
 80077cc:	e7de      	b.n	800778c <_malloc_r+0xa8>
 80077ce:	230c      	movs	r3, #12
 80077d0:	4630      	mov	r0, r6
 80077d2:	6033      	str	r3, [r6, #0]
 80077d4:	f000 f80c 	bl	80077f0 <__malloc_unlock>
 80077d8:	e794      	b.n	8007704 <_malloc_r+0x20>
 80077da:	6005      	str	r5, [r0, #0]
 80077dc:	e7d6      	b.n	800778c <_malloc_r+0xa8>
 80077de:	bf00      	nop
 80077e0:	200003ec 	.word	0x200003ec

080077e4 <__malloc_lock>:
 80077e4:	4801      	ldr	r0, [pc, #4]	@ (80077ec <__malloc_lock+0x8>)
 80077e6:	f7ff b89a 	b.w	800691e <__retarget_lock_acquire_recursive>
 80077ea:	bf00      	nop
 80077ec:	200003e4 	.word	0x200003e4

080077f0 <__malloc_unlock>:
 80077f0:	4801      	ldr	r0, [pc, #4]	@ (80077f8 <__malloc_unlock+0x8>)
 80077f2:	f7ff b895 	b.w	8006920 <__retarget_lock_release_recursive>
 80077f6:	bf00      	nop
 80077f8:	200003e4 	.word	0x200003e4

080077fc <_Balloc>:
 80077fc:	b570      	push	{r4, r5, r6, lr}
 80077fe:	69c6      	ldr	r6, [r0, #28]
 8007800:	4604      	mov	r4, r0
 8007802:	460d      	mov	r5, r1
 8007804:	b976      	cbnz	r6, 8007824 <_Balloc+0x28>
 8007806:	2010      	movs	r0, #16
 8007808:	f7ff ff42 	bl	8007690 <malloc>
 800780c:	4602      	mov	r2, r0
 800780e:	61e0      	str	r0, [r4, #28]
 8007810:	b920      	cbnz	r0, 800781c <_Balloc+0x20>
 8007812:	216b      	movs	r1, #107	@ 0x6b
 8007814:	4b17      	ldr	r3, [pc, #92]	@ (8007874 <_Balloc+0x78>)
 8007816:	4818      	ldr	r0, [pc, #96]	@ (8007878 <_Balloc+0x7c>)
 8007818:	f001 fd5c 	bl	80092d4 <__assert_func>
 800781c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007820:	6006      	str	r6, [r0, #0]
 8007822:	60c6      	str	r6, [r0, #12]
 8007824:	69e6      	ldr	r6, [r4, #28]
 8007826:	68f3      	ldr	r3, [r6, #12]
 8007828:	b183      	cbz	r3, 800784c <_Balloc+0x50>
 800782a:	69e3      	ldr	r3, [r4, #28]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007832:	b9b8      	cbnz	r0, 8007864 <_Balloc+0x68>
 8007834:	2101      	movs	r1, #1
 8007836:	fa01 f605 	lsl.w	r6, r1, r5
 800783a:	1d72      	adds	r2, r6, #5
 800783c:	4620      	mov	r0, r4
 800783e:	0092      	lsls	r2, r2, #2
 8007840:	f001 fd66 	bl	8009310 <_calloc_r>
 8007844:	b160      	cbz	r0, 8007860 <_Balloc+0x64>
 8007846:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800784a:	e00e      	b.n	800786a <_Balloc+0x6e>
 800784c:	2221      	movs	r2, #33	@ 0x21
 800784e:	2104      	movs	r1, #4
 8007850:	4620      	mov	r0, r4
 8007852:	f001 fd5d 	bl	8009310 <_calloc_r>
 8007856:	69e3      	ldr	r3, [r4, #28]
 8007858:	60f0      	str	r0, [r6, #12]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d1e4      	bne.n	800782a <_Balloc+0x2e>
 8007860:	2000      	movs	r0, #0
 8007862:	bd70      	pop	{r4, r5, r6, pc}
 8007864:	6802      	ldr	r2, [r0, #0]
 8007866:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800786a:	2300      	movs	r3, #0
 800786c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007870:	e7f7      	b.n	8007862 <_Balloc+0x66>
 8007872:	bf00      	nop
 8007874:	0800a074 	.word	0x0800a074
 8007878:	0800a0f4 	.word	0x0800a0f4

0800787c <_Bfree>:
 800787c:	b570      	push	{r4, r5, r6, lr}
 800787e:	69c6      	ldr	r6, [r0, #28]
 8007880:	4605      	mov	r5, r0
 8007882:	460c      	mov	r4, r1
 8007884:	b976      	cbnz	r6, 80078a4 <_Bfree+0x28>
 8007886:	2010      	movs	r0, #16
 8007888:	f7ff ff02 	bl	8007690 <malloc>
 800788c:	4602      	mov	r2, r0
 800788e:	61e8      	str	r0, [r5, #28]
 8007890:	b920      	cbnz	r0, 800789c <_Bfree+0x20>
 8007892:	218f      	movs	r1, #143	@ 0x8f
 8007894:	4b08      	ldr	r3, [pc, #32]	@ (80078b8 <_Bfree+0x3c>)
 8007896:	4809      	ldr	r0, [pc, #36]	@ (80078bc <_Bfree+0x40>)
 8007898:	f001 fd1c 	bl	80092d4 <__assert_func>
 800789c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078a0:	6006      	str	r6, [r0, #0]
 80078a2:	60c6      	str	r6, [r0, #12]
 80078a4:	b13c      	cbz	r4, 80078b6 <_Bfree+0x3a>
 80078a6:	69eb      	ldr	r3, [r5, #28]
 80078a8:	6862      	ldr	r2, [r4, #4]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078b0:	6021      	str	r1, [r4, #0]
 80078b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078b6:	bd70      	pop	{r4, r5, r6, pc}
 80078b8:	0800a074 	.word	0x0800a074
 80078bc:	0800a0f4 	.word	0x0800a0f4

080078c0 <__multadd>:
 80078c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c4:	4607      	mov	r7, r0
 80078c6:	460c      	mov	r4, r1
 80078c8:	461e      	mov	r6, r3
 80078ca:	2000      	movs	r0, #0
 80078cc:	690d      	ldr	r5, [r1, #16]
 80078ce:	f101 0c14 	add.w	ip, r1, #20
 80078d2:	f8dc 3000 	ldr.w	r3, [ip]
 80078d6:	3001      	adds	r0, #1
 80078d8:	b299      	uxth	r1, r3
 80078da:	fb02 6101 	mla	r1, r2, r1, r6
 80078de:	0c1e      	lsrs	r6, r3, #16
 80078e0:	0c0b      	lsrs	r3, r1, #16
 80078e2:	fb02 3306 	mla	r3, r2, r6, r3
 80078e6:	b289      	uxth	r1, r1
 80078e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078ec:	4285      	cmp	r5, r0
 80078ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078f2:	f84c 1b04 	str.w	r1, [ip], #4
 80078f6:	dcec      	bgt.n	80078d2 <__multadd+0x12>
 80078f8:	b30e      	cbz	r6, 800793e <__multadd+0x7e>
 80078fa:	68a3      	ldr	r3, [r4, #8]
 80078fc:	42ab      	cmp	r3, r5
 80078fe:	dc19      	bgt.n	8007934 <__multadd+0x74>
 8007900:	6861      	ldr	r1, [r4, #4]
 8007902:	4638      	mov	r0, r7
 8007904:	3101      	adds	r1, #1
 8007906:	f7ff ff79 	bl	80077fc <_Balloc>
 800790a:	4680      	mov	r8, r0
 800790c:	b928      	cbnz	r0, 800791a <__multadd+0x5a>
 800790e:	4602      	mov	r2, r0
 8007910:	21ba      	movs	r1, #186	@ 0xba
 8007912:	4b0c      	ldr	r3, [pc, #48]	@ (8007944 <__multadd+0x84>)
 8007914:	480c      	ldr	r0, [pc, #48]	@ (8007948 <__multadd+0x88>)
 8007916:	f001 fcdd 	bl	80092d4 <__assert_func>
 800791a:	6922      	ldr	r2, [r4, #16]
 800791c:	f104 010c 	add.w	r1, r4, #12
 8007920:	3202      	adds	r2, #2
 8007922:	0092      	lsls	r2, r2, #2
 8007924:	300c      	adds	r0, #12
 8007926:	f001 fcc1 	bl	80092ac <memcpy>
 800792a:	4621      	mov	r1, r4
 800792c:	4638      	mov	r0, r7
 800792e:	f7ff ffa5 	bl	800787c <_Bfree>
 8007932:	4644      	mov	r4, r8
 8007934:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007938:	3501      	adds	r5, #1
 800793a:	615e      	str	r6, [r3, #20]
 800793c:	6125      	str	r5, [r4, #16]
 800793e:	4620      	mov	r0, r4
 8007940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007944:	0800a0e3 	.word	0x0800a0e3
 8007948:	0800a0f4 	.word	0x0800a0f4

0800794c <__s2b>:
 800794c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007950:	4615      	mov	r5, r2
 8007952:	2209      	movs	r2, #9
 8007954:	461f      	mov	r7, r3
 8007956:	3308      	adds	r3, #8
 8007958:	460c      	mov	r4, r1
 800795a:	fb93 f3f2 	sdiv	r3, r3, r2
 800795e:	4606      	mov	r6, r0
 8007960:	2201      	movs	r2, #1
 8007962:	2100      	movs	r1, #0
 8007964:	429a      	cmp	r2, r3
 8007966:	db09      	blt.n	800797c <__s2b+0x30>
 8007968:	4630      	mov	r0, r6
 800796a:	f7ff ff47 	bl	80077fc <_Balloc>
 800796e:	b940      	cbnz	r0, 8007982 <__s2b+0x36>
 8007970:	4602      	mov	r2, r0
 8007972:	21d3      	movs	r1, #211	@ 0xd3
 8007974:	4b18      	ldr	r3, [pc, #96]	@ (80079d8 <__s2b+0x8c>)
 8007976:	4819      	ldr	r0, [pc, #100]	@ (80079dc <__s2b+0x90>)
 8007978:	f001 fcac 	bl	80092d4 <__assert_func>
 800797c:	0052      	lsls	r2, r2, #1
 800797e:	3101      	adds	r1, #1
 8007980:	e7f0      	b.n	8007964 <__s2b+0x18>
 8007982:	9b08      	ldr	r3, [sp, #32]
 8007984:	2d09      	cmp	r5, #9
 8007986:	6143      	str	r3, [r0, #20]
 8007988:	f04f 0301 	mov.w	r3, #1
 800798c:	6103      	str	r3, [r0, #16]
 800798e:	dd16      	ble.n	80079be <__s2b+0x72>
 8007990:	f104 0909 	add.w	r9, r4, #9
 8007994:	46c8      	mov	r8, r9
 8007996:	442c      	add	r4, r5
 8007998:	f818 3b01 	ldrb.w	r3, [r8], #1
 800799c:	4601      	mov	r1, r0
 800799e:	220a      	movs	r2, #10
 80079a0:	4630      	mov	r0, r6
 80079a2:	3b30      	subs	r3, #48	@ 0x30
 80079a4:	f7ff ff8c 	bl	80078c0 <__multadd>
 80079a8:	45a0      	cmp	r8, r4
 80079aa:	d1f5      	bne.n	8007998 <__s2b+0x4c>
 80079ac:	f1a5 0408 	sub.w	r4, r5, #8
 80079b0:	444c      	add	r4, r9
 80079b2:	1b2d      	subs	r5, r5, r4
 80079b4:	1963      	adds	r3, r4, r5
 80079b6:	42bb      	cmp	r3, r7
 80079b8:	db04      	blt.n	80079c4 <__s2b+0x78>
 80079ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079be:	2509      	movs	r5, #9
 80079c0:	340a      	adds	r4, #10
 80079c2:	e7f6      	b.n	80079b2 <__s2b+0x66>
 80079c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80079c8:	4601      	mov	r1, r0
 80079ca:	220a      	movs	r2, #10
 80079cc:	4630      	mov	r0, r6
 80079ce:	3b30      	subs	r3, #48	@ 0x30
 80079d0:	f7ff ff76 	bl	80078c0 <__multadd>
 80079d4:	e7ee      	b.n	80079b4 <__s2b+0x68>
 80079d6:	bf00      	nop
 80079d8:	0800a0e3 	.word	0x0800a0e3
 80079dc:	0800a0f4 	.word	0x0800a0f4

080079e0 <__hi0bits>:
 80079e0:	4603      	mov	r3, r0
 80079e2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079e6:	bf3a      	itte	cc
 80079e8:	0403      	lslcc	r3, r0, #16
 80079ea:	2010      	movcc	r0, #16
 80079ec:	2000      	movcs	r0, #0
 80079ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079f2:	bf3c      	itt	cc
 80079f4:	021b      	lslcc	r3, r3, #8
 80079f6:	3008      	addcc	r0, #8
 80079f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079fc:	bf3c      	itt	cc
 80079fe:	011b      	lslcc	r3, r3, #4
 8007a00:	3004      	addcc	r0, #4
 8007a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a06:	bf3c      	itt	cc
 8007a08:	009b      	lslcc	r3, r3, #2
 8007a0a:	3002      	addcc	r0, #2
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	db05      	blt.n	8007a1c <__hi0bits+0x3c>
 8007a10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a14:	f100 0001 	add.w	r0, r0, #1
 8007a18:	bf08      	it	eq
 8007a1a:	2020      	moveq	r0, #32
 8007a1c:	4770      	bx	lr

08007a1e <__lo0bits>:
 8007a1e:	6803      	ldr	r3, [r0, #0]
 8007a20:	4602      	mov	r2, r0
 8007a22:	f013 0007 	ands.w	r0, r3, #7
 8007a26:	d00b      	beq.n	8007a40 <__lo0bits+0x22>
 8007a28:	07d9      	lsls	r1, r3, #31
 8007a2a:	d421      	bmi.n	8007a70 <__lo0bits+0x52>
 8007a2c:	0798      	lsls	r0, r3, #30
 8007a2e:	bf49      	itett	mi
 8007a30:	085b      	lsrmi	r3, r3, #1
 8007a32:	089b      	lsrpl	r3, r3, #2
 8007a34:	2001      	movmi	r0, #1
 8007a36:	6013      	strmi	r3, [r2, #0]
 8007a38:	bf5c      	itt	pl
 8007a3a:	2002      	movpl	r0, #2
 8007a3c:	6013      	strpl	r3, [r2, #0]
 8007a3e:	4770      	bx	lr
 8007a40:	b299      	uxth	r1, r3
 8007a42:	b909      	cbnz	r1, 8007a48 <__lo0bits+0x2a>
 8007a44:	2010      	movs	r0, #16
 8007a46:	0c1b      	lsrs	r3, r3, #16
 8007a48:	b2d9      	uxtb	r1, r3
 8007a4a:	b909      	cbnz	r1, 8007a50 <__lo0bits+0x32>
 8007a4c:	3008      	adds	r0, #8
 8007a4e:	0a1b      	lsrs	r3, r3, #8
 8007a50:	0719      	lsls	r1, r3, #28
 8007a52:	bf04      	itt	eq
 8007a54:	091b      	lsreq	r3, r3, #4
 8007a56:	3004      	addeq	r0, #4
 8007a58:	0799      	lsls	r1, r3, #30
 8007a5a:	bf04      	itt	eq
 8007a5c:	089b      	lsreq	r3, r3, #2
 8007a5e:	3002      	addeq	r0, #2
 8007a60:	07d9      	lsls	r1, r3, #31
 8007a62:	d403      	bmi.n	8007a6c <__lo0bits+0x4e>
 8007a64:	085b      	lsrs	r3, r3, #1
 8007a66:	f100 0001 	add.w	r0, r0, #1
 8007a6a:	d003      	beq.n	8007a74 <__lo0bits+0x56>
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	4770      	bx	lr
 8007a70:	2000      	movs	r0, #0
 8007a72:	4770      	bx	lr
 8007a74:	2020      	movs	r0, #32
 8007a76:	4770      	bx	lr

08007a78 <__i2b>:
 8007a78:	b510      	push	{r4, lr}
 8007a7a:	460c      	mov	r4, r1
 8007a7c:	2101      	movs	r1, #1
 8007a7e:	f7ff febd 	bl	80077fc <_Balloc>
 8007a82:	4602      	mov	r2, r0
 8007a84:	b928      	cbnz	r0, 8007a92 <__i2b+0x1a>
 8007a86:	f240 1145 	movw	r1, #325	@ 0x145
 8007a8a:	4b04      	ldr	r3, [pc, #16]	@ (8007a9c <__i2b+0x24>)
 8007a8c:	4804      	ldr	r0, [pc, #16]	@ (8007aa0 <__i2b+0x28>)
 8007a8e:	f001 fc21 	bl	80092d4 <__assert_func>
 8007a92:	2301      	movs	r3, #1
 8007a94:	6144      	str	r4, [r0, #20]
 8007a96:	6103      	str	r3, [r0, #16]
 8007a98:	bd10      	pop	{r4, pc}
 8007a9a:	bf00      	nop
 8007a9c:	0800a0e3 	.word	0x0800a0e3
 8007aa0:	0800a0f4 	.word	0x0800a0f4

08007aa4 <__multiply>:
 8007aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa8:	4617      	mov	r7, r2
 8007aaa:	690a      	ldr	r2, [r1, #16]
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	4689      	mov	r9, r1
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	bfa2      	ittt	ge
 8007ab4:	463b      	movge	r3, r7
 8007ab6:	460f      	movge	r7, r1
 8007ab8:	4699      	movge	r9, r3
 8007aba:	693d      	ldr	r5, [r7, #16]
 8007abc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	6879      	ldr	r1, [r7, #4]
 8007ac4:	eb05 060a 	add.w	r6, r5, sl
 8007ac8:	42b3      	cmp	r3, r6
 8007aca:	b085      	sub	sp, #20
 8007acc:	bfb8      	it	lt
 8007ace:	3101      	addlt	r1, #1
 8007ad0:	f7ff fe94 	bl	80077fc <_Balloc>
 8007ad4:	b930      	cbnz	r0, 8007ae4 <__multiply+0x40>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007adc:	4b40      	ldr	r3, [pc, #256]	@ (8007be0 <__multiply+0x13c>)
 8007ade:	4841      	ldr	r0, [pc, #260]	@ (8007be4 <__multiply+0x140>)
 8007ae0:	f001 fbf8 	bl	80092d4 <__assert_func>
 8007ae4:	f100 0414 	add.w	r4, r0, #20
 8007ae8:	4623      	mov	r3, r4
 8007aea:	2200      	movs	r2, #0
 8007aec:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007af0:	4573      	cmp	r3, lr
 8007af2:	d320      	bcc.n	8007b36 <__multiply+0x92>
 8007af4:	f107 0814 	add.w	r8, r7, #20
 8007af8:	f109 0114 	add.w	r1, r9, #20
 8007afc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007b00:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007b04:	9302      	str	r3, [sp, #8]
 8007b06:	1beb      	subs	r3, r5, r7
 8007b08:	3b15      	subs	r3, #21
 8007b0a:	f023 0303 	bic.w	r3, r3, #3
 8007b0e:	3304      	adds	r3, #4
 8007b10:	3715      	adds	r7, #21
 8007b12:	42bd      	cmp	r5, r7
 8007b14:	bf38      	it	cc
 8007b16:	2304      	movcc	r3, #4
 8007b18:	9301      	str	r3, [sp, #4]
 8007b1a:	9b02      	ldr	r3, [sp, #8]
 8007b1c:	9103      	str	r1, [sp, #12]
 8007b1e:	428b      	cmp	r3, r1
 8007b20:	d80c      	bhi.n	8007b3c <__multiply+0x98>
 8007b22:	2e00      	cmp	r6, #0
 8007b24:	dd03      	ble.n	8007b2e <__multiply+0x8a>
 8007b26:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d055      	beq.n	8007bda <__multiply+0x136>
 8007b2e:	6106      	str	r6, [r0, #16]
 8007b30:	b005      	add	sp, #20
 8007b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b36:	f843 2b04 	str.w	r2, [r3], #4
 8007b3a:	e7d9      	b.n	8007af0 <__multiply+0x4c>
 8007b3c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b40:	f1ba 0f00 	cmp.w	sl, #0
 8007b44:	d01f      	beq.n	8007b86 <__multiply+0xe2>
 8007b46:	46c4      	mov	ip, r8
 8007b48:	46a1      	mov	r9, r4
 8007b4a:	2700      	movs	r7, #0
 8007b4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b50:	f8d9 3000 	ldr.w	r3, [r9]
 8007b54:	fa1f fb82 	uxth.w	fp, r2
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b5e:	443b      	add	r3, r7
 8007b60:	f8d9 7000 	ldr.w	r7, [r9]
 8007b64:	0c12      	lsrs	r2, r2, #16
 8007b66:	0c3f      	lsrs	r7, r7, #16
 8007b68:	fb0a 7202 	mla	r2, sl, r2, r7
 8007b6c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b76:	4565      	cmp	r5, ip
 8007b78:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007b7c:	f849 3b04 	str.w	r3, [r9], #4
 8007b80:	d8e4      	bhi.n	8007b4c <__multiply+0xa8>
 8007b82:	9b01      	ldr	r3, [sp, #4]
 8007b84:	50e7      	str	r7, [r4, r3]
 8007b86:	9b03      	ldr	r3, [sp, #12]
 8007b88:	3104      	adds	r1, #4
 8007b8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b8e:	f1b9 0f00 	cmp.w	r9, #0
 8007b92:	d020      	beq.n	8007bd6 <__multiply+0x132>
 8007b94:	4647      	mov	r7, r8
 8007b96:	46a4      	mov	ip, r4
 8007b98:	f04f 0a00 	mov.w	sl, #0
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	f8b7 b000 	ldrh.w	fp, [r7]
 8007ba2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	fb09 220b 	mla	r2, r9, fp, r2
 8007bac:	4452      	add	r2, sl
 8007bae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bb2:	f84c 3b04 	str.w	r3, [ip], #4
 8007bb6:	f857 3b04 	ldr.w	r3, [r7], #4
 8007bba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bbe:	f8bc 3000 	ldrh.w	r3, [ip]
 8007bc2:	42bd      	cmp	r5, r7
 8007bc4:	fb09 330a 	mla	r3, r9, sl, r3
 8007bc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007bcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bd0:	d8e5      	bhi.n	8007b9e <__multiply+0xfa>
 8007bd2:	9a01      	ldr	r2, [sp, #4]
 8007bd4:	50a3      	str	r3, [r4, r2]
 8007bd6:	3404      	adds	r4, #4
 8007bd8:	e79f      	b.n	8007b1a <__multiply+0x76>
 8007bda:	3e01      	subs	r6, #1
 8007bdc:	e7a1      	b.n	8007b22 <__multiply+0x7e>
 8007bde:	bf00      	nop
 8007be0:	0800a0e3 	.word	0x0800a0e3
 8007be4:	0800a0f4 	.word	0x0800a0f4

08007be8 <__pow5mult>:
 8007be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bec:	4615      	mov	r5, r2
 8007bee:	f012 0203 	ands.w	r2, r2, #3
 8007bf2:	4607      	mov	r7, r0
 8007bf4:	460e      	mov	r6, r1
 8007bf6:	d007      	beq.n	8007c08 <__pow5mult+0x20>
 8007bf8:	4c25      	ldr	r4, [pc, #148]	@ (8007c90 <__pow5mult+0xa8>)
 8007bfa:	3a01      	subs	r2, #1
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c02:	f7ff fe5d 	bl	80078c0 <__multadd>
 8007c06:	4606      	mov	r6, r0
 8007c08:	10ad      	asrs	r5, r5, #2
 8007c0a:	d03d      	beq.n	8007c88 <__pow5mult+0xa0>
 8007c0c:	69fc      	ldr	r4, [r7, #28]
 8007c0e:	b97c      	cbnz	r4, 8007c30 <__pow5mult+0x48>
 8007c10:	2010      	movs	r0, #16
 8007c12:	f7ff fd3d 	bl	8007690 <malloc>
 8007c16:	4602      	mov	r2, r0
 8007c18:	61f8      	str	r0, [r7, #28]
 8007c1a:	b928      	cbnz	r0, 8007c28 <__pow5mult+0x40>
 8007c1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c20:	4b1c      	ldr	r3, [pc, #112]	@ (8007c94 <__pow5mult+0xac>)
 8007c22:	481d      	ldr	r0, [pc, #116]	@ (8007c98 <__pow5mult+0xb0>)
 8007c24:	f001 fb56 	bl	80092d4 <__assert_func>
 8007c28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c2c:	6004      	str	r4, [r0, #0]
 8007c2e:	60c4      	str	r4, [r0, #12]
 8007c30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c38:	b94c      	cbnz	r4, 8007c4e <__pow5mult+0x66>
 8007c3a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f7ff ff1a 	bl	8007a78 <__i2b>
 8007c44:	2300      	movs	r3, #0
 8007c46:	4604      	mov	r4, r0
 8007c48:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c4c:	6003      	str	r3, [r0, #0]
 8007c4e:	f04f 0900 	mov.w	r9, #0
 8007c52:	07eb      	lsls	r3, r5, #31
 8007c54:	d50a      	bpl.n	8007c6c <__pow5mult+0x84>
 8007c56:	4631      	mov	r1, r6
 8007c58:	4622      	mov	r2, r4
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	f7ff ff22 	bl	8007aa4 <__multiply>
 8007c60:	4680      	mov	r8, r0
 8007c62:	4631      	mov	r1, r6
 8007c64:	4638      	mov	r0, r7
 8007c66:	f7ff fe09 	bl	800787c <_Bfree>
 8007c6a:	4646      	mov	r6, r8
 8007c6c:	106d      	asrs	r5, r5, #1
 8007c6e:	d00b      	beq.n	8007c88 <__pow5mult+0xa0>
 8007c70:	6820      	ldr	r0, [r4, #0]
 8007c72:	b938      	cbnz	r0, 8007c84 <__pow5mult+0x9c>
 8007c74:	4622      	mov	r2, r4
 8007c76:	4621      	mov	r1, r4
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff ff13 	bl	8007aa4 <__multiply>
 8007c7e:	6020      	str	r0, [r4, #0]
 8007c80:	f8c0 9000 	str.w	r9, [r0]
 8007c84:	4604      	mov	r4, r0
 8007c86:	e7e4      	b.n	8007c52 <__pow5mult+0x6a>
 8007c88:	4630      	mov	r0, r6
 8007c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c8e:	bf00      	nop
 8007c90:	0800a204 	.word	0x0800a204
 8007c94:	0800a074 	.word	0x0800a074
 8007c98:	0800a0f4 	.word	0x0800a0f4

08007c9c <__lshift>:
 8007c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca0:	460c      	mov	r4, r1
 8007ca2:	4607      	mov	r7, r0
 8007ca4:	4691      	mov	r9, r2
 8007ca6:	6923      	ldr	r3, [r4, #16]
 8007ca8:	6849      	ldr	r1, [r1, #4]
 8007caa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cae:	68a3      	ldr	r3, [r4, #8]
 8007cb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cb4:	f108 0601 	add.w	r6, r8, #1
 8007cb8:	42b3      	cmp	r3, r6
 8007cba:	db0b      	blt.n	8007cd4 <__lshift+0x38>
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	f7ff fd9d 	bl	80077fc <_Balloc>
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	b948      	cbnz	r0, 8007cda <__lshift+0x3e>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ccc:	4b27      	ldr	r3, [pc, #156]	@ (8007d6c <__lshift+0xd0>)
 8007cce:	4828      	ldr	r0, [pc, #160]	@ (8007d70 <__lshift+0xd4>)
 8007cd0:	f001 fb00 	bl	80092d4 <__assert_func>
 8007cd4:	3101      	adds	r1, #1
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	e7ee      	b.n	8007cb8 <__lshift+0x1c>
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f100 0114 	add.w	r1, r0, #20
 8007ce0:	f100 0210 	add.w	r2, r0, #16
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	4553      	cmp	r3, sl
 8007ce8:	db33      	blt.n	8007d52 <__lshift+0xb6>
 8007cea:	6920      	ldr	r0, [r4, #16]
 8007cec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cf0:	f104 0314 	add.w	r3, r4, #20
 8007cf4:	f019 091f 	ands.w	r9, r9, #31
 8007cf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d00:	d02b      	beq.n	8007d5a <__lshift+0xbe>
 8007d02:	468a      	mov	sl, r1
 8007d04:	2200      	movs	r2, #0
 8007d06:	f1c9 0e20 	rsb	lr, r9, #32
 8007d0a:	6818      	ldr	r0, [r3, #0]
 8007d0c:	fa00 f009 	lsl.w	r0, r0, r9
 8007d10:	4310      	orrs	r0, r2
 8007d12:	f84a 0b04 	str.w	r0, [sl], #4
 8007d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1a:	459c      	cmp	ip, r3
 8007d1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d20:	d8f3      	bhi.n	8007d0a <__lshift+0x6e>
 8007d22:	ebac 0304 	sub.w	r3, ip, r4
 8007d26:	3b15      	subs	r3, #21
 8007d28:	f023 0303 	bic.w	r3, r3, #3
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	f104 0015 	add.w	r0, r4, #21
 8007d32:	4560      	cmp	r0, ip
 8007d34:	bf88      	it	hi
 8007d36:	2304      	movhi	r3, #4
 8007d38:	50ca      	str	r2, [r1, r3]
 8007d3a:	b10a      	cbz	r2, 8007d40 <__lshift+0xa4>
 8007d3c:	f108 0602 	add.w	r6, r8, #2
 8007d40:	3e01      	subs	r6, #1
 8007d42:	4638      	mov	r0, r7
 8007d44:	4621      	mov	r1, r4
 8007d46:	612e      	str	r6, [r5, #16]
 8007d48:	f7ff fd98 	bl	800787c <_Bfree>
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d52:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d56:	3301      	adds	r3, #1
 8007d58:	e7c5      	b.n	8007ce6 <__lshift+0x4a>
 8007d5a:	3904      	subs	r1, #4
 8007d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d60:	459c      	cmp	ip, r3
 8007d62:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d66:	d8f9      	bhi.n	8007d5c <__lshift+0xc0>
 8007d68:	e7ea      	b.n	8007d40 <__lshift+0xa4>
 8007d6a:	bf00      	nop
 8007d6c:	0800a0e3 	.word	0x0800a0e3
 8007d70:	0800a0f4 	.word	0x0800a0f4

08007d74 <__mcmp>:
 8007d74:	4603      	mov	r3, r0
 8007d76:	690a      	ldr	r2, [r1, #16]
 8007d78:	6900      	ldr	r0, [r0, #16]
 8007d7a:	b530      	push	{r4, r5, lr}
 8007d7c:	1a80      	subs	r0, r0, r2
 8007d7e:	d10e      	bne.n	8007d9e <__mcmp+0x2a>
 8007d80:	3314      	adds	r3, #20
 8007d82:	3114      	adds	r1, #20
 8007d84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d94:	4295      	cmp	r5, r2
 8007d96:	d003      	beq.n	8007da0 <__mcmp+0x2c>
 8007d98:	d205      	bcs.n	8007da6 <__mcmp+0x32>
 8007d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9e:	bd30      	pop	{r4, r5, pc}
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d3f3      	bcc.n	8007d8c <__mcmp+0x18>
 8007da4:	e7fb      	b.n	8007d9e <__mcmp+0x2a>
 8007da6:	2001      	movs	r0, #1
 8007da8:	e7f9      	b.n	8007d9e <__mcmp+0x2a>
	...

08007dac <__mdiff>:
 8007dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db0:	4689      	mov	r9, r1
 8007db2:	4606      	mov	r6, r0
 8007db4:	4611      	mov	r1, r2
 8007db6:	4648      	mov	r0, r9
 8007db8:	4614      	mov	r4, r2
 8007dba:	f7ff ffdb 	bl	8007d74 <__mcmp>
 8007dbe:	1e05      	subs	r5, r0, #0
 8007dc0:	d112      	bne.n	8007de8 <__mdiff+0x3c>
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff fd19 	bl	80077fc <_Balloc>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	b928      	cbnz	r0, 8007dda <__mdiff+0x2e>
 8007dce:	f240 2137 	movw	r1, #567	@ 0x237
 8007dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8007ecc <__mdiff+0x120>)
 8007dd4:	483e      	ldr	r0, [pc, #248]	@ (8007ed0 <__mdiff+0x124>)
 8007dd6:	f001 fa7d 	bl	80092d4 <__assert_func>
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007de0:	4610      	mov	r0, r2
 8007de2:	b003      	add	sp, #12
 8007de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de8:	bfbc      	itt	lt
 8007dea:	464b      	movlt	r3, r9
 8007dec:	46a1      	movlt	r9, r4
 8007dee:	4630      	mov	r0, r6
 8007df0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007df4:	bfba      	itte	lt
 8007df6:	461c      	movlt	r4, r3
 8007df8:	2501      	movlt	r5, #1
 8007dfa:	2500      	movge	r5, #0
 8007dfc:	f7ff fcfe 	bl	80077fc <_Balloc>
 8007e00:	4602      	mov	r2, r0
 8007e02:	b918      	cbnz	r0, 8007e0c <__mdiff+0x60>
 8007e04:	f240 2145 	movw	r1, #581	@ 0x245
 8007e08:	4b30      	ldr	r3, [pc, #192]	@ (8007ecc <__mdiff+0x120>)
 8007e0a:	e7e3      	b.n	8007dd4 <__mdiff+0x28>
 8007e0c:	f100 0b14 	add.w	fp, r0, #20
 8007e10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e14:	f109 0310 	add.w	r3, r9, #16
 8007e18:	60c5      	str	r5, [r0, #12]
 8007e1a:	f04f 0c00 	mov.w	ip, #0
 8007e1e:	f109 0514 	add.w	r5, r9, #20
 8007e22:	46d9      	mov	r9, fp
 8007e24:	6926      	ldr	r6, [r4, #16]
 8007e26:	f104 0e14 	add.w	lr, r4, #20
 8007e2a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e2e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	9b01      	ldr	r3, [sp, #4]
 8007e36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e3e:	b281      	uxth	r1, r0
 8007e40:	9301      	str	r3, [sp, #4]
 8007e42:	fa1f f38a 	uxth.w	r3, sl
 8007e46:	1a5b      	subs	r3, r3, r1
 8007e48:	0c00      	lsrs	r0, r0, #16
 8007e4a:	4463      	add	r3, ip
 8007e4c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e50:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e5a:	4576      	cmp	r6, lr
 8007e5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e60:	f849 3b04 	str.w	r3, [r9], #4
 8007e64:	d8e6      	bhi.n	8007e34 <__mdiff+0x88>
 8007e66:	1b33      	subs	r3, r6, r4
 8007e68:	3b15      	subs	r3, #21
 8007e6a:	f023 0303 	bic.w	r3, r3, #3
 8007e6e:	3415      	adds	r4, #21
 8007e70:	3304      	adds	r3, #4
 8007e72:	42a6      	cmp	r6, r4
 8007e74:	bf38      	it	cc
 8007e76:	2304      	movcc	r3, #4
 8007e78:	441d      	add	r5, r3
 8007e7a:	445b      	add	r3, fp
 8007e7c:	461e      	mov	r6, r3
 8007e7e:	462c      	mov	r4, r5
 8007e80:	4544      	cmp	r4, r8
 8007e82:	d30e      	bcc.n	8007ea2 <__mdiff+0xf6>
 8007e84:	f108 0103 	add.w	r1, r8, #3
 8007e88:	1b49      	subs	r1, r1, r5
 8007e8a:	f021 0103 	bic.w	r1, r1, #3
 8007e8e:	3d03      	subs	r5, #3
 8007e90:	45a8      	cmp	r8, r5
 8007e92:	bf38      	it	cc
 8007e94:	2100      	movcc	r1, #0
 8007e96:	440b      	add	r3, r1
 8007e98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e9c:	b199      	cbz	r1, 8007ec6 <__mdiff+0x11a>
 8007e9e:	6117      	str	r7, [r2, #16]
 8007ea0:	e79e      	b.n	8007de0 <__mdiff+0x34>
 8007ea2:	46e6      	mov	lr, ip
 8007ea4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ea8:	fa1f fc81 	uxth.w	ip, r1
 8007eac:	44f4      	add	ip, lr
 8007eae:	0c08      	lsrs	r0, r1, #16
 8007eb0:	4471      	add	r1, lr
 8007eb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007eb6:	b289      	uxth	r1, r1
 8007eb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ebc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ec0:	f846 1b04 	str.w	r1, [r6], #4
 8007ec4:	e7dc      	b.n	8007e80 <__mdiff+0xd4>
 8007ec6:	3f01      	subs	r7, #1
 8007ec8:	e7e6      	b.n	8007e98 <__mdiff+0xec>
 8007eca:	bf00      	nop
 8007ecc:	0800a0e3 	.word	0x0800a0e3
 8007ed0:	0800a0f4 	.word	0x0800a0f4

08007ed4 <__ulp>:
 8007ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8007f10 <__ulp+0x3c>)
 8007ed6:	400b      	ands	r3, r1
 8007ed8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	dc08      	bgt.n	8007ef2 <__ulp+0x1e>
 8007ee0:	425b      	negs	r3, r3
 8007ee2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007ee6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007eea:	da04      	bge.n	8007ef6 <__ulp+0x22>
 8007eec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007ef0:	4113      	asrs	r3, r2
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	e008      	b.n	8007f08 <__ulp+0x34>
 8007ef6:	f1a2 0314 	sub.w	r3, r2, #20
 8007efa:	2b1e      	cmp	r3, #30
 8007efc:	bfd6      	itet	le
 8007efe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f02:	2201      	movgt	r2, #1
 8007f04:	40da      	lsrle	r2, r3
 8007f06:	2300      	movs	r3, #0
 8007f08:	4619      	mov	r1, r3
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	7ff00000 	.word	0x7ff00000

08007f14 <__b2d>:
 8007f14:	6902      	ldr	r2, [r0, #16]
 8007f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f18:	f100 0614 	add.w	r6, r0, #20
 8007f1c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007f20:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007f24:	4f1e      	ldr	r7, [pc, #120]	@ (8007fa0 <__b2d+0x8c>)
 8007f26:	4620      	mov	r0, r4
 8007f28:	f7ff fd5a 	bl	80079e0 <__hi0bits>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	f1c0 0020 	rsb	r0, r0, #32
 8007f32:	2b0a      	cmp	r3, #10
 8007f34:	f1a2 0504 	sub.w	r5, r2, #4
 8007f38:	6008      	str	r0, [r1, #0]
 8007f3a:	dc12      	bgt.n	8007f62 <__b2d+0x4e>
 8007f3c:	42ae      	cmp	r6, r5
 8007f3e:	bf2c      	ite	cs
 8007f40:	2200      	movcs	r2, #0
 8007f42:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f46:	f1c3 0c0b 	rsb	ip, r3, #11
 8007f4a:	3315      	adds	r3, #21
 8007f4c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007f50:	fa04 f303 	lsl.w	r3, r4, r3
 8007f54:	fa22 f20c 	lsr.w	r2, r2, ip
 8007f58:	ea4e 0107 	orr.w	r1, lr, r7
 8007f5c:	431a      	orrs	r2, r3
 8007f5e:	4610      	mov	r0, r2
 8007f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f62:	42ae      	cmp	r6, r5
 8007f64:	bf36      	itet	cc
 8007f66:	f1a2 0508 	subcc.w	r5, r2, #8
 8007f6a:	2200      	movcs	r2, #0
 8007f6c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f70:	3b0b      	subs	r3, #11
 8007f72:	d012      	beq.n	8007f9a <__b2d+0x86>
 8007f74:	f1c3 0720 	rsb	r7, r3, #32
 8007f78:	fa22 f107 	lsr.w	r1, r2, r7
 8007f7c:	409c      	lsls	r4, r3
 8007f7e:	430c      	orrs	r4, r1
 8007f80:	42b5      	cmp	r5, r6
 8007f82:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007f86:	bf94      	ite	ls
 8007f88:	2400      	movls	r4, #0
 8007f8a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007f8e:	409a      	lsls	r2, r3
 8007f90:	40fc      	lsrs	r4, r7
 8007f92:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007f96:	4322      	orrs	r2, r4
 8007f98:	e7e1      	b.n	8007f5e <__b2d+0x4a>
 8007f9a:	ea44 0107 	orr.w	r1, r4, r7
 8007f9e:	e7de      	b.n	8007f5e <__b2d+0x4a>
 8007fa0:	3ff00000 	.word	0x3ff00000

08007fa4 <__d2b>:
 8007fa4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007fa8:	2101      	movs	r1, #1
 8007faa:	4690      	mov	r8, r2
 8007fac:	4699      	mov	r9, r3
 8007fae:	9e08      	ldr	r6, [sp, #32]
 8007fb0:	f7ff fc24 	bl	80077fc <_Balloc>
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	b930      	cbnz	r0, 8007fc6 <__d2b+0x22>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	f240 310f 	movw	r1, #783	@ 0x30f
 8007fbe:	4b23      	ldr	r3, [pc, #140]	@ (800804c <__d2b+0xa8>)
 8007fc0:	4823      	ldr	r0, [pc, #140]	@ (8008050 <__d2b+0xac>)
 8007fc2:	f001 f987 	bl	80092d4 <__assert_func>
 8007fc6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007fca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fce:	b10d      	cbz	r5, 8007fd4 <__d2b+0x30>
 8007fd0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007fd4:	9301      	str	r3, [sp, #4]
 8007fd6:	f1b8 0300 	subs.w	r3, r8, #0
 8007fda:	d024      	beq.n	8008026 <__d2b+0x82>
 8007fdc:	4668      	mov	r0, sp
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	f7ff fd1d 	bl	8007a1e <__lo0bits>
 8007fe4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fe8:	b1d8      	cbz	r0, 8008022 <__d2b+0x7e>
 8007fea:	f1c0 0320 	rsb	r3, r0, #32
 8007fee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff2:	430b      	orrs	r3, r1
 8007ff4:	40c2      	lsrs	r2, r0
 8007ff6:	6163      	str	r3, [r4, #20]
 8007ff8:	9201      	str	r2, [sp, #4]
 8007ffa:	9b01      	ldr	r3, [sp, #4]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	bf0c      	ite	eq
 8008000:	2201      	moveq	r2, #1
 8008002:	2202      	movne	r2, #2
 8008004:	61a3      	str	r3, [r4, #24]
 8008006:	6122      	str	r2, [r4, #16]
 8008008:	b1ad      	cbz	r5, 8008036 <__d2b+0x92>
 800800a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800800e:	4405      	add	r5, r0
 8008010:	6035      	str	r5, [r6, #0]
 8008012:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008018:	6018      	str	r0, [r3, #0]
 800801a:	4620      	mov	r0, r4
 800801c:	b002      	add	sp, #8
 800801e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008022:	6161      	str	r1, [r4, #20]
 8008024:	e7e9      	b.n	8007ffa <__d2b+0x56>
 8008026:	a801      	add	r0, sp, #4
 8008028:	f7ff fcf9 	bl	8007a1e <__lo0bits>
 800802c:	9b01      	ldr	r3, [sp, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	6163      	str	r3, [r4, #20]
 8008032:	3020      	adds	r0, #32
 8008034:	e7e7      	b.n	8008006 <__d2b+0x62>
 8008036:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800803a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800803e:	6030      	str	r0, [r6, #0]
 8008040:	6918      	ldr	r0, [r3, #16]
 8008042:	f7ff fccd 	bl	80079e0 <__hi0bits>
 8008046:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800804a:	e7e4      	b.n	8008016 <__d2b+0x72>
 800804c:	0800a0e3 	.word	0x0800a0e3
 8008050:	0800a0f4 	.word	0x0800a0f4

08008054 <__ratio>:
 8008054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008058:	b085      	sub	sp, #20
 800805a:	e9cd 1000 	strd	r1, r0, [sp]
 800805e:	a902      	add	r1, sp, #8
 8008060:	f7ff ff58 	bl	8007f14 <__b2d>
 8008064:	468b      	mov	fp, r1
 8008066:	4606      	mov	r6, r0
 8008068:	460f      	mov	r7, r1
 800806a:	9800      	ldr	r0, [sp, #0]
 800806c:	a903      	add	r1, sp, #12
 800806e:	f7ff ff51 	bl	8007f14 <__b2d>
 8008072:	460d      	mov	r5, r1
 8008074:	9b01      	ldr	r3, [sp, #4]
 8008076:	4689      	mov	r9, r1
 8008078:	6919      	ldr	r1, [r3, #16]
 800807a:	9b00      	ldr	r3, [sp, #0]
 800807c:	4604      	mov	r4, r0
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	4630      	mov	r0, r6
 8008082:	1ac9      	subs	r1, r1, r3
 8008084:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008088:	1a9b      	subs	r3, r3, r2
 800808a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800808e:	2b00      	cmp	r3, #0
 8008090:	bfcd      	iteet	gt
 8008092:	463a      	movgt	r2, r7
 8008094:	462a      	movle	r2, r5
 8008096:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800809a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800809e:	bfd8      	it	le
 80080a0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80080a4:	464b      	mov	r3, r9
 80080a6:	4622      	mov	r2, r4
 80080a8:	4659      	mov	r1, fp
 80080aa:	f7f8 fb3f 	bl	800072c <__aeabi_ddiv>
 80080ae:	b005      	add	sp, #20
 80080b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080b4 <__copybits>:
 80080b4:	3901      	subs	r1, #1
 80080b6:	b570      	push	{r4, r5, r6, lr}
 80080b8:	1149      	asrs	r1, r1, #5
 80080ba:	6914      	ldr	r4, [r2, #16]
 80080bc:	3101      	adds	r1, #1
 80080be:	f102 0314 	add.w	r3, r2, #20
 80080c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80080c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80080ca:	1f05      	subs	r5, r0, #4
 80080cc:	42a3      	cmp	r3, r4
 80080ce:	d30c      	bcc.n	80080ea <__copybits+0x36>
 80080d0:	1aa3      	subs	r3, r4, r2
 80080d2:	3b11      	subs	r3, #17
 80080d4:	f023 0303 	bic.w	r3, r3, #3
 80080d8:	3211      	adds	r2, #17
 80080da:	42a2      	cmp	r2, r4
 80080dc:	bf88      	it	hi
 80080de:	2300      	movhi	r3, #0
 80080e0:	4418      	add	r0, r3
 80080e2:	2300      	movs	r3, #0
 80080e4:	4288      	cmp	r0, r1
 80080e6:	d305      	bcc.n	80080f4 <__copybits+0x40>
 80080e8:	bd70      	pop	{r4, r5, r6, pc}
 80080ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80080ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80080f2:	e7eb      	b.n	80080cc <__copybits+0x18>
 80080f4:	f840 3b04 	str.w	r3, [r0], #4
 80080f8:	e7f4      	b.n	80080e4 <__copybits+0x30>

080080fa <__any_on>:
 80080fa:	f100 0214 	add.w	r2, r0, #20
 80080fe:	6900      	ldr	r0, [r0, #16]
 8008100:	114b      	asrs	r3, r1, #5
 8008102:	4298      	cmp	r0, r3
 8008104:	b510      	push	{r4, lr}
 8008106:	db11      	blt.n	800812c <__any_on+0x32>
 8008108:	dd0a      	ble.n	8008120 <__any_on+0x26>
 800810a:	f011 011f 	ands.w	r1, r1, #31
 800810e:	d007      	beq.n	8008120 <__any_on+0x26>
 8008110:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008114:	fa24 f001 	lsr.w	r0, r4, r1
 8008118:	fa00 f101 	lsl.w	r1, r0, r1
 800811c:	428c      	cmp	r4, r1
 800811e:	d10b      	bne.n	8008138 <__any_on+0x3e>
 8008120:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008124:	4293      	cmp	r3, r2
 8008126:	d803      	bhi.n	8008130 <__any_on+0x36>
 8008128:	2000      	movs	r0, #0
 800812a:	bd10      	pop	{r4, pc}
 800812c:	4603      	mov	r3, r0
 800812e:	e7f7      	b.n	8008120 <__any_on+0x26>
 8008130:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008134:	2900      	cmp	r1, #0
 8008136:	d0f5      	beq.n	8008124 <__any_on+0x2a>
 8008138:	2001      	movs	r0, #1
 800813a:	e7f6      	b.n	800812a <__any_on+0x30>

0800813c <sulp>:
 800813c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008140:	460f      	mov	r7, r1
 8008142:	4690      	mov	r8, r2
 8008144:	f7ff fec6 	bl	8007ed4 <__ulp>
 8008148:	4604      	mov	r4, r0
 800814a:	460d      	mov	r5, r1
 800814c:	f1b8 0f00 	cmp.w	r8, #0
 8008150:	d011      	beq.n	8008176 <sulp+0x3a>
 8008152:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008156:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800815a:	2b00      	cmp	r3, #0
 800815c:	dd0b      	ble.n	8008176 <sulp+0x3a>
 800815e:	2400      	movs	r4, #0
 8008160:	051b      	lsls	r3, r3, #20
 8008162:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008166:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800816a:	4622      	mov	r2, r4
 800816c:	462b      	mov	r3, r5
 800816e:	f7f8 f9b3 	bl	80004d8 <__aeabi_dmul>
 8008172:	4604      	mov	r4, r0
 8008174:	460d      	mov	r5, r1
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08008180 <_strtod_l>:
 8008180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008184:	b09f      	sub	sp, #124	@ 0x7c
 8008186:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008188:	2200      	movs	r2, #0
 800818a:	460c      	mov	r4, r1
 800818c:	921a      	str	r2, [sp, #104]	@ 0x68
 800818e:	f04f 0a00 	mov.w	sl, #0
 8008192:	f04f 0b00 	mov.w	fp, #0
 8008196:	460a      	mov	r2, r1
 8008198:	9005      	str	r0, [sp, #20]
 800819a:	9219      	str	r2, [sp, #100]	@ 0x64
 800819c:	7811      	ldrb	r1, [r2, #0]
 800819e:	292b      	cmp	r1, #43	@ 0x2b
 80081a0:	d048      	beq.n	8008234 <_strtod_l+0xb4>
 80081a2:	d836      	bhi.n	8008212 <_strtod_l+0x92>
 80081a4:	290d      	cmp	r1, #13
 80081a6:	d830      	bhi.n	800820a <_strtod_l+0x8a>
 80081a8:	2908      	cmp	r1, #8
 80081aa:	d830      	bhi.n	800820e <_strtod_l+0x8e>
 80081ac:	2900      	cmp	r1, #0
 80081ae:	d039      	beq.n	8008224 <_strtod_l+0xa4>
 80081b0:	2200      	movs	r2, #0
 80081b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80081b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80081b6:	782a      	ldrb	r2, [r5, #0]
 80081b8:	2a30      	cmp	r2, #48	@ 0x30
 80081ba:	f040 80b0 	bne.w	800831e <_strtod_l+0x19e>
 80081be:	786a      	ldrb	r2, [r5, #1]
 80081c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081c4:	2a58      	cmp	r2, #88	@ 0x58
 80081c6:	d16c      	bne.n	80082a2 <_strtod_l+0x122>
 80081c8:	9302      	str	r3, [sp, #8]
 80081ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081cc:	4a8f      	ldr	r2, [pc, #572]	@ (800840c <_strtod_l+0x28c>)
 80081ce:	9301      	str	r3, [sp, #4]
 80081d0:	ab1a      	add	r3, sp, #104	@ 0x68
 80081d2:	9300      	str	r3, [sp, #0]
 80081d4:	9805      	ldr	r0, [sp, #20]
 80081d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80081d8:	a919      	add	r1, sp, #100	@ 0x64
 80081da:	f001 f915 	bl	8009408 <__gethex>
 80081de:	f010 060f 	ands.w	r6, r0, #15
 80081e2:	4604      	mov	r4, r0
 80081e4:	d005      	beq.n	80081f2 <_strtod_l+0x72>
 80081e6:	2e06      	cmp	r6, #6
 80081e8:	d126      	bne.n	8008238 <_strtod_l+0xb8>
 80081ea:	2300      	movs	r3, #0
 80081ec:	3501      	adds	r5, #1
 80081ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80081f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80081f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f040 8582 	bne.w	8008cfe <_strtod_l+0xb7e>
 80081fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081fc:	b1bb      	cbz	r3, 800822e <_strtod_l+0xae>
 80081fe:	4650      	mov	r0, sl
 8008200:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008204:	b01f      	add	sp, #124	@ 0x7c
 8008206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820a:	2920      	cmp	r1, #32
 800820c:	d1d0      	bne.n	80081b0 <_strtod_l+0x30>
 800820e:	3201      	adds	r2, #1
 8008210:	e7c3      	b.n	800819a <_strtod_l+0x1a>
 8008212:	292d      	cmp	r1, #45	@ 0x2d
 8008214:	d1cc      	bne.n	80081b0 <_strtod_l+0x30>
 8008216:	2101      	movs	r1, #1
 8008218:	910e      	str	r1, [sp, #56]	@ 0x38
 800821a:	1c51      	adds	r1, r2, #1
 800821c:	9119      	str	r1, [sp, #100]	@ 0x64
 800821e:	7852      	ldrb	r2, [r2, #1]
 8008220:	2a00      	cmp	r2, #0
 8008222:	d1c7      	bne.n	80081b4 <_strtod_l+0x34>
 8008224:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008226:	9419      	str	r4, [sp, #100]	@ 0x64
 8008228:	2b00      	cmp	r3, #0
 800822a:	f040 8566 	bne.w	8008cfa <_strtod_l+0xb7a>
 800822e:	4650      	mov	r0, sl
 8008230:	4659      	mov	r1, fp
 8008232:	e7e7      	b.n	8008204 <_strtod_l+0x84>
 8008234:	2100      	movs	r1, #0
 8008236:	e7ef      	b.n	8008218 <_strtod_l+0x98>
 8008238:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800823a:	b13a      	cbz	r2, 800824c <_strtod_l+0xcc>
 800823c:	2135      	movs	r1, #53	@ 0x35
 800823e:	a81c      	add	r0, sp, #112	@ 0x70
 8008240:	f7ff ff38 	bl	80080b4 <__copybits>
 8008244:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008246:	9805      	ldr	r0, [sp, #20]
 8008248:	f7ff fb18 	bl	800787c <_Bfree>
 800824c:	3e01      	subs	r6, #1
 800824e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008250:	2e04      	cmp	r6, #4
 8008252:	d806      	bhi.n	8008262 <_strtod_l+0xe2>
 8008254:	e8df f006 	tbb	[pc, r6]
 8008258:	201d0314 	.word	0x201d0314
 800825c:	14          	.byte	0x14
 800825d:	00          	.byte	0x00
 800825e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008262:	05e1      	lsls	r1, r4, #23
 8008264:	bf48      	it	mi
 8008266:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800826a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800826e:	0d1b      	lsrs	r3, r3, #20
 8008270:	051b      	lsls	r3, r3, #20
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1bd      	bne.n	80081f2 <_strtod_l+0x72>
 8008276:	f7fe fb27 	bl	80068c8 <__errno>
 800827a:	2322      	movs	r3, #34	@ 0x22
 800827c:	6003      	str	r3, [r0, #0]
 800827e:	e7b8      	b.n	80081f2 <_strtod_l+0x72>
 8008280:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008284:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008288:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800828c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008290:	e7e7      	b.n	8008262 <_strtod_l+0xe2>
 8008292:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008410 <_strtod_l+0x290>
 8008296:	e7e4      	b.n	8008262 <_strtod_l+0xe2>
 8008298:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800829c:	f04f 3aff 	mov.w	sl, #4294967295
 80082a0:	e7df      	b.n	8008262 <_strtod_l+0xe2>
 80082a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082a4:	1c5a      	adds	r2, r3, #1
 80082a6:	9219      	str	r2, [sp, #100]	@ 0x64
 80082a8:	785b      	ldrb	r3, [r3, #1]
 80082aa:	2b30      	cmp	r3, #48	@ 0x30
 80082ac:	d0f9      	beq.n	80082a2 <_strtod_l+0x122>
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d09f      	beq.n	80081f2 <_strtod_l+0x72>
 80082b2:	2301      	movs	r3, #1
 80082b4:	2700      	movs	r7, #0
 80082b6:	220a      	movs	r2, #10
 80082b8:	46b9      	mov	r9, r7
 80082ba:	9308      	str	r3, [sp, #32]
 80082bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082be:	970b      	str	r7, [sp, #44]	@ 0x2c
 80082c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80082c2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80082c4:	7805      	ldrb	r5, [r0, #0]
 80082c6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80082ca:	b2d9      	uxtb	r1, r3
 80082cc:	2909      	cmp	r1, #9
 80082ce:	d928      	bls.n	8008322 <_strtod_l+0x1a2>
 80082d0:	2201      	movs	r2, #1
 80082d2:	4950      	ldr	r1, [pc, #320]	@ (8008414 <_strtod_l+0x294>)
 80082d4:	f000 ffc8 	bl	8009268 <strncmp>
 80082d8:	2800      	cmp	r0, #0
 80082da:	d032      	beq.n	8008342 <_strtod_l+0x1c2>
 80082dc:	2000      	movs	r0, #0
 80082de:	462a      	mov	r2, r5
 80082e0:	4603      	mov	r3, r0
 80082e2:	464d      	mov	r5, r9
 80082e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80082e6:	2a65      	cmp	r2, #101	@ 0x65
 80082e8:	d001      	beq.n	80082ee <_strtod_l+0x16e>
 80082ea:	2a45      	cmp	r2, #69	@ 0x45
 80082ec:	d114      	bne.n	8008318 <_strtod_l+0x198>
 80082ee:	b91d      	cbnz	r5, 80082f8 <_strtod_l+0x178>
 80082f0:	9a08      	ldr	r2, [sp, #32]
 80082f2:	4302      	orrs	r2, r0
 80082f4:	d096      	beq.n	8008224 <_strtod_l+0xa4>
 80082f6:	2500      	movs	r5, #0
 80082f8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80082fa:	1c62      	adds	r2, r4, #1
 80082fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80082fe:	7862      	ldrb	r2, [r4, #1]
 8008300:	2a2b      	cmp	r2, #43	@ 0x2b
 8008302:	d07a      	beq.n	80083fa <_strtod_l+0x27a>
 8008304:	2a2d      	cmp	r2, #45	@ 0x2d
 8008306:	d07e      	beq.n	8008406 <_strtod_l+0x286>
 8008308:	f04f 0c00 	mov.w	ip, #0
 800830c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008310:	2909      	cmp	r1, #9
 8008312:	f240 8085 	bls.w	8008420 <_strtod_l+0x2a0>
 8008316:	9419      	str	r4, [sp, #100]	@ 0x64
 8008318:	f04f 0800 	mov.w	r8, #0
 800831c:	e0a5      	b.n	800846a <_strtod_l+0x2ea>
 800831e:	2300      	movs	r3, #0
 8008320:	e7c8      	b.n	80082b4 <_strtod_l+0x134>
 8008322:	f1b9 0f08 	cmp.w	r9, #8
 8008326:	bfd8      	it	le
 8008328:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800832a:	f100 0001 	add.w	r0, r0, #1
 800832e:	bfd6      	itet	le
 8008330:	fb02 3301 	mlale	r3, r2, r1, r3
 8008334:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008338:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800833a:	f109 0901 	add.w	r9, r9, #1
 800833e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008340:	e7bf      	b.n	80082c2 <_strtod_l+0x142>
 8008342:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008344:	1c5a      	adds	r2, r3, #1
 8008346:	9219      	str	r2, [sp, #100]	@ 0x64
 8008348:	785a      	ldrb	r2, [r3, #1]
 800834a:	f1b9 0f00 	cmp.w	r9, #0
 800834e:	d03b      	beq.n	80083c8 <_strtod_l+0x248>
 8008350:	464d      	mov	r5, r9
 8008352:	900a      	str	r0, [sp, #40]	@ 0x28
 8008354:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008358:	2b09      	cmp	r3, #9
 800835a:	d912      	bls.n	8008382 <_strtod_l+0x202>
 800835c:	2301      	movs	r3, #1
 800835e:	e7c2      	b.n	80082e6 <_strtod_l+0x166>
 8008360:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008362:	3001      	adds	r0, #1
 8008364:	1c5a      	adds	r2, r3, #1
 8008366:	9219      	str	r2, [sp, #100]	@ 0x64
 8008368:	785a      	ldrb	r2, [r3, #1]
 800836a:	2a30      	cmp	r2, #48	@ 0x30
 800836c:	d0f8      	beq.n	8008360 <_strtod_l+0x1e0>
 800836e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008372:	2b08      	cmp	r3, #8
 8008374:	f200 84c8 	bhi.w	8008d08 <_strtod_l+0xb88>
 8008378:	900a      	str	r0, [sp, #40]	@ 0x28
 800837a:	2000      	movs	r0, #0
 800837c:	4605      	mov	r5, r0
 800837e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008380:	930c      	str	r3, [sp, #48]	@ 0x30
 8008382:	3a30      	subs	r2, #48	@ 0x30
 8008384:	f100 0301 	add.w	r3, r0, #1
 8008388:	d018      	beq.n	80083bc <_strtod_l+0x23c>
 800838a:	462e      	mov	r6, r5
 800838c:	f04f 0e0a 	mov.w	lr, #10
 8008390:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008392:	4419      	add	r1, r3
 8008394:	910a      	str	r1, [sp, #40]	@ 0x28
 8008396:	1c71      	adds	r1, r6, #1
 8008398:	eba1 0c05 	sub.w	ip, r1, r5
 800839c:	4563      	cmp	r3, ip
 800839e:	dc15      	bgt.n	80083cc <_strtod_l+0x24c>
 80083a0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80083a4:	182b      	adds	r3, r5, r0
 80083a6:	2b08      	cmp	r3, #8
 80083a8:	f105 0501 	add.w	r5, r5, #1
 80083ac:	4405      	add	r5, r0
 80083ae:	dc1a      	bgt.n	80083e6 <_strtod_l+0x266>
 80083b0:	230a      	movs	r3, #10
 80083b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083b4:	fb03 2301 	mla	r3, r3, r1, r2
 80083b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083ba:	2300      	movs	r3, #0
 80083bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80083be:	4618      	mov	r0, r3
 80083c0:	1c51      	adds	r1, r2, #1
 80083c2:	9119      	str	r1, [sp, #100]	@ 0x64
 80083c4:	7852      	ldrb	r2, [r2, #1]
 80083c6:	e7c5      	b.n	8008354 <_strtod_l+0x1d4>
 80083c8:	4648      	mov	r0, r9
 80083ca:	e7ce      	b.n	800836a <_strtod_l+0x1ea>
 80083cc:	2e08      	cmp	r6, #8
 80083ce:	dc05      	bgt.n	80083dc <_strtod_l+0x25c>
 80083d0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80083d2:	fb0e f606 	mul.w	r6, lr, r6
 80083d6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80083d8:	460e      	mov	r6, r1
 80083da:	e7dc      	b.n	8008396 <_strtod_l+0x216>
 80083dc:	2910      	cmp	r1, #16
 80083de:	bfd8      	it	le
 80083e0:	fb0e f707 	mulle.w	r7, lr, r7
 80083e4:	e7f8      	b.n	80083d8 <_strtod_l+0x258>
 80083e6:	2b0f      	cmp	r3, #15
 80083e8:	bfdc      	itt	le
 80083ea:	230a      	movle	r3, #10
 80083ec:	fb03 2707 	mlale	r7, r3, r7, r2
 80083f0:	e7e3      	b.n	80083ba <_strtod_l+0x23a>
 80083f2:	2300      	movs	r3, #0
 80083f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80083f6:	2301      	movs	r3, #1
 80083f8:	e77a      	b.n	80082f0 <_strtod_l+0x170>
 80083fa:	f04f 0c00 	mov.w	ip, #0
 80083fe:	1ca2      	adds	r2, r4, #2
 8008400:	9219      	str	r2, [sp, #100]	@ 0x64
 8008402:	78a2      	ldrb	r2, [r4, #2]
 8008404:	e782      	b.n	800830c <_strtod_l+0x18c>
 8008406:	f04f 0c01 	mov.w	ip, #1
 800840a:	e7f8      	b.n	80083fe <_strtod_l+0x27e>
 800840c:	0800a314 	.word	0x0800a314
 8008410:	7ff00000 	.word	0x7ff00000
 8008414:	0800a14d 	.word	0x0800a14d
 8008418:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800841a:	1c51      	adds	r1, r2, #1
 800841c:	9119      	str	r1, [sp, #100]	@ 0x64
 800841e:	7852      	ldrb	r2, [r2, #1]
 8008420:	2a30      	cmp	r2, #48	@ 0x30
 8008422:	d0f9      	beq.n	8008418 <_strtod_l+0x298>
 8008424:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008428:	2908      	cmp	r1, #8
 800842a:	f63f af75 	bhi.w	8008318 <_strtod_l+0x198>
 800842e:	f04f 080a 	mov.w	r8, #10
 8008432:	3a30      	subs	r2, #48	@ 0x30
 8008434:	9209      	str	r2, [sp, #36]	@ 0x24
 8008436:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008438:	920f      	str	r2, [sp, #60]	@ 0x3c
 800843a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800843c:	1c56      	adds	r6, r2, #1
 800843e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008440:	7852      	ldrb	r2, [r2, #1]
 8008442:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008446:	f1be 0f09 	cmp.w	lr, #9
 800844a:	d939      	bls.n	80084c0 <_strtod_l+0x340>
 800844c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800844e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008452:	1a76      	subs	r6, r6, r1
 8008454:	2e08      	cmp	r6, #8
 8008456:	dc03      	bgt.n	8008460 <_strtod_l+0x2e0>
 8008458:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800845a:	4588      	cmp	r8, r1
 800845c:	bfa8      	it	ge
 800845e:	4688      	movge	r8, r1
 8008460:	f1bc 0f00 	cmp.w	ip, #0
 8008464:	d001      	beq.n	800846a <_strtod_l+0x2ea>
 8008466:	f1c8 0800 	rsb	r8, r8, #0
 800846a:	2d00      	cmp	r5, #0
 800846c:	d14e      	bne.n	800850c <_strtod_l+0x38c>
 800846e:	9908      	ldr	r1, [sp, #32]
 8008470:	4308      	orrs	r0, r1
 8008472:	f47f aebe 	bne.w	80081f2 <_strtod_l+0x72>
 8008476:	2b00      	cmp	r3, #0
 8008478:	f47f aed4 	bne.w	8008224 <_strtod_l+0xa4>
 800847c:	2a69      	cmp	r2, #105	@ 0x69
 800847e:	d028      	beq.n	80084d2 <_strtod_l+0x352>
 8008480:	dc25      	bgt.n	80084ce <_strtod_l+0x34e>
 8008482:	2a49      	cmp	r2, #73	@ 0x49
 8008484:	d025      	beq.n	80084d2 <_strtod_l+0x352>
 8008486:	2a4e      	cmp	r2, #78	@ 0x4e
 8008488:	f47f aecc 	bne.w	8008224 <_strtod_l+0xa4>
 800848c:	4999      	ldr	r1, [pc, #612]	@ (80086f4 <_strtod_l+0x574>)
 800848e:	a819      	add	r0, sp, #100	@ 0x64
 8008490:	f001 f9dc 	bl	800984c <__match>
 8008494:	2800      	cmp	r0, #0
 8008496:	f43f aec5 	beq.w	8008224 <_strtod_l+0xa4>
 800849a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	2b28      	cmp	r3, #40	@ 0x28
 80084a0:	d12e      	bne.n	8008500 <_strtod_l+0x380>
 80084a2:	4995      	ldr	r1, [pc, #596]	@ (80086f8 <_strtod_l+0x578>)
 80084a4:	aa1c      	add	r2, sp, #112	@ 0x70
 80084a6:	a819      	add	r0, sp, #100	@ 0x64
 80084a8:	f001 f9e4 	bl	8009874 <__hexnan>
 80084ac:	2805      	cmp	r0, #5
 80084ae:	d127      	bne.n	8008500 <_strtod_l+0x380>
 80084b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80084b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80084ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80084be:	e698      	b.n	80081f2 <_strtod_l+0x72>
 80084c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084c2:	fb08 2101 	mla	r1, r8, r1, r2
 80084c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80084ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80084cc:	e7b5      	b.n	800843a <_strtod_l+0x2ba>
 80084ce:	2a6e      	cmp	r2, #110	@ 0x6e
 80084d0:	e7da      	b.n	8008488 <_strtod_l+0x308>
 80084d2:	498a      	ldr	r1, [pc, #552]	@ (80086fc <_strtod_l+0x57c>)
 80084d4:	a819      	add	r0, sp, #100	@ 0x64
 80084d6:	f001 f9b9 	bl	800984c <__match>
 80084da:	2800      	cmp	r0, #0
 80084dc:	f43f aea2 	beq.w	8008224 <_strtod_l+0xa4>
 80084e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084e2:	4987      	ldr	r1, [pc, #540]	@ (8008700 <_strtod_l+0x580>)
 80084e4:	3b01      	subs	r3, #1
 80084e6:	a819      	add	r0, sp, #100	@ 0x64
 80084e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80084ea:	f001 f9af 	bl	800984c <__match>
 80084ee:	b910      	cbnz	r0, 80084f6 <_strtod_l+0x376>
 80084f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084f2:	3301      	adds	r3, #1
 80084f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80084f6:	f04f 0a00 	mov.w	sl, #0
 80084fa:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8008704 <_strtod_l+0x584>
 80084fe:	e678      	b.n	80081f2 <_strtod_l+0x72>
 8008500:	4881      	ldr	r0, [pc, #516]	@ (8008708 <_strtod_l+0x588>)
 8008502:	f000 fee1 	bl	80092c8 <nan>
 8008506:	4682      	mov	sl, r0
 8008508:	468b      	mov	fp, r1
 800850a:	e672      	b.n	80081f2 <_strtod_l+0x72>
 800850c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800850e:	f1b9 0f00 	cmp.w	r9, #0
 8008512:	bf08      	it	eq
 8008514:	46a9      	moveq	r9, r5
 8008516:	eba8 0303 	sub.w	r3, r8, r3
 800851a:	2d10      	cmp	r5, #16
 800851c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800851e:	462c      	mov	r4, r5
 8008520:	9309      	str	r3, [sp, #36]	@ 0x24
 8008522:	bfa8      	it	ge
 8008524:	2410      	movge	r4, #16
 8008526:	f7f7 ff5d 	bl	80003e4 <__aeabi_ui2d>
 800852a:	2d09      	cmp	r5, #9
 800852c:	4682      	mov	sl, r0
 800852e:	468b      	mov	fp, r1
 8008530:	dc11      	bgt.n	8008556 <_strtod_l+0x3d6>
 8008532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008534:	2b00      	cmp	r3, #0
 8008536:	f43f ae5c 	beq.w	80081f2 <_strtod_l+0x72>
 800853a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800853c:	dd76      	ble.n	800862c <_strtod_l+0x4ac>
 800853e:	2b16      	cmp	r3, #22
 8008540:	dc5d      	bgt.n	80085fe <_strtod_l+0x47e>
 8008542:	4972      	ldr	r1, [pc, #456]	@ (800870c <_strtod_l+0x58c>)
 8008544:	4652      	mov	r2, sl
 8008546:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800854a:	465b      	mov	r3, fp
 800854c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008550:	f7f7 ffc2 	bl	80004d8 <__aeabi_dmul>
 8008554:	e7d7      	b.n	8008506 <_strtod_l+0x386>
 8008556:	4b6d      	ldr	r3, [pc, #436]	@ (800870c <_strtod_l+0x58c>)
 8008558:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800855c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008560:	f7f7 ffba 	bl	80004d8 <__aeabi_dmul>
 8008564:	4682      	mov	sl, r0
 8008566:	4638      	mov	r0, r7
 8008568:	468b      	mov	fp, r1
 800856a:	f7f7 ff3b 	bl	80003e4 <__aeabi_ui2d>
 800856e:	4602      	mov	r2, r0
 8008570:	460b      	mov	r3, r1
 8008572:	4650      	mov	r0, sl
 8008574:	4659      	mov	r1, fp
 8008576:	f7f7 fdf9 	bl	800016c <__adddf3>
 800857a:	2d0f      	cmp	r5, #15
 800857c:	4682      	mov	sl, r0
 800857e:	468b      	mov	fp, r1
 8008580:	ddd7      	ble.n	8008532 <_strtod_l+0x3b2>
 8008582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008584:	1b2c      	subs	r4, r5, r4
 8008586:	441c      	add	r4, r3
 8008588:	2c00      	cmp	r4, #0
 800858a:	f340 8093 	ble.w	80086b4 <_strtod_l+0x534>
 800858e:	f014 030f 	ands.w	r3, r4, #15
 8008592:	d00a      	beq.n	80085aa <_strtod_l+0x42a>
 8008594:	495d      	ldr	r1, [pc, #372]	@ (800870c <_strtod_l+0x58c>)
 8008596:	4652      	mov	r2, sl
 8008598:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800859c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085a0:	465b      	mov	r3, fp
 80085a2:	f7f7 ff99 	bl	80004d8 <__aeabi_dmul>
 80085a6:	4682      	mov	sl, r0
 80085a8:	468b      	mov	fp, r1
 80085aa:	f034 040f 	bics.w	r4, r4, #15
 80085ae:	d073      	beq.n	8008698 <_strtod_l+0x518>
 80085b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80085b4:	dd49      	ble.n	800864a <_strtod_l+0x4ca>
 80085b6:	2400      	movs	r4, #0
 80085b8:	46a0      	mov	r8, r4
 80085ba:	46a1      	mov	r9, r4
 80085bc:	940b      	str	r4, [sp, #44]	@ 0x2c
 80085be:	2322      	movs	r3, #34	@ 0x22
 80085c0:	f04f 0a00 	mov.w	sl, #0
 80085c4:	9a05      	ldr	r2, [sp, #20]
 80085c6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8008704 <_strtod_l+0x584>
 80085ca:	6013      	str	r3, [r2, #0]
 80085cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f43f ae0f 	beq.w	80081f2 <_strtod_l+0x72>
 80085d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80085d6:	9805      	ldr	r0, [sp, #20]
 80085d8:	f7ff f950 	bl	800787c <_Bfree>
 80085dc:	4649      	mov	r1, r9
 80085de:	9805      	ldr	r0, [sp, #20]
 80085e0:	f7ff f94c 	bl	800787c <_Bfree>
 80085e4:	4641      	mov	r1, r8
 80085e6:	9805      	ldr	r0, [sp, #20]
 80085e8:	f7ff f948 	bl	800787c <_Bfree>
 80085ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085ee:	9805      	ldr	r0, [sp, #20]
 80085f0:	f7ff f944 	bl	800787c <_Bfree>
 80085f4:	4621      	mov	r1, r4
 80085f6:	9805      	ldr	r0, [sp, #20]
 80085f8:	f7ff f940 	bl	800787c <_Bfree>
 80085fc:	e5f9      	b.n	80081f2 <_strtod_l+0x72>
 80085fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008600:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008604:	4293      	cmp	r3, r2
 8008606:	dbbc      	blt.n	8008582 <_strtod_l+0x402>
 8008608:	4c40      	ldr	r4, [pc, #256]	@ (800870c <_strtod_l+0x58c>)
 800860a:	f1c5 050f 	rsb	r5, r5, #15
 800860e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008612:	4652      	mov	r2, sl
 8008614:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008618:	465b      	mov	r3, fp
 800861a:	f7f7 ff5d 	bl	80004d8 <__aeabi_dmul>
 800861e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008620:	1b5d      	subs	r5, r3, r5
 8008622:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008626:	e9d4 2300 	ldrd	r2, r3, [r4]
 800862a:	e791      	b.n	8008550 <_strtod_l+0x3d0>
 800862c:	3316      	adds	r3, #22
 800862e:	dba8      	blt.n	8008582 <_strtod_l+0x402>
 8008630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008632:	4650      	mov	r0, sl
 8008634:	eba3 0808 	sub.w	r8, r3, r8
 8008638:	4b34      	ldr	r3, [pc, #208]	@ (800870c <_strtod_l+0x58c>)
 800863a:	4659      	mov	r1, fp
 800863c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008640:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008644:	f7f8 f872 	bl	800072c <__aeabi_ddiv>
 8008648:	e75d      	b.n	8008506 <_strtod_l+0x386>
 800864a:	2300      	movs	r3, #0
 800864c:	4650      	mov	r0, sl
 800864e:	4659      	mov	r1, fp
 8008650:	461e      	mov	r6, r3
 8008652:	4f2f      	ldr	r7, [pc, #188]	@ (8008710 <_strtod_l+0x590>)
 8008654:	1124      	asrs	r4, r4, #4
 8008656:	2c01      	cmp	r4, #1
 8008658:	dc21      	bgt.n	800869e <_strtod_l+0x51e>
 800865a:	b10b      	cbz	r3, 8008660 <_strtod_l+0x4e0>
 800865c:	4682      	mov	sl, r0
 800865e:	468b      	mov	fp, r1
 8008660:	492b      	ldr	r1, [pc, #172]	@ (8008710 <_strtod_l+0x590>)
 8008662:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008666:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800866a:	4652      	mov	r2, sl
 800866c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008670:	465b      	mov	r3, fp
 8008672:	f7f7 ff31 	bl	80004d8 <__aeabi_dmul>
 8008676:	4b23      	ldr	r3, [pc, #140]	@ (8008704 <_strtod_l+0x584>)
 8008678:	460a      	mov	r2, r1
 800867a:	400b      	ands	r3, r1
 800867c:	4925      	ldr	r1, [pc, #148]	@ (8008714 <_strtod_l+0x594>)
 800867e:	4682      	mov	sl, r0
 8008680:	428b      	cmp	r3, r1
 8008682:	d898      	bhi.n	80085b6 <_strtod_l+0x436>
 8008684:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008688:	428b      	cmp	r3, r1
 800868a:	bf86      	itte	hi
 800868c:	f04f 3aff 	movhi.w	sl, #4294967295
 8008690:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008718 <_strtod_l+0x598>
 8008694:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008698:	2300      	movs	r3, #0
 800869a:	9308      	str	r3, [sp, #32]
 800869c:	e076      	b.n	800878c <_strtod_l+0x60c>
 800869e:	07e2      	lsls	r2, r4, #31
 80086a0:	d504      	bpl.n	80086ac <_strtod_l+0x52c>
 80086a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086a6:	f7f7 ff17 	bl	80004d8 <__aeabi_dmul>
 80086aa:	2301      	movs	r3, #1
 80086ac:	3601      	adds	r6, #1
 80086ae:	1064      	asrs	r4, r4, #1
 80086b0:	3708      	adds	r7, #8
 80086b2:	e7d0      	b.n	8008656 <_strtod_l+0x4d6>
 80086b4:	d0f0      	beq.n	8008698 <_strtod_l+0x518>
 80086b6:	4264      	negs	r4, r4
 80086b8:	f014 020f 	ands.w	r2, r4, #15
 80086bc:	d00a      	beq.n	80086d4 <_strtod_l+0x554>
 80086be:	4b13      	ldr	r3, [pc, #76]	@ (800870c <_strtod_l+0x58c>)
 80086c0:	4650      	mov	r0, sl
 80086c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086c6:	4659      	mov	r1, fp
 80086c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086cc:	f7f8 f82e 	bl	800072c <__aeabi_ddiv>
 80086d0:	4682      	mov	sl, r0
 80086d2:	468b      	mov	fp, r1
 80086d4:	1124      	asrs	r4, r4, #4
 80086d6:	d0df      	beq.n	8008698 <_strtod_l+0x518>
 80086d8:	2c1f      	cmp	r4, #31
 80086da:	dd1f      	ble.n	800871c <_strtod_l+0x59c>
 80086dc:	2400      	movs	r4, #0
 80086de:	46a0      	mov	r8, r4
 80086e0:	46a1      	mov	r9, r4
 80086e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086e4:	2322      	movs	r3, #34	@ 0x22
 80086e6:	9a05      	ldr	r2, [sp, #20]
 80086e8:	f04f 0a00 	mov.w	sl, #0
 80086ec:	f04f 0b00 	mov.w	fp, #0
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	e76b      	b.n	80085cc <_strtod_l+0x44c>
 80086f4:	0800a03b 	.word	0x0800a03b
 80086f8:	0800a300 	.word	0x0800a300
 80086fc:	0800a033 	.word	0x0800a033
 8008700:	0800a06a 	.word	0x0800a06a
 8008704:	7ff00000 	.word	0x7ff00000
 8008708:	0800a1a3 	.word	0x0800a1a3
 800870c:	0800a238 	.word	0x0800a238
 8008710:	0800a210 	.word	0x0800a210
 8008714:	7ca00000 	.word	0x7ca00000
 8008718:	7fefffff 	.word	0x7fefffff
 800871c:	f014 0310 	ands.w	r3, r4, #16
 8008720:	bf18      	it	ne
 8008722:	236a      	movne	r3, #106	@ 0x6a
 8008724:	4650      	mov	r0, sl
 8008726:	9308      	str	r3, [sp, #32]
 8008728:	4659      	mov	r1, fp
 800872a:	2300      	movs	r3, #0
 800872c:	4e77      	ldr	r6, [pc, #476]	@ (800890c <_strtod_l+0x78c>)
 800872e:	07e7      	lsls	r7, r4, #31
 8008730:	d504      	bpl.n	800873c <_strtod_l+0x5bc>
 8008732:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008736:	f7f7 fecf 	bl	80004d8 <__aeabi_dmul>
 800873a:	2301      	movs	r3, #1
 800873c:	1064      	asrs	r4, r4, #1
 800873e:	f106 0608 	add.w	r6, r6, #8
 8008742:	d1f4      	bne.n	800872e <_strtod_l+0x5ae>
 8008744:	b10b      	cbz	r3, 800874a <_strtod_l+0x5ca>
 8008746:	4682      	mov	sl, r0
 8008748:	468b      	mov	fp, r1
 800874a:	9b08      	ldr	r3, [sp, #32]
 800874c:	b1b3      	cbz	r3, 800877c <_strtod_l+0x5fc>
 800874e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008752:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008756:	2b00      	cmp	r3, #0
 8008758:	4659      	mov	r1, fp
 800875a:	dd0f      	ble.n	800877c <_strtod_l+0x5fc>
 800875c:	2b1f      	cmp	r3, #31
 800875e:	dd58      	ble.n	8008812 <_strtod_l+0x692>
 8008760:	2b34      	cmp	r3, #52	@ 0x34
 8008762:	bfd8      	it	le
 8008764:	f04f 33ff 	movle.w	r3, #4294967295
 8008768:	f04f 0a00 	mov.w	sl, #0
 800876c:	bfcf      	iteee	gt
 800876e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008772:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008776:	4093      	lslle	r3, r2
 8008778:	ea03 0b01 	andle.w	fp, r3, r1
 800877c:	2200      	movs	r2, #0
 800877e:	2300      	movs	r3, #0
 8008780:	4650      	mov	r0, sl
 8008782:	4659      	mov	r1, fp
 8008784:	f7f8 f910 	bl	80009a8 <__aeabi_dcmpeq>
 8008788:	2800      	cmp	r0, #0
 800878a:	d1a7      	bne.n	80086dc <_strtod_l+0x55c>
 800878c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800878e:	464a      	mov	r2, r9
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008794:	462b      	mov	r3, r5
 8008796:	9805      	ldr	r0, [sp, #20]
 8008798:	f7ff f8d8 	bl	800794c <__s2b>
 800879c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800879e:	2800      	cmp	r0, #0
 80087a0:	f43f af09 	beq.w	80085b6 <_strtod_l+0x436>
 80087a4:	2400      	movs	r4, #0
 80087a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087aa:	2a00      	cmp	r2, #0
 80087ac:	eba3 0308 	sub.w	r3, r3, r8
 80087b0:	bfa8      	it	ge
 80087b2:	2300      	movge	r3, #0
 80087b4:	46a0      	mov	r8, r4
 80087b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80087b8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80087bc:	9316      	str	r3, [sp, #88]	@ 0x58
 80087be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087c0:	9805      	ldr	r0, [sp, #20]
 80087c2:	6859      	ldr	r1, [r3, #4]
 80087c4:	f7ff f81a 	bl	80077fc <_Balloc>
 80087c8:	4681      	mov	r9, r0
 80087ca:	2800      	cmp	r0, #0
 80087cc:	f43f aef7 	beq.w	80085be <_strtod_l+0x43e>
 80087d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087d2:	300c      	adds	r0, #12
 80087d4:	691a      	ldr	r2, [r3, #16]
 80087d6:	f103 010c 	add.w	r1, r3, #12
 80087da:	3202      	adds	r2, #2
 80087dc:	0092      	lsls	r2, r2, #2
 80087de:	f000 fd65 	bl	80092ac <memcpy>
 80087e2:	ab1c      	add	r3, sp, #112	@ 0x70
 80087e4:	9301      	str	r3, [sp, #4]
 80087e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	4652      	mov	r2, sl
 80087ec:	465b      	mov	r3, fp
 80087ee:	9805      	ldr	r0, [sp, #20]
 80087f0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80087f4:	f7ff fbd6 	bl	8007fa4 <__d2b>
 80087f8:	901a      	str	r0, [sp, #104]	@ 0x68
 80087fa:	2800      	cmp	r0, #0
 80087fc:	f43f aedf 	beq.w	80085be <_strtod_l+0x43e>
 8008800:	2101      	movs	r1, #1
 8008802:	9805      	ldr	r0, [sp, #20]
 8008804:	f7ff f938 	bl	8007a78 <__i2b>
 8008808:	4680      	mov	r8, r0
 800880a:	b948      	cbnz	r0, 8008820 <_strtod_l+0x6a0>
 800880c:	f04f 0800 	mov.w	r8, #0
 8008810:	e6d5      	b.n	80085be <_strtod_l+0x43e>
 8008812:	f04f 32ff 	mov.w	r2, #4294967295
 8008816:	fa02 f303 	lsl.w	r3, r2, r3
 800881a:	ea03 0a0a 	and.w	sl, r3, sl
 800881e:	e7ad      	b.n	800877c <_strtod_l+0x5fc>
 8008820:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008822:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008824:	2d00      	cmp	r5, #0
 8008826:	bfab      	itete	ge
 8008828:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800882a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800882c:	18ef      	addge	r7, r5, r3
 800882e:	1b5e      	sublt	r6, r3, r5
 8008830:	9b08      	ldr	r3, [sp, #32]
 8008832:	bfa8      	it	ge
 8008834:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008836:	eba5 0503 	sub.w	r5, r5, r3
 800883a:	4415      	add	r5, r2
 800883c:	4b34      	ldr	r3, [pc, #208]	@ (8008910 <_strtod_l+0x790>)
 800883e:	f105 35ff 	add.w	r5, r5, #4294967295
 8008842:	bfb8      	it	lt
 8008844:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008846:	429d      	cmp	r5, r3
 8008848:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800884c:	da50      	bge.n	80088f0 <_strtod_l+0x770>
 800884e:	1b5b      	subs	r3, r3, r5
 8008850:	2b1f      	cmp	r3, #31
 8008852:	f04f 0101 	mov.w	r1, #1
 8008856:	eba2 0203 	sub.w	r2, r2, r3
 800885a:	dc3d      	bgt.n	80088d8 <_strtod_l+0x758>
 800885c:	fa01 f303 	lsl.w	r3, r1, r3
 8008860:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008862:	2300      	movs	r3, #0
 8008864:	9310      	str	r3, [sp, #64]	@ 0x40
 8008866:	18bd      	adds	r5, r7, r2
 8008868:	9b08      	ldr	r3, [sp, #32]
 800886a:	42af      	cmp	r7, r5
 800886c:	4416      	add	r6, r2
 800886e:	441e      	add	r6, r3
 8008870:	463b      	mov	r3, r7
 8008872:	bfa8      	it	ge
 8008874:	462b      	movge	r3, r5
 8008876:	42b3      	cmp	r3, r6
 8008878:	bfa8      	it	ge
 800887a:	4633      	movge	r3, r6
 800887c:	2b00      	cmp	r3, #0
 800887e:	bfc2      	ittt	gt
 8008880:	1aed      	subgt	r5, r5, r3
 8008882:	1af6      	subgt	r6, r6, r3
 8008884:	1aff      	subgt	r7, r7, r3
 8008886:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008888:	2b00      	cmp	r3, #0
 800888a:	dd16      	ble.n	80088ba <_strtod_l+0x73a>
 800888c:	4641      	mov	r1, r8
 800888e:	461a      	mov	r2, r3
 8008890:	9805      	ldr	r0, [sp, #20]
 8008892:	f7ff f9a9 	bl	8007be8 <__pow5mult>
 8008896:	4680      	mov	r8, r0
 8008898:	2800      	cmp	r0, #0
 800889a:	d0b7      	beq.n	800880c <_strtod_l+0x68c>
 800889c:	4601      	mov	r1, r0
 800889e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088a0:	9805      	ldr	r0, [sp, #20]
 80088a2:	f7ff f8ff 	bl	8007aa4 <__multiply>
 80088a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80088a8:	2800      	cmp	r0, #0
 80088aa:	f43f ae88 	beq.w	80085be <_strtod_l+0x43e>
 80088ae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088b0:	9805      	ldr	r0, [sp, #20]
 80088b2:	f7fe ffe3 	bl	800787c <_Bfree>
 80088b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80088ba:	2d00      	cmp	r5, #0
 80088bc:	dc1d      	bgt.n	80088fa <_strtod_l+0x77a>
 80088be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	dd27      	ble.n	8008914 <_strtod_l+0x794>
 80088c4:	4649      	mov	r1, r9
 80088c6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80088c8:	9805      	ldr	r0, [sp, #20]
 80088ca:	f7ff f98d 	bl	8007be8 <__pow5mult>
 80088ce:	4681      	mov	r9, r0
 80088d0:	bb00      	cbnz	r0, 8008914 <_strtod_l+0x794>
 80088d2:	f04f 0900 	mov.w	r9, #0
 80088d6:	e672      	b.n	80085be <_strtod_l+0x43e>
 80088d8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80088dc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80088e0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80088e4:	35e2      	adds	r5, #226	@ 0xe2
 80088e6:	fa01 f305 	lsl.w	r3, r1, r5
 80088ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80088ec:	9113      	str	r1, [sp, #76]	@ 0x4c
 80088ee:	e7ba      	b.n	8008866 <_strtod_l+0x6e6>
 80088f0:	2300      	movs	r3, #0
 80088f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80088f4:	2301      	movs	r3, #1
 80088f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088f8:	e7b5      	b.n	8008866 <_strtod_l+0x6e6>
 80088fa:	462a      	mov	r2, r5
 80088fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088fe:	9805      	ldr	r0, [sp, #20]
 8008900:	f7ff f9cc 	bl	8007c9c <__lshift>
 8008904:	901a      	str	r0, [sp, #104]	@ 0x68
 8008906:	2800      	cmp	r0, #0
 8008908:	d1d9      	bne.n	80088be <_strtod_l+0x73e>
 800890a:	e658      	b.n	80085be <_strtod_l+0x43e>
 800890c:	0800a328 	.word	0x0800a328
 8008910:	fffffc02 	.word	0xfffffc02
 8008914:	2e00      	cmp	r6, #0
 8008916:	dd07      	ble.n	8008928 <_strtod_l+0x7a8>
 8008918:	4649      	mov	r1, r9
 800891a:	4632      	mov	r2, r6
 800891c:	9805      	ldr	r0, [sp, #20]
 800891e:	f7ff f9bd 	bl	8007c9c <__lshift>
 8008922:	4681      	mov	r9, r0
 8008924:	2800      	cmp	r0, #0
 8008926:	d0d4      	beq.n	80088d2 <_strtod_l+0x752>
 8008928:	2f00      	cmp	r7, #0
 800892a:	dd08      	ble.n	800893e <_strtod_l+0x7be>
 800892c:	4641      	mov	r1, r8
 800892e:	463a      	mov	r2, r7
 8008930:	9805      	ldr	r0, [sp, #20]
 8008932:	f7ff f9b3 	bl	8007c9c <__lshift>
 8008936:	4680      	mov	r8, r0
 8008938:	2800      	cmp	r0, #0
 800893a:	f43f ae40 	beq.w	80085be <_strtod_l+0x43e>
 800893e:	464a      	mov	r2, r9
 8008940:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008942:	9805      	ldr	r0, [sp, #20]
 8008944:	f7ff fa32 	bl	8007dac <__mdiff>
 8008948:	4604      	mov	r4, r0
 800894a:	2800      	cmp	r0, #0
 800894c:	f43f ae37 	beq.w	80085be <_strtod_l+0x43e>
 8008950:	68c3      	ldr	r3, [r0, #12]
 8008952:	4641      	mov	r1, r8
 8008954:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008956:	2300      	movs	r3, #0
 8008958:	60c3      	str	r3, [r0, #12]
 800895a:	f7ff fa0b 	bl	8007d74 <__mcmp>
 800895e:	2800      	cmp	r0, #0
 8008960:	da3d      	bge.n	80089de <_strtod_l+0x85e>
 8008962:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008964:	ea53 030a 	orrs.w	r3, r3, sl
 8008968:	d163      	bne.n	8008a32 <_strtod_l+0x8b2>
 800896a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800896e:	2b00      	cmp	r3, #0
 8008970:	d15f      	bne.n	8008a32 <_strtod_l+0x8b2>
 8008972:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008976:	0d1b      	lsrs	r3, r3, #20
 8008978:	051b      	lsls	r3, r3, #20
 800897a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800897e:	d958      	bls.n	8008a32 <_strtod_l+0x8b2>
 8008980:	6963      	ldr	r3, [r4, #20]
 8008982:	b913      	cbnz	r3, 800898a <_strtod_l+0x80a>
 8008984:	6923      	ldr	r3, [r4, #16]
 8008986:	2b01      	cmp	r3, #1
 8008988:	dd53      	ble.n	8008a32 <_strtod_l+0x8b2>
 800898a:	4621      	mov	r1, r4
 800898c:	2201      	movs	r2, #1
 800898e:	9805      	ldr	r0, [sp, #20]
 8008990:	f7ff f984 	bl	8007c9c <__lshift>
 8008994:	4641      	mov	r1, r8
 8008996:	4604      	mov	r4, r0
 8008998:	f7ff f9ec 	bl	8007d74 <__mcmp>
 800899c:	2800      	cmp	r0, #0
 800899e:	dd48      	ble.n	8008a32 <_strtod_l+0x8b2>
 80089a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089a4:	9a08      	ldr	r2, [sp, #32]
 80089a6:	0d1b      	lsrs	r3, r3, #20
 80089a8:	051b      	lsls	r3, r3, #20
 80089aa:	2a00      	cmp	r2, #0
 80089ac:	d062      	beq.n	8008a74 <_strtod_l+0x8f4>
 80089ae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089b2:	d85f      	bhi.n	8008a74 <_strtod_l+0x8f4>
 80089b4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80089b8:	f67f ae94 	bls.w	80086e4 <_strtod_l+0x564>
 80089bc:	4650      	mov	r0, sl
 80089be:	4659      	mov	r1, fp
 80089c0:	4ba3      	ldr	r3, [pc, #652]	@ (8008c50 <_strtod_l+0xad0>)
 80089c2:	2200      	movs	r2, #0
 80089c4:	f7f7 fd88 	bl	80004d8 <__aeabi_dmul>
 80089c8:	4ba2      	ldr	r3, [pc, #648]	@ (8008c54 <_strtod_l+0xad4>)
 80089ca:	4682      	mov	sl, r0
 80089cc:	400b      	ands	r3, r1
 80089ce:	468b      	mov	fp, r1
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f47f adff 	bne.w	80085d4 <_strtod_l+0x454>
 80089d6:	2322      	movs	r3, #34	@ 0x22
 80089d8:	9a05      	ldr	r2, [sp, #20]
 80089da:	6013      	str	r3, [r2, #0]
 80089dc:	e5fa      	b.n	80085d4 <_strtod_l+0x454>
 80089de:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80089e2:	d165      	bne.n	8008ab0 <_strtod_l+0x930>
 80089e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80089e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089ea:	b35a      	cbz	r2, 8008a44 <_strtod_l+0x8c4>
 80089ec:	4a9a      	ldr	r2, [pc, #616]	@ (8008c58 <_strtod_l+0xad8>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d12b      	bne.n	8008a4a <_strtod_l+0x8ca>
 80089f2:	9b08      	ldr	r3, [sp, #32]
 80089f4:	4651      	mov	r1, sl
 80089f6:	b303      	cbz	r3, 8008a3a <_strtod_l+0x8ba>
 80089f8:	465a      	mov	r2, fp
 80089fa:	4b96      	ldr	r3, [pc, #600]	@ (8008c54 <_strtod_l+0xad4>)
 80089fc:	4013      	ands	r3, r2
 80089fe:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a02:	f04f 32ff 	mov.w	r2, #4294967295
 8008a06:	d81b      	bhi.n	8008a40 <_strtod_l+0x8c0>
 8008a08:	0d1b      	lsrs	r3, r3, #20
 8008a0a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a12:	4299      	cmp	r1, r3
 8008a14:	d119      	bne.n	8008a4a <_strtod_l+0x8ca>
 8008a16:	4b91      	ldr	r3, [pc, #580]	@ (8008c5c <_strtod_l+0xadc>)
 8008a18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d102      	bne.n	8008a24 <_strtod_l+0x8a4>
 8008a1e:	3101      	adds	r1, #1
 8008a20:	f43f adcd 	beq.w	80085be <_strtod_l+0x43e>
 8008a24:	f04f 0a00 	mov.w	sl, #0
 8008a28:	4b8a      	ldr	r3, [pc, #552]	@ (8008c54 <_strtod_l+0xad4>)
 8008a2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a2c:	401a      	ands	r2, r3
 8008a2e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008a32:	9b08      	ldr	r3, [sp, #32]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1c1      	bne.n	80089bc <_strtod_l+0x83c>
 8008a38:	e5cc      	b.n	80085d4 <_strtod_l+0x454>
 8008a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a3e:	e7e8      	b.n	8008a12 <_strtod_l+0x892>
 8008a40:	4613      	mov	r3, r2
 8008a42:	e7e6      	b.n	8008a12 <_strtod_l+0x892>
 8008a44:	ea53 030a 	orrs.w	r3, r3, sl
 8008a48:	d0aa      	beq.n	80089a0 <_strtod_l+0x820>
 8008a4a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a4c:	b1db      	cbz	r3, 8008a86 <_strtod_l+0x906>
 8008a4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a50:	4213      	tst	r3, r2
 8008a52:	d0ee      	beq.n	8008a32 <_strtod_l+0x8b2>
 8008a54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a56:	4650      	mov	r0, sl
 8008a58:	4659      	mov	r1, fp
 8008a5a:	9a08      	ldr	r2, [sp, #32]
 8008a5c:	b1bb      	cbz	r3, 8008a8e <_strtod_l+0x90e>
 8008a5e:	f7ff fb6d 	bl	800813c <sulp>
 8008a62:	4602      	mov	r2, r0
 8008a64:	460b      	mov	r3, r1
 8008a66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a6a:	f7f7 fb7f 	bl	800016c <__adddf3>
 8008a6e:	4682      	mov	sl, r0
 8008a70:	468b      	mov	fp, r1
 8008a72:	e7de      	b.n	8008a32 <_strtod_l+0x8b2>
 8008a74:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008a78:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008a7c:	f04f 3aff 	mov.w	sl, #4294967295
 8008a80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008a84:	e7d5      	b.n	8008a32 <_strtod_l+0x8b2>
 8008a86:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a88:	ea13 0f0a 	tst.w	r3, sl
 8008a8c:	e7e1      	b.n	8008a52 <_strtod_l+0x8d2>
 8008a8e:	f7ff fb55 	bl	800813c <sulp>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a9a:	f7f7 fb65 	bl	8000168 <__aeabi_dsub>
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	4682      	mov	sl, r0
 8008aa4:	468b      	mov	fp, r1
 8008aa6:	f7f7 ff7f 	bl	80009a8 <__aeabi_dcmpeq>
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	d0c1      	beq.n	8008a32 <_strtod_l+0x8b2>
 8008aae:	e619      	b.n	80086e4 <_strtod_l+0x564>
 8008ab0:	4641      	mov	r1, r8
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f7ff face 	bl	8008054 <__ratio>
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008abe:	4606      	mov	r6, r0
 8008ac0:	460f      	mov	r7, r1
 8008ac2:	f7f7 ff85 	bl	80009d0 <__aeabi_dcmple>
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	d06d      	beq.n	8008ba6 <_strtod_l+0xa26>
 8008aca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d178      	bne.n	8008bc2 <_strtod_l+0xa42>
 8008ad0:	f1ba 0f00 	cmp.w	sl, #0
 8008ad4:	d156      	bne.n	8008b84 <_strtod_l+0xa04>
 8008ad6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ad8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d158      	bne.n	8008b92 <_strtod_l+0xa12>
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	4639      	mov	r1, r7
 8008ae6:	4b5e      	ldr	r3, [pc, #376]	@ (8008c60 <_strtod_l+0xae0>)
 8008ae8:	f7f7 ff68 	bl	80009bc <__aeabi_dcmplt>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d157      	bne.n	8008ba0 <_strtod_l+0xa20>
 8008af0:	4630      	mov	r0, r6
 8008af2:	4639      	mov	r1, r7
 8008af4:	2200      	movs	r2, #0
 8008af6:	4b5b      	ldr	r3, [pc, #364]	@ (8008c64 <_strtod_l+0xae4>)
 8008af8:	f7f7 fcee 	bl	80004d8 <__aeabi_dmul>
 8008afc:	4606      	mov	r6, r0
 8008afe:	460f      	mov	r7, r1
 8008b00:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b04:	9606      	str	r6, [sp, #24]
 8008b06:	9307      	str	r3, [sp, #28]
 8008b08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b0c:	4d51      	ldr	r5, [pc, #324]	@ (8008c54 <_strtod_l+0xad4>)
 8008b0e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b14:	401d      	ands	r5, r3
 8008b16:	4b54      	ldr	r3, [pc, #336]	@ (8008c68 <_strtod_l+0xae8>)
 8008b18:	429d      	cmp	r5, r3
 8008b1a:	f040 80ab 	bne.w	8008c74 <_strtod_l+0xaf4>
 8008b1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b20:	4650      	mov	r0, sl
 8008b22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b26:	4659      	mov	r1, fp
 8008b28:	f7ff f9d4 	bl	8007ed4 <__ulp>
 8008b2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b30:	f7f7 fcd2 	bl	80004d8 <__aeabi_dmul>
 8008b34:	4652      	mov	r2, sl
 8008b36:	465b      	mov	r3, fp
 8008b38:	f7f7 fb18 	bl	800016c <__adddf3>
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	4945      	ldr	r1, [pc, #276]	@ (8008c54 <_strtod_l+0xad4>)
 8008b40:	4a4a      	ldr	r2, [pc, #296]	@ (8008c6c <_strtod_l+0xaec>)
 8008b42:	4019      	ands	r1, r3
 8008b44:	4291      	cmp	r1, r2
 8008b46:	4682      	mov	sl, r0
 8008b48:	d942      	bls.n	8008bd0 <_strtod_l+0xa50>
 8008b4a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b4c:	4b43      	ldr	r3, [pc, #268]	@ (8008c5c <_strtod_l+0xadc>)
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d103      	bne.n	8008b5a <_strtod_l+0x9da>
 8008b52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b54:	3301      	adds	r3, #1
 8008b56:	f43f ad32 	beq.w	80085be <_strtod_l+0x43e>
 8008b5a:	f04f 3aff 	mov.w	sl, #4294967295
 8008b5e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008c5c <_strtod_l+0xadc>
 8008b62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b64:	9805      	ldr	r0, [sp, #20]
 8008b66:	f7fe fe89 	bl	800787c <_Bfree>
 8008b6a:	4649      	mov	r1, r9
 8008b6c:	9805      	ldr	r0, [sp, #20]
 8008b6e:	f7fe fe85 	bl	800787c <_Bfree>
 8008b72:	4641      	mov	r1, r8
 8008b74:	9805      	ldr	r0, [sp, #20]
 8008b76:	f7fe fe81 	bl	800787c <_Bfree>
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	9805      	ldr	r0, [sp, #20]
 8008b7e:	f7fe fe7d 	bl	800787c <_Bfree>
 8008b82:	e61c      	b.n	80087be <_strtod_l+0x63e>
 8008b84:	f1ba 0f01 	cmp.w	sl, #1
 8008b88:	d103      	bne.n	8008b92 <_strtod_l+0xa12>
 8008b8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f43f ada9 	beq.w	80086e4 <_strtod_l+0x564>
 8008b92:	2200      	movs	r2, #0
 8008b94:	4b36      	ldr	r3, [pc, #216]	@ (8008c70 <_strtod_l+0xaf0>)
 8008b96:	2600      	movs	r6, #0
 8008b98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008b9c:	4f30      	ldr	r7, [pc, #192]	@ (8008c60 <_strtod_l+0xae0>)
 8008b9e:	e7b3      	b.n	8008b08 <_strtod_l+0x988>
 8008ba0:	2600      	movs	r6, #0
 8008ba2:	4f30      	ldr	r7, [pc, #192]	@ (8008c64 <_strtod_l+0xae4>)
 8008ba4:	e7ac      	b.n	8008b00 <_strtod_l+0x980>
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	4639      	mov	r1, r7
 8008baa:	4b2e      	ldr	r3, [pc, #184]	@ (8008c64 <_strtod_l+0xae4>)
 8008bac:	2200      	movs	r2, #0
 8008bae:	f7f7 fc93 	bl	80004d8 <__aeabi_dmul>
 8008bb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bb4:	4606      	mov	r6, r0
 8008bb6:	460f      	mov	r7, r1
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d0a1      	beq.n	8008b00 <_strtod_l+0x980>
 8008bbc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008bc0:	e7a2      	b.n	8008b08 <_strtod_l+0x988>
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	4b26      	ldr	r3, [pc, #152]	@ (8008c60 <_strtod_l+0xae0>)
 8008bc6:	4616      	mov	r6, r2
 8008bc8:	461f      	mov	r7, r3
 8008bca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008bce:	e79b      	b.n	8008b08 <_strtod_l+0x988>
 8008bd0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008bd4:	9b08      	ldr	r3, [sp, #32]
 8008bd6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1c1      	bne.n	8008b62 <_strtod_l+0x9e2>
 8008bde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008be2:	0d1b      	lsrs	r3, r3, #20
 8008be4:	051b      	lsls	r3, r3, #20
 8008be6:	429d      	cmp	r5, r3
 8008be8:	d1bb      	bne.n	8008b62 <_strtod_l+0x9e2>
 8008bea:	4630      	mov	r0, r6
 8008bec:	4639      	mov	r1, r7
 8008bee:	f7f8 fa19 	bl	8001024 <__aeabi_d2lz>
 8008bf2:	f7f7 fc43 	bl	800047c <__aeabi_l2d>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	4639      	mov	r1, r7
 8008bfe:	f7f7 fab3 	bl	8000168 <__aeabi_dsub>
 8008c02:	460b      	mov	r3, r1
 8008c04:	4602      	mov	r2, r0
 8008c06:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c0e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c10:	ea46 060a 	orr.w	r6, r6, sl
 8008c14:	431e      	orrs	r6, r3
 8008c16:	d06a      	beq.n	8008cee <_strtod_l+0xb6e>
 8008c18:	a309      	add	r3, pc, #36	@ (adr r3, 8008c40 <_strtod_l+0xac0>)
 8008c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1e:	f7f7 fecd 	bl	80009bc <__aeabi_dcmplt>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	f47f acd6 	bne.w	80085d4 <_strtod_l+0x454>
 8008c28:	a307      	add	r3, pc, #28	@ (adr r3, 8008c48 <_strtod_l+0xac8>)
 8008c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c32:	f7f7 fee1 	bl	80009f8 <__aeabi_dcmpgt>
 8008c36:	2800      	cmp	r0, #0
 8008c38:	d093      	beq.n	8008b62 <_strtod_l+0x9e2>
 8008c3a:	e4cb      	b.n	80085d4 <_strtod_l+0x454>
 8008c3c:	f3af 8000 	nop.w
 8008c40:	94a03595 	.word	0x94a03595
 8008c44:	3fdfffff 	.word	0x3fdfffff
 8008c48:	35afe535 	.word	0x35afe535
 8008c4c:	3fe00000 	.word	0x3fe00000
 8008c50:	39500000 	.word	0x39500000
 8008c54:	7ff00000 	.word	0x7ff00000
 8008c58:	000fffff 	.word	0x000fffff
 8008c5c:	7fefffff 	.word	0x7fefffff
 8008c60:	3ff00000 	.word	0x3ff00000
 8008c64:	3fe00000 	.word	0x3fe00000
 8008c68:	7fe00000 	.word	0x7fe00000
 8008c6c:	7c9fffff 	.word	0x7c9fffff
 8008c70:	bff00000 	.word	0xbff00000
 8008c74:	9b08      	ldr	r3, [sp, #32]
 8008c76:	b323      	cbz	r3, 8008cc2 <_strtod_l+0xb42>
 8008c78:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008c7c:	d821      	bhi.n	8008cc2 <_strtod_l+0xb42>
 8008c7e:	a328      	add	r3, pc, #160	@ (adr r3, 8008d20 <_strtod_l+0xba0>)
 8008c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c84:	4630      	mov	r0, r6
 8008c86:	4639      	mov	r1, r7
 8008c88:	f7f7 fea2 	bl	80009d0 <__aeabi_dcmple>
 8008c8c:	b1a0      	cbz	r0, 8008cb8 <_strtod_l+0xb38>
 8008c8e:	4639      	mov	r1, r7
 8008c90:	4630      	mov	r0, r6
 8008c92:	f7f7 fef9 	bl	8000a88 <__aeabi_d2uiz>
 8008c96:	2801      	cmp	r0, #1
 8008c98:	bf38      	it	cc
 8008c9a:	2001      	movcc	r0, #1
 8008c9c:	f7f7 fba2 	bl	80003e4 <__aeabi_ui2d>
 8008ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	460f      	mov	r7, r1
 8008ca6:	b9fb      	cbnz	r3, 8008ce8 <_strtod_l+0xb68>
 8008ca8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008cac:	9014      	str	r0, [sp, #80]	@ 0x50
 8008cae:	9315      	str	r3, [sp, #84]	@ 0x54
 8008cb0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008cb4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008cb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008cba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008cbe:	1b5b      	subs	r3, r3, r5
 8008cc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008cc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cc6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008cca:	f7ff f903 	bl	8007ed4 <__ulp>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	4650      	mov	r0, sl
 8008cd4:	4659      	mov	r1, fp
 8008cd6:	f7f7 fbff 	bl	80004d8 <__aeabi_dmul>
 8008cda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008cde:	f7f7 fa45 	bl	800016c <__adddf3>
 8008ce2:	4682      	mov	sl, r0
 8008ce4:	468b      	mov	fp, r1
 8008ce6:	e775      	b.n	8008bd4 <_strtod_l+0xa54>
 8008ce8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008cec:	e7e0      	b.n	8008cb0 <_strtod_l+0xb30>
 8008cee:	a30e      	add	r3, pc, #56	@ (adr r3, 8008d28 <_strtod_l+0xba8>)
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	f7f7 fe62 	bl	80009bc <__aeabi_dcmplt>
 8008cf8:	e79d      	b.n	8008c36 <_strtod_l+0xab6>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	930e      	str	r3, [sp, #56]	@ 0x38
 8008cfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d00:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d02:	6013      	str	r3, [r2, #0]
 8008d04:	f7ff ba79 	b.w	80081fa <_strtod_l+0x7a>
 8008d08:	2a65      	cmp	r2, #101	@ 0x65
 8008d0a:	f43f ab72 	beq.w	80083f2 <_strtod_l+0x272>
 8008d0e:	2a45      	cmp	r2, #69	@ 0x45
 8008d10:	f43f ab6f 	beq.w	80083f2 <_strtod_l+0x272>
 8008d14:	2301      	movs	r3, #1
 8008d16:	f7ff bbaa 	b.w	800846e <_strtod_l+0x2ee>
 8008d1a:	bf00      	nop
 8008d1c:	f3af 8000 	nop.w
 8008d20:	ffc00000 	.word	0xffc00000
 8008d24:	41dfffff 	.word	0x41dfffff
 8008d28:	94a03595 	.word	0x94a03595
 8008d2c:	3fcfffff 	.word	0x3fcfffff

08008d30 <_strtod_r>:
 8008d30:	4b01      	ldr	r3, [pc, #4]	@ (8008d38 <_strtod_r+0x8>)
 8008d32:	f7ff ba25 	b.w	8008180 <_strtod_l>
 8008d36:	bf00      	nop
 8008d38:	2000006c 	.word	0x2000006c

08008d3c <_strtol_l.isra.0>:
 8008d3c:	2b24      	cmp	r3, #36	@ 0x24
 8008d3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d42:	4686      	mov	lr, r0
 8008d44:	4690      	mov	r8, r2
 8008d46:	d801      	bhi.n	8008d4c <_strtol_l.isra.0+0x10>
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d106      	bne.n	8008d5a <_strtol_l.isra.0+0x1e>
 8008d4c:	f7fd fdbc 	bl	80068c8 <__errno>
 8008d50:	2316      	movs	r3, #22
 8008d52:	6003      	str	r3, [r0, #0]
 8008d54:	2000      	movs	r0, #0
 8008d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d5a:	460d      	mov	r5, r1
 8008d5c:	4833      	ldr	r0, [pc, #204]	@ (8008e2c <_strtol_l.isra.0+0xf0>)
 8008d5e:	462a      	mov	r2, r5
 8008d60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d64:	5d06      	ldrb	r6, [r0, r4]
 8008d66:	f016 0608 	ands.w	r6, r6, #8
 8008d6a:	d1f8      	bne.n	8008d5e <_strtol_l.isra.0+0x22>
 8008d6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8008d6e:	d110      	bne.n	8008d92 <_strtol_l.isra.0+0x56>
 8008d70:	2601      	movs	r6, #1
 8008d72:	782c      	ldrb	r4, [r5, #0]
 8008d74:	1c95      	adds	r5, r2, #2
 8008d76:	f033 0210 	bics.w	r2, r3, #16
 8008d7a:	d115      	bne.n	8008da8 <_strtol_l.isra.0+0x6c>
 8008d7c:	2c30      	cmp	r4, #48	@ 0x30
 8008d7e:	d10d      	bne.n	8008d9c <_strtol_l.isra.0+0x60>
 8008d80:	782a      	ldrb	r2, [r5, #0]
 8008d82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d86:	2a58      	cmp	r2, #88	@ 0x58
 8008d88:	d108      	bne.n	8008d9c <_strtol_l.isra.0+0x60>
 8008d8a:	786c      	ldrb	r4, [r5, #1]
 8008d8c:	3502      	adds	r5, #2
 8008d8e:	2310      	movs	r3, #16
 8008d90:	e00a      	b.n	8008da8 <_strtol_l.isra.0+0x6c>
 8008d92:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d94:	bf04      	itt	eq
 8008d96:	782c      	ldrbeq	r4, [r5, #0]
 8008d98:	1c95      	addeq	r5, r2, #2
 8008d9a:	e7ec      	b.n	8008d76 <_strtol_l.isra.0+0x3a>
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1f6      	bne.n	8008d8e <_strtol_l.isra.0+0x52>
 8008da0:	2c30      	cmp	r4, #48	@ 0x30
 8008da2:	bf14      	ite	ne
 8008da4:	230a      	movne	r3, #10
 8008da6:	2308      	moveq	r3, #8
 8008da8:	2200      	movs	r2, #0
 8008daa:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008dae:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008db2:	fbbc f9f3 	udiv	r9, ip, r3
 8008db6:	4610      	mov	r0, r2
 8008db8:	fb03 ca19 	mls	sl, r3, r9, ip
 8008dbc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008dc0:	2f09      	cmp	r7, #9
 8008dc2:	d80f      	bhi.n	8008de4 <_strtol_l.isra.0+0xa8>
 8008dc4:	463c      	mov	r4, r7
 8008dc6:	42a3      	cmp	r3, r4
 8008dc8:	dd1b      	ble.n	8008e02 <_strtol_l.isra.0+0xc6>
 8008dca:	1c57      	adds	r7, r2, #1
 8008dcc:	d007      	beq.n	8008dde <_strtol_l.isra.0+0xa2>
 8008dce:	4581      	cmp	r9, r0
 8008dd0:	d314      	bcc.n	8008dfc <_strtol_l.isra.0+0xc0>
 8008dd2:	d101      	bne.n	8008dd8 <_strtol_l.isra.0+0x9c>
 8008dd4:	45a2      	cmp	sl, r4
 8008dd6:	db11      	blt.n	8008dfc <_strtol_l.isra.0+0xc0>
 8008dd8:	2201      	movs	r2, #1
 8008dda:	fb00 4003 	mla	r0, r0, r3, r4
 8008dde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008de2:	e7eb      	b.n	8008dbc <_strtol_l.isra.0+0x80>
 8008de4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008de8:	2f19      	cmp	r7, #25
 8008dea:	d801      	bhi.n	8008df0 <_strtol_l.isra.0+0xb4>
 8008dec:	3c37      	subs	r4, #55	@ 0x37
 8008dee:	e7ea      	b.n	8008dc6 <_strtol_l.isra.0+0x8a>
 8008df0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008df4:	2f19      	cmp	r7, #25
 8008df6:	d804      	bhi.n	8008e02 <_strtol_l.isra.0+0xc6>
 8008df8:	3c57      	subs	r4, #87	@ 0x57
 8008dfa:	e7e4      	b.n	8008dc6 <_strtol_l.isra.0+0x8a>
 8008dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8008e00:	e7ed      	b.n	8008dde <_strtol_l.isra.0+0xa2>
 8008e02:	1c53      	adds	r3, r2, #1
 8008e04:	d108      	bne.n	8008e18 <_strtol_l.isra.0+0xdc>
 8008e06:	2322      	movs	r3, #34	@ 0x22
 8008e08:	4660      	mov	r0, ip
 8008e0a:	f8ce 3000 	str.w	r3, [lr]
 8008e0e:	f1b8 0f00 	cmp.w	r8, #0
 8008e12:	d0a0      	beq.n	8008d56 <_strtol_l.isra.0+0x1a>
 8008e14:	1e69      	subs	r1, r5, #1
 8008e16:	e006      	b.n	8008e26 <_strtol_l.isra.0+0xea>
 8008e18:	b106      	cbz	r6, 8008e1c <_strtol_l.isra.0+0xe0>
 8008e1a:	4240      	negs	r0, r0
 8008e1c:	f1b8 0f00 	cmp.w	r8, #0
 8008e20:	d099      	beq.n	8008d56 <_strtol_l.isra.0+0x1a>
 8008e22:	2a00      	cmp	r2, #0
 8008e24:	d1f6      	bne.n	8008e14 <_strtol_l.isra.0+0xd8>
 8008e26:	f8c8 1000 	str.w	r1, [r8]
 8008e2a:	e794      	b.n	8008d56 <_strtol_l.isra.0+0x1a>
 8008e2c:	0800a351 	.word	0x0800a351

08008e30 <_strtol_r>:
 8008e30:	f7ff bf84 	b.w	8008d3c <_strtol_l.isra.0>

08008e34 <__ssputs_r>:
 8008e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e38:	461f      	mov	r7, r3
 8008e3a:	688e      	ldr	r6, [r1, #8]
 8008e3c:	4682      	mov	sl, r0
 8008e3e:	42be      	cmp	r6, r7
 8008e40:	460c      	mov	r4, r1
 8008e42:	4690      	mov	r8, r2
 8008e44:	680b      	ldr	r3, [r1, #0]
 8008e46:	d82d      	bhi.n	8008ea4 <__ssputs_r+0x70>
 8008e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e50:	d026      	beq.n	8008ea0 <__ssputs_r+0x6c>
 8008e52:	6965      	ldr	r5, [r4, #20]
 8008e54:	6909      	ldr	r1, [r1, #16]
 8008e56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e5a:	eba3 0901 	sub.w	r9, r3, r1
 8008e5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e62:	1c7b      	adds	r3, r7, #1
 8008e64:	444b      	add	r3, r9
 8008e66:	106d      	asrs	r5, r5, #1
 8008e68:	429d      	cmp	r5, r3
 8008e6a:	bf38      	it	cc
 8008e6c:	461d      	movcc	r5, r3
 8008e6e:	0553      	lsls	r3, r2, #21
 8008e70:	d527      	bpl.n	8008ec2 <__ssputs_r+0x8e>
 8008e72:	4629      	mov	r1, r5
 8008e74:	f7fe fc36 	bl	80076e4 <_malloc_r>
 8008e78:	4606      	mov	r6, r0
 8008e7a:	b360      	cbz	r0, 8008ed6 <__ssputs_r+0xa2>
 8008e7c:	464a      	mov	r2, r9
 8008e7e:	6921      	ldr	r1, [r4, #16]
 8008e80:	f000 fa14 	bl	80092ac <memcpy>
 8008e84:	89a3      	ldrh	r3, [r4, #12]
 8008e86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e8e:	81a3      	strh	r3, [r4, #12]
 8008e90:	6126      	str	r6, [r4, #16]
 8008e92:	444e      	add	r6, r9
 8008e94:	6026      	str	r6, [r4, #0]
 8008e96:	463e      	mov	r6, r7
 8008e98:	6165      	str	r5, [r4, #20]
 8008e9a:	eba5 0509 	sub.w	r5, r5, r9
 8008e9e:	60a5      	str	r5, [r4, #8]
 8008ea0:	42be      	cmp	r6, r7
 8008ea2:	d900      	bls.n	8008ea6 <__ssputs_r+0x72>
 8008ea4:	463e      	mov	r6, r7
 8008ea6:	4632      	mov	r2, r6
 8008ea8:	4641      	mov	r1, r8
 8008eaa:	6820      	ldr	r0, [r4, #0]
 8008eac:	f000 f9c2 	bl	8009234 <memmove>
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	68a3      	ldr	r3, [r4, #8]
 8008eb4:	1b9b      	subs	r3, r3, r6
 8008eb6:	60a3      	str	r3, [r4, #8]
 8008eb8:	6823      	ldr	r3, [r4, #0]
 8008eba:	4433      	add	r3, r6
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ec2:	462a      	mov	r2, r5
 8008ec4:	f000 fd83 	bl	80099ce <_realloc_r>
 8008ec8:	4606      	mov	r6, r0
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	d1e0      	bne.n	8008e90 <__ssputs_r+0x5c>
 8008ece:	4650      	mov	r0, sl
 8008ed0:	6921      	ldr	r1, [r4, #16]
 8008ed2:	f7fe fb95 	bl	8007600 <_free_r>
 8008ed6:	230c      	movs	r3, #12
 8008ed8:	f8ca 3000 	str.w	r3, [sl]
 8008edc:	89a3      	ldrh	r3, [r4, #12]
 8008ede:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ee6:	81a3      	strh	r3, [r4, #12]
 8008ee8:	e7e9      	b.n	8008ebe <__ssputs_r+0x8a>
	...

08008eec <_svfiprintf_r>:
 8008eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef0:	4698      	mov	r8, r3
 8008ef2:	898b      	ldrh	r3, [r1, #12]
 8008ef4:	4607      	mov	r7, r0
 8008ef6:	061b      	lsls	r3, r3, #24
 8008ef8:	460d      	mov	r5, r1
 8008efa:	4614      	mov	r4, r2
 8008efc:	b09d      	sub	sp, #116	@ 0x74
 8008efe:	d510      	bpl.n	8008f22 <_svfiprintf_r+0x36>
 8008f00:	690b      	ldr	r3, [r1, #16]
 8008f02:	b973      	cbnz	r3, 8008f22 <_svfiprintf_r+0x36>
 8008f04:	2140      	movs	r1, #64	@ 0x40
 8008f06:	f7fe fbed 	bl	80076e4 <_malloc_r>
 8008f0a:	6028      	str	r0, [r5, #0]
 8008f0c:	6128      	str	r0, [r5, #16]
 8008f0e:	b930      	cbnz	r0, 8008f1e <_svfiprintf_r+0x32>
 8008f10:	230c      	movs	r3, #12
 8008f12:	603b      	str	r3, [r7, #0]
 8008f14:	f04f 30ff 	mov.w	r0, #4294967295
 8008f18:	b01d      	add	sp, #116	@ 0x74
 8008f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1e:	2340      	movs	r3, #64	@ 0x40
 8008f20:	616b      	str	r3, [r5, #20]
 8008f22:	2300      	movs	r3, #0
 8008f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f26:	2320      	movs	r3, #32
 8008f28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f2c:	2330      	movs	r3, #48	@ 0x30
 8008f2e:	f04f 0901 	mov.w	r9, #1
 8008f32:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f36:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80090d0 <_svfiprintf_r+0x1e4>
 8008f3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f3e:	4623      	mov	r3, r4
 8008f40:	469a      	mov	sl, r3
 8008f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f46:	b10a      	cbz	r2, 8008f4c <_svfiprintf_r+0x60>
 8008f48:	2a25      	cmp	r2, #37	@ 0x25
 8008f4a:	d1f9      	bne.n	8008f40 <_svfiprintf_r+0x54>
 8008f4c:	ebba 0b04 	subs.w	fp, sl, r4
 8008f50:	d00b      	beq.n	8008f6a <_svfiprintf_r+0x7e>
 8008f52:	465b      	mov	r3, fp
 8008f54:	4622      	mov	r2, r4
 8008f56:	4629      	mov	r1, r5
 8008f58:	4638      	mov	r0, r7
 8008f5a:	f7ff ff6b 	bl	8008e34 <__ssputs_r>
 8008f5e:	3001      	adds	r0, #1
 8008f60:	f000 80a7 	beq.w	80090b2 <_svfiprintf_r+0x1c6>
 8008f64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f66:	445a      	add	r2, fp
 8008f68:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f000 809f 	beq.w	80090b2 <_svfiprintf_r+0x1c6>
 8008f74:	2300      	movs	r3, #0
 8008f76:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f7e:	f10a 0a01 	add.w	sl, sl, #1
 8008f82:	9304      	str	r3, [sp, #16]
 8008f84:	9307      	str	r3, [sp, #28]
 8008f86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f8c:	4654      	mov	r4, sl
 8008f8e:	2205      	movs	r2, #5
 8008f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f94:	484e      	ldr	r0, [pc, #312]	@ (80090d0 <_svfiprintf_r+0x1e4>)
 8008f96:	f7fd fcc4 	bl	8006922 <memchr>
 8008f9a:	9a04      	ldr	r2, [sp, #16]
 8008f9c:	b9d8      	cbnz	r0, 8008fd6 <_svfiprintf_r+0xea>
 8008f9e:	06d0      	lsls	r0, r2, #27
 8008fa0:	bf44      	itt	mi
 8008fa2:	2320      	movmi	r3, #32
 8008fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fa8:	0711      	lsls	r1, r2, #28
 8008faa:	bf44      	itt	mi
 8008fac:	232b      	movmi	r3, #43	@ 0x2b
 8008fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fb8:	d015      	beq.n	8008fe6 <_svfiprintf_r+0xfa>
 8008fba:	4654      	mov	r4, sl
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	f04f 0c0a 	mov.w	ip, #10
 8008fc2:	9a07      	ldr	r2, [sp, #28]
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fca:	3b30      	subs	r3, #48	@ 0x30
 8008fcc:	2b09      	cmp	r3, #9
 8008fce:	d94b      	bls.n	8009068 <_svfiprintf_r+0x17c>
 8008fd0:	b1b0      	cbz	r0, 8009000 <_svfiprintf_r+0x114>
 8008fd2:	9207      	str	r2, [sp, #28]
 8008fd4:	e014      	b.n	8009000 <_svfiprintf_r+0x114>
 8008fd6:	eba0 0308 	sub.w	r3, r0, r8
 8008fda:	fa09 f303 	lsl.w	r3, r9, r3
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	46a2      	mov	sl, r4
 8008fe2:	9304      	str	r3, [sp, #16]
 8008fe4:	e7d2      	b.n	8008f8c <_svfiprintf_r+0xa0>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	1d19      	adds	r1, r3, #4
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	9103      	str	r1, [sp, #12]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	bfbb      	ittet	lt
 8008ff2:	425b      	neglt	r3, r3
 8008ff4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ff8:	9307      	strge	r3, [sp, #28]
 8008ffa:	9307      	strlt	r3, [sp, #28]
 8008ffc:	bfb8      	it	lt
 8008ffe:	9204      	strlt	r2, [sp, #16]
 8009000:	7823      	ldrb	r3, [r4, #0]
 8009002:	2b2e      	cmp	r3, #46	@ 0x2e
 8009004:	d10a      	bne.n	800901c <_svfiprintf_r+0x130>
 8009006:	7863      	ldrb	r3, [r4, #1]
 8009008:	2b2a      	cmp	r3, #42	@ 0x2a
 800900a:	d132      	bne.n	8009072 <_svfiprintf_r+0x186>
 800900c:	9b03      	ldr	r3, [sp, #12]
 800900e:	3402      	adds	r4, #2
 8009010:	1d1a      	adds	r2, r3, #4
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	9203      	str	r2, [sp, #12]
 8009016:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800901a:	9305      	str	r3, [sp, #20]
 800901c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80090d4 <_svfiprintf_r+0x1e8>
 8009020:	2203      	movs	r2, #3
 8009022:	4650      	mov	r0, sl
 8009024:	7821      	ldrb	r1, [r4, #0]
 8009026:	f7fd fc7c 	bl	8006922 <memchr>
 800902a:	b138      	cbz	r0, 800903c <_svfiprintf_r+0x150>
 800902c:	2240      	movs	r2, #64	@ 0x40
 800902e:	9b04      	ldr	r3, [sp, #16]
 8009030:	eba0 000a 	sub.w	r0, r0, sl
 8009034:	4082      	lsls	r2, r0
 8009036:	4313      	orrs	r3, r2
 8009038:	3401      	adds	r4, #1
 800903a:	9304      	str	r3, [sp, #16]
 800903c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009040:	2206      	movs	r2, #6
 8009042:	4825      	ldr	r0, [pc, #148]	@ (80090d8 <_svfiprintf_r+0x1ec>)
 8009044:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009048:	f7fd fc6b 	bl	8006922 <memchr>
 800904c:	2800      	cmp	r0, #0
 800904e:	d036      	beq.n	80090be <_svfiprintf_r+0x1d2>
 8009050:	4b22      	ldr	r3, [pc, #136]	@ (80090dc <_svfiprintf_r+0x1f0>)
 8009052:	bb1b      	cbnz	r3, 800909c <_svfiprintf_r+0x1b0>
 8009054:	9b03      	ldr	r3, [sp, #12]
 8009056:	3307      	adds	r3, #7
 8009058:	f023 0307 	bic.w	r3, r3, #7
 800905c:	3308      	adds	r3, #8
 800905e:	9303      	str	r3, [sp, #12]
 8009060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009062:	4433      	add	r3, r6
 8009064:	9309      	str	r3, [sp, #36]	@ 0x24
 8009066:	e76a      	b.n	8008f3e <_svfiprintf_r+0x52>
 8009068:	460c      	mov	r4, r1
 800906a:	2001      	movs	r0, #1
 800906c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009070:	e7a8      	b.n	8008fc4 <_svfiprintf_r+0xd8>
 8009072:	2300      	movs	r3, #0
 8009074:	f04f 0c0a 	mov.w	ip, #10
 8009078:	4619      	mov	r1, r3
 800907a:	3401      	adds	r4, #1
 800907c:	9305      	str	r3, [sp, #20]
 800907e:	4620      	mov	r0, r4
 8009080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009084:	3a30      	subs	r2, #48	@ 0x30
 8009086:	2a09      	cmp	r2, #9
 8009088:	d903      	bls.n	8009092 <_svfiprintf_r+0x1a6>
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0c6      	beq.n	800901c <_svfiprintf_r+0x130>
 800908e:	9105      	str	r1, [sp, #20]
 8009090:	e7c4      	b.n	800901c <_svfiprintf_r+0x130>
 8009092:	4604      	mov	r4, r0
 8009094:	2301      	movs	r3, #1
 8009096:	fb0c 2101 	mla	r1, ip, r1, r2
 800909a:	e7f0      	b.n	800907e <_svfiprintf_r+0x192>
 800909c:	ab03      	add	r3, sp, #12
 800909e:	9300      	str	r3, [sp, #0]
 80090a0:	462a      	mov	r2, r5
 80090a2:	4638      	mov	r0, r7
 80090a4:	4b0e      	ldr	r3, [pc, #56]	@ (80090e0 <_svfiprintf_r+0x1f4>)
 80090a6:	a904      	add	r1, sp, #16
 80090a8:	f7fc fcce 	bl	8005a48 <_printf_float>
 80090ac:	1c42      	adds	r2, r0, #1
 80090ae:	4606      	mov	r6, r0
 80090b0:	d1d6      	bne.n	8009060 <_svfiprintf_r+0x174>
 80090b2:	89ab      	ldrh	r3, [r5, #12]
 80090b4:	065b      	lsls	r3, r3, #25
 80090b6:	f53f af2d 	bmi.w	8008f14 <_svfiprintf_r+0x28>
 80090ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090bc:	e72c      	b.n	8008f18 <_svfiprintf_r+0x2c>
 80090be:	ab03      	add	r3, sp, #12
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	462a      	mov	r2, r5
 80090c4:	4638      	mov	r0, r7
 80090c6:	4b06      	ldr	r3, [pc, #24]	@ (80090e0 <_svfiprintf_r+0x1f4>)
 80090c8:	a904      	add	r1, sp, #16
 80090ca:	f7fc ff5b 	bl	8005f84 <_printf_i>
 80090ce:	e7ed      	b.n	80090ac <_svfiprintf_r+0x1c0>
 80090d0:	0800a14f 	.word	0x0800a14f
 80090d4:	0800a155 	.word	0x0800a155
 80090d8:	0800a159 	.word	0x0800a159
 80090dc:	08005a49 	.word	0x08005a49
 80090e0:	08008e35 	.word	0x08008e35

080090e4 <__sflush_r>:
 80090e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ea:	0716      	lsls	r6, r2, #28
 80090ec:	4605      	mov	r5, r0
 80090ee:	460c      	mov	r4, r1
 80090f0:	d454      	bmi.n	800919c <__sflush_r+0xb8>
 80090f2:	684b      	ldr	r3, [r1, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	dc02      	bgt.n	80090fe <__sflush_r+0x1a>
 80090f8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	dd48      	ble.n	8009190 <__sflush_r+0xac>
 80090fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009100:	2e00      	cmp	r6, #0
 8009102:	d045      	beq.n	8009190 <__sflush_r+0xac>
 8009104:	2300      	movs	r3, #0
 8009106:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800910a:	682f      	ldr	r7, [r5, #0]
 800910c:	6a21      	ldr	r1, [r4, #32]
 800910e:	602b      	str	r3, [r5, #0]
 8009110:	d030      	beq.n	8009174 <__sflush_r+0x90>
 8009112:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	0759      	lsls	r1, r3, #29
 8009118:	d505      	bpl.n	8009126 <__sflush_r+0x42>
 800911a:	6863      	ldr	r3, [r4, #4]
 800911c:	1ad2      	subs	r2, r2, r3
 800911e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009120:	b10b      	cbz	r3, 8009126 <__sflush_r+0x42>
 8009122:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009124:	1ad2      	subs	r2, r2, r3
 8009126:	2300      	movs	r3, #0
 8009128:	4628      	mov	r0, r5
 800912a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800912c:	6a21      	ldr	r1, [r4, #32]
 800912e:	47b0      	blx	r6
 8009130:	1c43      	adds	r3, r0, #1
 8009132:	89a3      	ldrh	r3, [r4, #12]
 8009134:	d106      	bne.n	8009144 <__sflush_r+0x60>
 8009136:	6829      	ldr	r1, [r5, #0]
 8009138:	291d      	cmp	r1, #29
 800913a:	d82b      	bhi.n	8009194 <__sflush_r+0xb0>
 800913c:	4a28      	ldr	r2, [pc, #160]	@ (80091e0 <__sflush_r+0xfc>)
 800913e:	40ca      	lsrs	r2, r1
 8009140:	07d6      	lsls	r6, r2, #31
 8009142:	d527      	bpl.n	8009194 <__sflush_r+0xb0>
 8009144:	2200      	movs	r2, #0
 8009146:	6062      	str	r2, [r4, #4]
 8009148:	6922      	ldr	r2, [r4, #16]
 800914a:	04d9      	lsls	r1, r3, #19
 800914c:	6022      	str	r2, [r4, #0]
 800914e:	d504      	bpl.n	800915a <__sflush_r+0x76>
 8009150:	1c42      	adds	r2, r0, #1
 8009152:	d101      	bne.n	8009158 <__sflush_r+0x74>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	b903      	cbnz	r3, 800915a <__sflush_r+0x76>
 8009158:	6560      	str	r0, [r4, #84]	@ 0x54
 800915a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800915c:	602f      	str	r7, [r5, #0]
 800915e:	b1b9      	cbz	r1, 8009190 <__sflush_r+0xac>
 8009160:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009164:	4299      	cmp	r1, r3
 8009166:	d002      	beq.n	800916e <__sflush_r+0x8a>
 8009168:	4628      	mov	r0, r5
 800916a:	f7fe fa49 	bl	8007600 <_free_r>
 800916e:	2300      	movs	r3, #0
 8009170:	6363      	str	r3, [r4, #52]	@ 0x34
 8009172:	e00d      	b.n	8009190 <__sflush_r+0xac>
 8009174:	2301      	movs	r3, #1
 8009176:	4628      	mov	r0, r5
 8009178:	47b0      	blx	r6
 800917a:	4602      	mov	r2, r0
 800917c:	1c50      	adds	r0, r2, #1
 800917e:	d1c9      	bne.n	8009114 <__sflush_r+0x30>
 8009180:	682b      	ldr	r3, [r5, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d0c6      	beq.n	8009114 <__sflush_r+0x30>
 8009186:	2b1d      	cmp	r3, #29
 8009188:	d001      	beq.n	800918e <__sflush_r+0xaa>
 800918a:	2b16      	cmp	r3, #22
 800918c:	d11d      	bne.n	80091ca <__sflush_r+0xe6>
 800918e:	602f      	str	r7, [r5, #0]
 8009190:	2000      	movs	r0, #0
 8009192:	e021      	b.n	80091d8 <__sflush_r+0xf4>
 8009194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009198:	b21b      	sxth	r3, r3
 800919a:	e01a      	b.n	80091d2 <__sflush_r+0xee>
 800919c:	690f      	ldr	r7, [r1, #16]
 800919e:	2f00      	cmp	r7, #0
 80091a0:	d0f6      	beq.n	8009190 <__sflush_r+0xac>
 80091a2:	0793      	lsls	r3, r2, #30
 80091a4:	bf18      	it	ne
 80091a6:	2300      	movne	r3, #0
 80091a8:	680e      	ldr	r6, [r1, #0]
 80091aa:	bf08      	it	eq
 80091ac:	694b      	ldreq	r3, [r1, #20]
 80091ae:	1bf6      	subs	r6, r6, r7
 80091b0:	600f      	str	r7, [r1, #0]
 80091b2:	608b      	str	r3, [r1, #8]
 80091b4:	2e00      	cmp	r6, #0
 80091b6:	ddeb      	ble.n	8009190 <__sflush_r+0xac>
 80091b8:	4633      	mov	r3, r6
 80091ba:	463a      	mov	r2, r7
 80091bc:	4628      	mov	r0, r5
 80091be:	6a21      	ldr	r1, [r4, #32]
 80091c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80091c4:	47e0      	blx	ip
 80091c6:	2800      	cmp	r0, #0
 80091c8:	dc07      	bgt.n	80091da <__sflush_r+0xf6>
 80091ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091d2:	f04f 30ff 	mov.w	r0, #4294967295
 80091d6:	81a3      	strh	r3, [r4, #12]
 80091d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091da:	4407      	add	r7, r0
 80091dc:	1a36      	subs	r6, r6, r0
 80091de:	e7e9      	b.n	80091b4 <__sflush_r+0xd0>
 80091e0:	20400001 	.word	0x20400001

080091e4 <_fflush_r>:
 80091e4:	b538      	push	{r3, r4, r5, lr}
 80091e6:	690b      	ldr	r3, [r1, #16]
 80091e8:	4605      	mov	r5, r0
 80091ea:	460c      	mov	r4, r1
 80091ec:	b913      	cbnz	r3, 80091f4 <_fflush_r+0x10>
 80091ee:	2500      	movs	r5, #0
 80091f0:	4628      	mov	r0, r5
 80091f2:	bd38      	pop	{r3, r4, r5, pc}
 80091f4:	b118      	cbz	r0, 80091fe <_fflush_r+0x1a>
 80091f6:	6a03      	ldr	r3, [r0, #32]
 80091f8:	b90b      	cbnz	r3, 80091fe <_fflush_r+0x1a>
 80091fa:	f7fd fa77 	bl	80066ec <__sinit>
 80091fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d0f3      	beq.n	80091ee <_fflush_r+0xa>
 8009206:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009208:	07d0      	lsls	r0, r2, #31
 800920a:	d404      	bmi.n	8009216 <_fflush_r+0x32>
 800920c:	0599      	lsls	r1, r3, #22
 800920e:	d402      	bmi.n	8009216 <_fflush_r+0x32>
 8009210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009212:	f7fd fb84 	bl	800691e <__retarget_lock_acquire_recursive>
 8009216:	4628      	mov	r0, r5
 8009218:	4621      	mov	r1, r4
 800921a:	f7ff ff63 	bl	80090e4 <__sflush_r>
 800921e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009220:	4605      	mov	r5, r0
 8009222:	07da      	lsls	r2, r3, #31
 8009224:	d4e4      	bmi.n	80091f0 <_fflush_r+0xc>
 8009226:	89a3      	ldrh	r3, [r4, #12]
 8009228:	059b      	lsls	r3, r3, #22
 800922a:	d4e1      	bmi.n	80091f0 <_fflush_r+0xc>
 800922c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800922e:	f7fd fb77 	bl	8006920 <__retarget_lock_release_recursive>
 8009232:	e7dd      	b.n	80091f0 <_fflush_r+0xc>

08009234 <memmove>:
 8009234:	4288      	cmp	r0, r1
 8009236:	b510      	push	{r4, lr}
 8009238:	eb01 0402 	add.w	r4, r1, r2
 800923c:	d902      	bls.n	8009244 <memmove+0x10>
 800923e:	4284      	cmp	r4, r0
 8009240:	4623      	mov	r3, r4
 8009242:	d807      	bhi.n	8009254 <memmove+0x20>
 8009244:	1e43      	subs	r3, r0, #1
 8009246:	42a1      	cmp	r1, r4
 8009248:	d008      	beq.n	800925c <memmove+0x28>
 800924a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800924e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009252:	e7f8      	b.n	8009246 <memmove+0x12>
 8009254:	4601      	mov	r1, r0
 8009256:	4402      	add	r2, r0
 8009258:	428a      	cmp	r2, r1
 800925a:	d100      	bne.n	800925e <memmove+0x2a>
 800925c:	bd10      	pop	{r4, pc}
 800925e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009262:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009266:	e7f7      	b.n	8009258 <memmove+0x24>

08009268 <strncmp>:
 8009268:	b510      	push	{r4, lr}
 800926a:	b16a      	cbz	r2, 8009288 <strncmp+0x20>
 800926c:	3901      	subs	r1, #1
 800926e:	1884      	adds	r4, r0, r2
 8009270:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009274:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009278:	429a      	cmp	r2, r3
 800927a:	d103      	bne.n	8009284 <strncmp+0x1c>
 800927c:	42a0      	cmp	r0, r4
 800927e:	d001      	beq.n	8009284 <strncmp+0x1c>
 8009280:	2a00      	cmp	r2, #0
 8009282:	d1f5      	bne.n	8009270 <strncmp+0x8>
 8009284:	1ad0      	subs	r0, r2, r3
 8009286:	bd10      	pop	{r4, pc}
 8009288:	4610      	mov	r0, r2
 800928a:	e7fc      	b.n	8009286 <strncmp+0x1e>

0800928c <_sbrk_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	2300      	movs	r3, #0
 8009290:	4d05      	ldr	r5, [pc, #20]	@ (80092a8 <_sbrk_r+0x1c>)
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	f7f8 fa18 	bl	80016cc <_sbrk>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_sbrk_r+0x1a>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_sbrk_r+0x1a>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	200003e0 	.word	0x200003e0

080092ac <memcpy>:
 80092ac:	440a      	add	r2, r1
 80092ae:	4291      	cmp	r1, r2
 80092b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80092b4:	d100      	bne.n	80092b8 <memcpy+0xc>
 80092b6:	4770      	bx	lr
 80092b8:	b510      	push	{r4, lr}
 80092ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092be:	4291      	cmp	r1, r2
 80092c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092c4:	d1f9      	bne.n	80092ba <memcpy+0xe>
 80092c6:	bd10      	pop	{r4, pc}

080092c8 <nan>:
 80092c8:	2000      	movs	r0, #0
 80092ca:	4901      	ldr	r1, [pc, #4]	@ (80092d0 <nan+0x8>)
 80092cc:	4770      	bx	lr
 80092ce:	bf00      	nop
 80092d0:	7ff80000 	.word	0x7ff80000

080092d4 <__assert_func>:
 80092d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80092d6:	4614      	mov	r4, r2
 80092d8:	461a      	mov	r2, r3
 80092da:	4b09      	ldr	r3, [pc, #36]	@ (8009300 <__assert_func+0x2c>)
 80092dc:	4605      	mov	r5, r0
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	68d8      	ldr	r0, [r3, #12]
 80092e2:	b14c      	cbz	r4, 80092f8 <__assert_func+0x24>
 80092e4:	4b07      	ldr	r3, [pc, #28]	@ (8009304 <__assert_func+0x30>)
 80092e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80092ea:	9100      	str	r1, [sp, #0]
 80092ec:	462b      	mov	r3, r5
 80092ee:	4906      	ldr	r1, [pc, #24]	@ (8009308 <__assert_func+0x34>)
 80092f0:	f000 fba8 	bl	8009a44 <fiprintf>
 80092f4:	f000 fbb8 	bl	8009a68 <abort>
 80092f8:	4b04      	ldr	r3, [pc, #16]	@ (800930c <__assert_func+0x38>)
 80092fa:	461c      	mov	r4, r3
 80092fc:	e7f3      	b.n	80092e6 <__assert_func+0x12>
 80092fe:	bf00      	nop
 8009300:	2000001c 	.word	0x2000001c
 8009304:	0800a168 	.word	0x0800a168
 8009308:	0800a175 	.word	0x0800a175
 800930c:	0800a1a3 	.word	0x0800a1a3

08009310 <_calloc_r>:
 8009310:	b570      	push	{r4, r5, r6, lr}
 8009312:	fba1 5402 	umull	r5, r4, r1, r2
 8009316:	b934      	cbnz	r4, 8009326 <_calloc_r+0x16>
 8009318:	4629      	mov	r1, r5
 800931a:	f7fe f9e3 	bl	80076e4 <_malloc_r>
 800931e:	4606      	mov	r6, r0
 8009320:	b928      	cbnz	r0, 800932e <_calloc_r+0x1e>
 8009322:	4630      	mov	r0, r6
 8009324:	bd70      	pop	{r4, r5, r6, pc}
 8009326:	220c      	movs	r2, #12
 8009328:	2600      	movs	r6, #0
 800932a:	6002      	str	r2, [r0, #0]
 800932c:	e7f9      	b.n	8009322 <_calloc_r+0x12>
 800932e:	462a      	mov	r2, r5
 8009330:	4621      	mov	r1, r4
 8009332:	f7fd fa76 	bl	8006822 <memset>
 8009336:	e7f4      	b.n	8009322 <_calloc_r+0x12>

08009338 <rshift>:
 8009338:	6903      	ldr	r3, [r0, #16]
 800933a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800933e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009342:	f100 0414 	add.w	r4, r0, #20
 8009346:	ea4f 1261 	mov.w	r2, r1, asr #5
 800934a:	dd46      	ble.n	80093da <rshift+0xa2>
 800934c:	f011 011f 	ands.w	r1, r1, #31
 8009350:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009354:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009358:	d10c      	bne.n	8009374 <rshift+0x3c>
 800935a:	4629      	mov	r1, r5
 800935c:	f100 0710 	add.w	r7, r0, #16
 8009360:	42b1      	cmp	r1, r6
 8009362:	d335      	bcc.n	80093d0 <rshift+0x98>
 8009364:	1a9b      	subs	r3, r3, r2
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	1eea      	subs	r2, r5, #3
 800936a:	4296      	cmp	r6, r2
 800936c:	bf38      	it	cc
 800936e:	2300      	movcc	r3, #0
 8009370:	4423      	add	r3, r4
 8009372:	e015      	b.n	80093a0 <rshift+0x68>
 8009374:	46a1      	mov	r9, r4
 8009376:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800937a:	f1c1 0820 	rsb	r8, r1, #32
 800937e:	40cf      	lsrs	r7, r1
 8009380:	f105 0e04 	add.w	lr, r5, #4
 8009384:	4576      	cmp	r6, lr
 8009386:	46f4      	mov	ip, lr
 8009388:	d816      	bhi.n	80093b8 <rshift+0x80>
 800938a:	1a9a      	subs	r2, r3, r2
 800938c:	0092      	lsls	r2, r2, #2
 800938e:	3a04      	subs	r2, #4
 8009390:	3501      	adds	r5, #1
 8009392:	42ae      	cmp	r6, r5
 8009394:	bf38      	it	cc
 8009396:	2200      	movcc	r2, #0
 8009398:	18a3      	adds	r3, r4, r2
 800939a:	50a7      	str	r7, [r4, r2]
 800939c:	b107      	cbz	r7, 80093a0 <rshift+0x68>
 800939e:	3304      	adds	r3, #4
 80093a0:	42a3      	cmp	r3, r4
 80093a2:	eba3 0204 	sub.w	r2, r3, r4
 80093a6:	bf08      	it	eq
 80093a8:	2300      	moveq	r3, #0
 80093aa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80093ae:	6102      	str	r2, [r0, #16]
 80093b0:	bf08      	it	eq
 80093b2:	6143      	streq	r3, [r0, #20]
 80093b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093b8:	f8dc c000 	ldr.w	ip, [ip]
 80093bc:	fa0c fc08 	lsl.w	ip, ip, r8
 80093c0:	ea4c 0707 	orr.w	r7, ip, r7
 80093c4:	f849 7b04 	str.w	r7, [r9], #4
 80093c8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093cc:	40cf      	lsrs	r7, r1
 80093ce:	e7d9      	b.n	8009384 <rshift+0x4c>
 80093d0:	f851 cb04 	ldr.w	ip, [r1], #4
 80093d4:	f847 cf04 	str.w	ip, [r7, #4]!
 80093d8:	e7c2      	b.n	8009360 <rshift+0x28>
 80093da:	4623      	mov	r3, r4
 80093dc:	e7e0      	b.n	80093a0 <rshift+0x68>

080093de <__hexdig_fun>:
 80093de:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80093e2:	2b09      	cmp	r3, #9
 80093e4:	d802      	bhi.n	80093ec <__hexdig_fun+0xe>
 80093e6:	3820      	subs	r0, #32
 80093e8:	b2c0      	uxtb	r0, r0
 80093ea:	4770      	bx	lr
 80093ec:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80093f0:	2b05      	cmp	r3, #5
 80093f2:	d801      	bhi.n	80093f8 <__hexdig_fun+0x1a>
 80093f4:	3847      	subs	r0, #71	@ 0x47
 80093f6:	e7f7      	b.n	80093e8 <__hexdig_fun+0xa>
 80093f8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80093fc:	2b05      	cmp	r3, #5
 80093fe:	d801      	bhi.n	8009404 <__hexdig_fun+0x26>
 8009400:	3827      	subs	r0, #39	@ 0x27
 8009402:	e7f1      	b.n	80093e8 <__hexdig_fun+0xa>
 8009404:	2000      	movs	r0, #0
 8009406:	4770      	bx	lr

08009408 <__gethex>:
 8009408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940c:	468a      	mov	sl, r1
 800940e:	4690      	mov	r8, r2
 8009410:	b085      	sub	sp, #20
 8009412:	9302      	str	r3, [sp, #8]
 8009414:	680b      	ldr	r3, [r1, #0]
 8009416:	9001      	str	r0, [sp, #4]
 8009418:	1c9c      	adds	r4, r3, #2
 800941a:	46a1      	mov	r9, r4
 800941c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009420:	2830      	cmp	r0, #48	@ 0x30
 8009422:	d0fa      	beq.n	800941a <__gethex+0x12>
 8009424:	eba9 0303 	sub.w	r3, r9, r3
 8009428:	f1a3 0b02 	sub.w	fp, r3, #2
 800942c:	f7ff ffd7 	bl	80093de <__hexdig_fun>
 8009430:	4605      	mov	r5, r0
 8009432:	2800      	cmp	r0, #0
 8009434:	d168      	bne.n	8009508 <__gethex+0x100>
 8009436:	2201      	movs	r2, #1
 8009438:	4648      	mov	r0, r9
 800943a:	499f      	ldr	r1, [pc, #636]	@ (80096b8 <__gethex+0x2b0>)
 800943c:	f7ff ff14 	bl	8009268 <strncmp>
 8009440:	4607      	mov	r7, r0
 8009442:	2800      	cmp	r0, #0
 8009444:	d167      	bne.n	8009516 <__gethex+0x10e>
 8009446:	f899 0001 	ldrb.w	r0, [r9, #1]
 800944a:	4626      	mov	r6, r4
 800944c:	f7ff ffc7 	bl	80093de <__hexdig_fun>
 8009450:	2800      	cmp	r0, #0
 8009452:	d062      	beq.n	800951a <__gethex+0x112>
 8009454:	4623      	mov	r3, r4
 8009456:	7818      	ldrb	r0, [r3, #0]
 8009458:	4699      	mov	r9, r3
 800945a:	2830      	cmp	r0, #48	@ 0x30
 800945c:	f103 0301 	add.w	r3, r3, #1
 8009460:	d0f9      	beq.n	8009456 <__gethex+0x4e>
 8009462:	f7ff ffbc 	bl	80093de <__hexdig_fun>
 8009466:	fab0 f580 	clz	r5, r0
 800946a:	f04f 0b01 	mov.w	fp, #1
 800946e:	096d      	lsrs	r5, r5, #5
 8009470:	464a      	mov	r2, r9
 8009472:	4616      	mov	r6, r2
 8009474:	7830      	ldrb	r0, [r6, #0]
 8009476:	3201      	adds	r2, #1
 8009478:	f7ff ffb1 	bl	80093de <__hexdig_fun>
 800947c:	2800      	cmp	r0, #0
 800947e:	d1f8      	bne.n	8009472 <__gethex+0x6a>
 8009480:	2201      	movs	r2, #1
 8009482:	4630      	mov	r0, r6
 8009484:	498c      	ldr	r1, [pc, #560]	@ (80096b8 <__gethex+0x2b0>)
 8009486:	f7ff feef 	bl	8009268 <strncmp>
 800948a:	2800      	cmp	r0, #0
 800948c:	d13f      	bne.n	800950e <__gethex+0x106>
 800948e:	b944      	cbnz	r4, 80094a2 <__gethex+0x9a>
 8009490:	1c74      	adds	r4, r6, #1
 8009492:	4622      	mov	r2, r4
 8009494:	4616      	mov	r6, r2
 8009496:	7830      	ldrb	r0, [r6, #0]
 8009498:	3201      	adds	r2, #1
 800949a:	f7ff ffa0 	bl	80093de <__hexdig_fun>
 800949e:	2800      	cmp	r0, #0
 80094a0:	d1f8      	bne.n	8009494 <__gethex+0x8c>
 80094a2:	1ba4      	subs	r4, r4, r6
 80094a4:	00a7      	lsls	r7, r4, #2
 80094a6:	7833      	ldrb	r3, [r6, #0]
 80094a8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80094ac:	2b50      	cmp	r3, #80	@ 0x50
 80094ae:	d13e      	bne.n	800952e <__gethex+0x126>
 80094b0:	7873      	ldrb	r3, [r6, #1]
 80094b2:	2b2b      	cmp	r3, #43	@ 0x2b
 80094b4:	d033      	beq.n	800951e <__gethex+0x116>
 80094b6:	2b2d      	cmp	r3, #45	@ 0x2d
 80094b8:	d034      	beq.n	8009524 <__gethex+0x11c>
 80094ba:	2400      	movs	r4, #0
 80094bc:	1c71      	adds	r1, r6, #1
 80094be:	7808      	ldrb	r0, [r1, #0]
 80094c0:	f7ff ff8d 	bl	80093de <__hexdig_fun>
 80094c4:	1e43      	subs	r3, r0, #1
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2b18      	cmp	r3, #24
 80094ca:	d830      	bhi.n	800952e <__gethex+0x126>
 80094cc:	f1a0 0210 	sub.w	r2, r0, #16
 80094d0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80094d4:	f7ff ff83 	bl	80093de <__hexdig_fun>
 80094d8:	f100 3cff 	add.w	ip, r0, #4294967295
 80094dc:	fa5f fc8c 	uxtb.w	ip, ip
 80094e0:	f1bc 0f18 	cmp.w	ip, #24
 80094e4:	f04f 030a 	mov.w	r3, #10
 80094e8:	d91e      	bls.n	8009528 <__gethex+0x120>
 80094ea:	b104      	cbz	r4, 80094ee <__gethex+0xe6>
 80094ec:	4252      	negs	r2, r2
 80094ee:	4417      	add	r7, r2
 80094f0:	f8ca 1000 	str.w	r1, [sl]
 80094f4:	b1ed      	cbz	r5, 8009532 <__gethex+0x12a>
 80094f6:	f1bb 0f00 	cmp.w	fp, #0
 80094fa:	bf0c      	ite	eq
 80094fc:	2506      	moveq	r5, #6
 80094fe:	2500      	movne	r5, #0
 8009500:	4628      	mov	r0, r5
 8009502:	b005      	add	sp, #20
 8009504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009508:	2500      	movs	r5, #0
 800950a:	462c      	mov	r4, r5
 800950c:	e7b0      	b.n	8009470 <__gethex+0x68>
 800950e:	2c00      	cmp	r4, #0
 8009510:	d1c7      	bne.n	80094a2 <__gethex+0x9a>
 8009512:	4627      	mov	r7, r4
 8009514:	e7c7      	b.n	80094a6 <__gethex+0x9e>
 8009516:	464e      	mov	r6, r9
 8009518:	462f      	mov	r7, r5
 800951a:	2501      	movs	r5, #1
 800951c:	e7c3      	b.n	80094a6 <__gethex+0x9e>
 800951e:	2400      	movs	r4, #0
 8009520:	1cb1      	adds	r1, r6, #2
 8009522:	e7cc      	b.n	80094be <__gethex+0xb6>
 8009524:	2401      	movs	r4, #1
 8009526:	e7fb      	b.n	8009520 <__gethex+0x118>
 8009528:	fb03 0002 	mla	r0, r3, r2, r0
 800952c:	e7ce      	b.n	80094cc <__gethex+0xc4>
 800952e:	4631      	mov	r1, r6
 8009530:	e7de      	b.n	80094f0 <__gethex+0xe8>
 8009532:	4629      	mov	r1, r5
 8009534:	eba6 0309 	sub.w	r3, r6, r9
 8009538:	3b01      	subs	r3, #1
 800953a:	2b07      	cmp	r3, #7
 800953c:	dc0a      	bgt.n	8009554 <__gethex+0x14c>
 800953e:	9801      	ldr	r0, [sp, #4]
 8009540:	f7fe f95c 	bl	80077fc <_Balloc>
 8009544:	4604      	mov	r4, r0
 8009546:	b940      	cbnz	r0, 800955a <__gethex+0x152>
 8009548:	4602      	mov	r2, r0
 800954a:	21e4      	movs	r1, #228	@ 0xe4
 800954c:	4b5b      	ldr	r3, [pc, #364]	@ (80096bc <__gethex+0x2b4>)
 800954e:	485c      	ldr	r0, [pc, #368]	@ (80096c0 <__gethex+0x2b8>)
 8009550:	f7ff fec0 	bl	80092d4 <__assert_func>
 8009554:	3101      	adds	r1, #1
 8009556:	105b      	asrs	r3, r3, #1
 8009558:	e7ef      	b.n	800953a <__gethex+0x132>
 800955a:	2300      	movs	r3, #0
 800955c:	f100 0a14 	add.w	sl, r0, #20
 8009560:	4655      	mov	r5, sl
 8009562:	469b      	mov	fp, r3
 8009564:	45b1      	cmp	r9, r6
 8009566:	d337      	bcc.n	80095d8 <__gethex+0x1d0>
 8009568:	f845 bb04 	str.w	fp, [r5], #4
 800956c:	eba5 050a 	sub.w	r5, r5, sl
 8009570:	10ad      	asrs	r5, r5, #2
 8009572:	6125      	str	r5, [r4, #16]
 8009574:	4658      	mov	r0, fp
 8009576:	f7fe fa33 	bl	80079e0 <__hi0bits>
 800957a:	016d      	lsls	r5, r5, #5
 800957c:	f8d8 6000 	ldr.w	r6, [r8]
 8009580:	1a2d      	subs	r5, r5, r0
 8009582:	42b5      	cmp	r5, r6
 8009584:	dd54      	ble.n	8009630 <__gethex+0x228>
 8009586:	1bad      	subs	r5, r5, r6
 8009588:	4629      	mov	r1, r5
 800958a:	4620      	mov	r0, r4
 800958c:	f7fe fdb5 	bl	80080fa <__any_on>
 8009590:	4681      	mov	r9, r0
 8009592:	b178      	cbz	r0, 80095b4 <__gethex+0x1ac>
 8009594:	f04f 0901 	mov.w	r9, #1
 8009598:	1e6b      	subs	r3, r5, #1
 800959a:	1159      	asrs	r1, r3, #5
 800959c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80095a0:	f003 021f 	and.w	r2, r3, #31
 80095a4:	fa09 f202 	lsl.w	r2, r9, r2
 80095a8:	420a      	tst	r2, r1
 80095aa:	d003      	beq.n	80095b4 <__gethex+0x1ac>
 80095ac:	454b      	cmp	r3, r9
 80095ae:	dc36      	bgt.n	800961e <__gethex+0x216>
 80095b0:	f04f 0902 	mov.w	r9, #2
 80095b4:	4629      	mov	r1, r5
 80095b6:	4620      	mov	r0, r4
 80095b8:	f7ff febe 	bl	8009338 <rshift>
 80095bc:	442f      	add	r7, r5
 80095be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095c2:	42bb      	cmp	r3, r7
 80095c4:	da42      	bge.n	800964c <__gethex+0x244>
 80095c6:	4621      	mov	r1, r4
 80095c8:	9801      	ldr	r0, [sp, #4]
 80095ca:	f7fe f957 	bl	800787c <_Bfree>
 80095ce:	2300      	movs	r3, #0
 80095d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095d2:	25a3      	movs	r5, #163	@ 0xa3
 80095d4:	6013      	str	r3, [r2, #0]
 80095d6:	e793      	b.n	8009500 <__gethex+0xf8>
 80095d8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80095dc:	2a2e      	cmp	r2, #46	@ 0x2e
 80095de:	d012      	beq.n	8009606 <__gethex+0x1fe>
 80095e0:	2b20      	cmp	r3, #32
 80095e2:	d104      	bne.n	80095ee <__gethex+0x1e6>
 80095e4:	f845 bb04 	str.w	fp, [r5], #4
 80095e8:	f04f 0b00 	mov.w	fp, #0
 80095ec:	465b      	mov	r3, fp
 80095ee:	7830      	ldrb	r0, [r6, #0]
 80095f0:	9303      	str	r3, [sp, #12]
 80095f2:	f7ff fef4 	bl	80093de <__hexdig_fun>
 80095f6:	9b03      	ldr	r3, [sp, #12]
 80095f8:	f000 000f 	and.w	r0, r0, #15
 80095fc:	4098      	lsls	r0, r3
 80095fe:	ea4b 0b00 	orr.w	fp, fp, r0
 8009602:	3304      	adds	r3, #4
 8009604:	e7ae      	b.n	8009564 <__gethex+0x15c>
 8009606:	45b1      	cmp	r9, r6
 8009608:	d8ea      	bhi.n	80095e0 <__gethex+0x1d8>
 800960a:	2201      	movs	r2, #1
 800960c:	4630      	mov	r0, r6
 800960e:	492a      	ldr	r1, [pc, #168]	@ (80096b8 <__gethex+0x2b0>)
 8009610:	9303      	str	r3, [sp, #12]
 8009612:	f7ff fe29 	bl	8009268 <strncmp>
 8009616:	9b03      	ldr	r3, [sp, #12]
 8009618:	2800      	cmp	r0, #0
 800961a:	d1e1      	bne.n	80095e0 <__gethex+0x1d8>
 800961c:	e7a2      	b.n	8009564 <__gethex+0x15c>
 800961e:	4620      	mov	r0, r4
 8009620:	1ea9      	subs	r1, r5, #2
 8009622:	f7fe fd6a 	bl	80080fa <__any_on>
 8009626:	2800      	cmp	r0, #0
 8009628:	d0c2      	beq.n	80095b0 <__gethex+0x1a8>
 800962a:	f04f 0903 	mov.w	r9, #3
 800962e:	e7c1      	b.n	80095b4 <__gethex+0x1ac>
 8009630:	da09      	bge.n	8009646 <__gethex+0x23e>
 8009632:	1b75      	subs	r5, r6, r5
 8009634:	4621      	mov	r1, r4
 8009636:	462a      	mov	r2, r5
 8009638:	9801      	ldr	r0, [sp, #4]
 800963a:	f7fe fb2f 	bl	8007c9c <__lshift>
 800963e:	4604      	mov	r4, r0
 8009640:	1b7f      	subs	r7, r7, r5
 8009642:	f100 0a14 	add.w	sl, r0, #20
 8009646:	f04f 0900 	mov.w	r9, #0
 800964a:	e7b8      	b.n	80095be <__gethex+0x1b6>
 800964c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009650:	42bd      	cmp	r5, r7
 8009652:	dd6f      	ble.n	8009734 <__gethex+0x32c>
 8009654:	1bed      	subs	r5, r5, r7
 8009656:	42ae      	cmp	r6, r5
 8009658:	dc34      	bgt.n	80096c4 <__gethex+0x2bc>
 800965a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800965e:	2b02      	cmp	r3, #2
 8009660:	d022      	beq.n	80096a8 <__gethex+0x2a0>
 8009662:	2b03      	cmp	r3, #3
 8009664:	d024      	beq.n	80096b0 <__gethex+0x2a8>
 8009666:	2b01      	cmp	r3, #1
 8009668:	d115      	bne.n	8009696 <__gethex+0x28e>
 800966a:	42ae      	cmp	r6, r5
 800966c:	d113      	bne.n	8009696 <__gethex+0x28e>
 800966e:	2e01      	cmp	r6, #1
 8009670:	d10b      	bne.n	800968a <__gethex+0x282>
 8009672:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009676:	9a02      	ldr	r2, [sp, #8]
 8009678:	2562      	movs	r5, #98	@ 0x62
 800967a:	6013      	str	r3, [r2, #0]
 800967c:	2301      	movs	r3, #1
 800967e:	6123      	str	r3, [r4, #16]
 8009680:	f8ca 3000 	str.w	r3, [sl]
 8009684:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009686:	601c      	str	r4, [r3, #0]
 8009688:	e73a      	b.n	8009500 <__gethex+0xf8>
 800968a:	4620      	mov	r0, r4
 800968c:	1e71      	subs	r1, r6, #1
 800968e:	f7fe fd34 	bl	80080fa <__any_on>
 8009692:	2800      	cmp	r0, #0
 8009694:	d1ed      	bne.n	8009672 <__gethex+0x26a>
 8009696:	4621      	mov	r1, r4
 8009698:	9801      	ldr	r0, [sp, #4]
 800969a:	f7fe f8ef 	bl	800787c <_Bfree>
 800969e:	2300      	movs	r3, #0
 80096a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096a2:	2550      	movs	r5, #80	@ 0x50
 80096a4:	6013      	str	r3, [r2, #0]
 80096a6:	e72b      	b.n	8009500 <__gethex+0xf8>
 80096a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1f3      	bne.n	8009696 <__gethex+0x28e>
 80096ae:	e7e0      	b.n	8009672 <__gethex+0x26a>
 80096b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1dd      	bne.n	8009672 <__gethex+0x26a>
 80096b6:	e7ee      	b.n	8009696 <__gethex+0x28e>
 80096b8:	0800a14d 	.word	0x0800a14d
 80096bc:	0800a0e3 	.word	0x0800a0e3
 80096c0:	0800a1a4 	.word	0x0800a1a4
 80096c4:	1e6f      	subs	r7, r5, #1
 80096c6:	f1b9 0f00 	cmp.w	r9, #0
 80096ca:	d130      	bne.n	800972e <__gethex+0x326>
 80096cc:	b127      	cbz	r7, 80096d8 <__gethex+0x2d0>
 80096ce:	4639      	mov	r1, r7
 80096d0:	4620      	mov	r0, r4
 80096d2:	f7fe fd12 	bl	80080fa <__any_on>
 80096d6:	4681      	mov	r9, r0
 80096d8:	2301      	movs	r3, #1
 80096da:	4629      	mov	r1, r5
 80096dc:	1b76      	subs	r6, r6, r5
 80096de:	2502      	movs	r5, #2
 80096e0:	117a      	asrs	r2, r7, #5
 80096e2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80096e6:	f007 071f 	and.w	r7, r7, #31
 80096ea:	40bb      	lsls	r3, r7
 80096ec:	4213      	tst	r3, r2
 80096ee:	4620      	mov	r0, r4
 80096f0:	bf18      	it	ne
 80096f2:	f049 0902 	orrne.w	r9, r9, #2
 80096f6:	f7ff fe1f 	bl	8009338 <rshift>
 80096fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80096fe:	f1b9 0f00 	cmp.w	r9, #0
 8009702:	d047      	beq.n	8009794 <__gethex+0x38c>
 8009704:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009708:	2b02      	cmp	r3, #2
 800970a:	d015      	beq.n	8009738 <__gethex+0x330>
 800970c:	2b03      	cmp	r3, #3
 800970e:	d017      	beq.n	8009740 <__gethex+0x338>
 8009710:	2b01      	cmp	r3, #1
 8009712:	d109      	bne.n	8009728 <__gethex+0x320>
 8009714:	f019 0f02 	tst.w	r9, #2
 8009718:	d006      	beq.n	8009728 <__gethex+0x320>
 800971a:	f8da 3000 	ldr.w	r3, [sl]
 800971e:	ea49 0903 	orr.w	r9, r9, r3
 8009722:	f019 0f01 	tst.w	r9, #1
 8009726:	d10e      	bne.n	8009746 <__gethex+0x33e>
 8009728:	f045 0510 	orr.w	r5, r5, #16
 800972c:	e032      	b.n	8009794 <__gethex+0x38c>
 800972e:	f04f 0901 	mov.w	r9, #1
 8009732:	e7d1      	b.n	80096d8 <__gethex+0x2d0>
 8009734:	2501      	movs	r5, #1
 8009736:	e7e2      	b.n	80096fe <__gethex+0x2f6>
 8009738:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800973a:	f1c3 0301 	rsb	r3, r3, #1
 800973e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009740:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009742:	2b00      	cmp	r3, #0
 8009744:	d0f0      	beq.n	8009728 <__gethex+0x320>
 8009746:	f04f 0c00 	mov.w	ip, #0
 800974a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800974e:	f104 0314 	add.w	r3, r4, #20
 8009752:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009756:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800975a:	4618      	mov	r0, r3
 800975c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009760:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009764:	d01b      	beq.n	800979e <__gethex+0x396>
 8009766:	3201      	adds	r2, #1
 8009768:	6002      	str	r2, [r0, #0]
 800976a:	2d02      	cmp	r5, #2
 800976c:	f104 0314 	add.w	r3, r4, #20
 8009770:	d13c      	bne.n	80097ec <__gethex+0x3e4>
 8009772:	f8d8 2000 	ldr.w	r2, [r8]
 8009776:	3a01      	subs	r2, #1
 8009778:	42b2      	cmp	r2, r6
 800977a:	d109      	bne.n	8009790 <__gethex+0x388>
 800977c:	2201      	movs	r2, #1
 800977e:	1171      	asrs	r1, r6, #5
 8009780:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009784:	f006 061f 	and.w	r6, r6, #31
 8009788:	fa02 f606 	lsl.w	r6, r2, r6
 800978c:	421e      	tst	r6, r3
 800978e:	d13a      	bne.n	8009806 <__gethex+0x3fe>
 8009790:	f045 0520 	orr.w	r5, r5, #32
 8009794:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009796:	601c      	str	r4, [r3, #0]
 8009798:	9b02      	ldr	r3, [sp, #8]
 800979a:	601f      	str	r7, [r3, #0]
 800979c:	e6b0      	b.n	8009500 <__gethex+0xf8>
 800979e:	4299      	cmp	r1, r3
 80097a0:	f843 cc04 	str.w	ip, [r3, #-4]
 80097a4:	d8d9      	bhi.n	800975a <__gethex+0x352>
 80097a6:	68a3      	ldr	r3, [r4, #8]
 80097a8:	459b      	cmp	fp, r3
 80097aa:	db17      	blt.n	80097dc <__gethex+0x3d4>
 80097ac:	6861      	ldr	r1, [r4, #4]
 80097ae:	9801      	ldr	r0, [sp, #4]
 80097b0:	3101      	adds	r1, #1
 80097b2:	f7fe f823 	bl	80077fc <_Balloc>
 80097b6:	4681      	mov	r9, r0
 80097b8:	b918      	cbnz	r0, 80097c2 <__gethex+0x3ba>
 80097ba:	4602      	mov	r2, r0
 80097bc:	2184      	movs	r1, #132	@ 0x84
 80097be:	4b19      	ldr	r3, [pc, #100]	@ (8009824 <__gethex+0x41c>)
 80097c0:	e6c5      	b.n	800954e <__gethex+0x146>
 80097c2:	6922      	ldr	r2, [r4, #16]
 80097c4:	f104 010c 	add.w	r1, r4, #12
 80097c8:	3202      	adds	r2, #2
 80097ca:	0092      	lsls	r2, r2, #2
 80097cc:	300c      	adds	r0, #12
 80097ce:	f7ff fd6d 	bl	80092ac <memcpy>
 80097d2:	4621      	mov	r1, r4
 80097d4:	9801      	ldr	r0, [sp, #4]
 80097d6:	f7fe f851 	bl	800787c <_Bfree>
 80097da:	464c      	mov	r4, r9
 80097dc:	6923      	ldr	r3, [r4, #16]
 80097de:	1c5a      	adds	r2, r3, #1
 80097e0:	6122      	str	r2, [r4, #16]
 80097e2:	2201      	movs	r2, #1
 80097e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097e8:	615a      	str	r2, [r3, #20]
 80097ea:	e7be      	b.n	800976a <__gethex+0x362>
 80097ec:	6922      	ldr	r2, [r4, #16]
 80097ee:	455a      	cmp	r2, fp
 80097f0:	dd0b      	ble.n	800980a <__gethex+0x402>
 80097f2:	2101      	movs	r1, #1
 80097f4:	4620      	mov	r0, r4
 80097f6:	f7ff fd9f 	bl	8009338 <rshift>
 80097fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097fe:	3701      	adds	r7, #1
 8009800:	42bb      	cmp	r3, r7
 8009802:	f6ff aee0 	blt.w	80095c6 <__gethex+0x1be>
 8009806:	2501      	movs	r5, #1
 8009808:	e7c2      	b.n	8009790 <__gethex+0x388>
 800980a:	f016 061f 	ands.w	r6, r6, #31
 800980e:	d0fa      	beq.n	8009806 <__gethex+0x3fe>
 8009810:	4453      	add	r3, sl
 8009812:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009816:	f7fe f8e3 	bl	80079e0 <__hi0bits>
 800981a:	f1c6 0620 	rsb	r6, r6, #32
 800981e:	42b0      	cmp	r0, r6
 8009820:	dbe7      	blt.n	80097f2 <__gethex+0x3ea>
 8009822:	e7f0      	b.n	8009806 <__gethex+0x3fe>
 8009824:	0800a0e3 	.word	0x0800a0e3

08009828 <L_shift>:
 8009828:	f1c2 0208 	rsb	r2, r2, #8
 800982c:	0092      	lsls	r2, r2, #2
 800982e:	b570      	push	{r4, r5, r6, lr}
 8009830:	f1c2 0620 	rsb	r6, r2, #32
 8009834:	6843      	ldr	r3, [r0, #4]
 8009836:	6804      	ldr	r4, [r0, #0]
 8009838:	fa03 f506 	lsl.w	r5, r3, r6
 800983c:	432c      	orrs	r4, r5
 800983e:	40d3      	lsrs	r3, r2
 8009840:	6004      	str	r4, [r0, #0]
 8009842:	f840 3f04 	str.w	r3, [r0, #4]!
 8009846:	4288      	cmp	r0, r1
 8009848:	d3f4      	bcc.n	8009834 <L_shift+0xc>
 800984a:	bd70      	pop	{r4, r5, r6, pc}

0800984c <__match>:
 800984c:	b530      	push	{r4, r5, lr}
 800984e:	6803      	ldr	r3, [r0, #0]
 8009850:	3301      	adds	r3, #1
 8009852:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009856:	b914      	cbnz	r4, 800985e <__match+0x12>
 8009858:	6003      	str	r3, [r0, #0]
 800985a:	2001      	movs	r0, #1
 800985c:	bd30      	pop	{r4, r5, pc}
 800985e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009862:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009866:	2d19      	cmp	r5, #25
 8009868:	bf98      	it	ls
 800986a:	3220      	addls	r2, #32
 800986c:	42a2      	cmp	r2, r4
 800986e:	d0f0      	beq.n	8009852 <__match+0x6>
 8009870:	2000      	movs	r0, #0
 8009872:	e7f3      	b.n	800985c <__match+0x10>

08009874 <__hexnan>:
 8009874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009878:	2500      	movs	r5, #0
 800987a:	680b      	ldr	r3, [r1, #0]
 800987c:	4682      	mov	sl, r0
 800987e:	115e      	asrs	r6, r3, #5
 8009880:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009884:	f013 031f 	ands.w	r3, r3, #31
 8009888:	bf18      	it	ne
 800988a:	3604      	addne	r6, #4
 800988c:	1f37      	subs	r7, r6, #4
 800988e:	4690      	mov	r8, r2
 8009890:	46b9      	mov	r9, r7
 8009892:	463c      	mov	r4, r7
 8009894:	46ab      	mov	fp, r5
 8009896:	b087      	sub	sp, #28
 8009898:	6801      	ldr	r1, [r0, #0]
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	f846 5c04 	str.w	r5, [r6, #-4]
 80098a0:	9502      	str	r5, [sp, #8]
 80098a2:	784a      	ldrb	r2, [r1, #1]
 80098a4:	1c4b      	adds	r3, r1, #1
 80098a6:	9303      	str	r3, [sp, #12]
 80098a8:	b342      	cbz	r2, 80098fc <__hexnan+0x88>
 80098aa:	4610      	mov	r0, r2
 80098ac:	9105      	str	r1, [sp, #20]
 80098ae:	9204      	str	r2, [sp, #16]
 80098b0:	f7ff fd95 	bl	80093de <__hexdig_fun>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d151      	bne.n	800995c <__hexnan+0xe8>
 80098b8:	9a04      	ldr	r2, [sp, #16]
 80098ba:	9905      	ldr	r1, [sp, #20]
 80098bc:	2a20      	cmp	r2, #32
 80098be:	d818      	bhi.n	80098f2 <__hexnan+0x7e>
 80098c0:	9b02      	ldr	r3, [sp, #8]
 80098c2:	459b      	cmp	fp, r3
 80098c4:	dd13      	ble.n	80098ee <__hexnan+0x7a>
 80098c6:	454c      	cmp	r4, r9
 80098c8:	d206      	bcs.n	80098d8 <__hexnan+0x64>
 80098ca:	2d07      	cmp	r5, #7
 80098cc:	dc04      	bgt.n	80098d8 <__hexnan+0x64>
 80098ce:	462a      	mov	r2, r5
 80098d0:	4649      	mov	r1, r9
 80098d2:	4620      	mov	r0, r4
 80098d4:	f7ff ffa8 	bl	8009828 <L_shift>
 80098d8:	4544      	cmp	r4, r8
 80098da:	d952      	bls.n	8009982 <__hexnan+0x10e>
 80098dc:	2300      	movs	r3, #0
 80098de:	f1a4 0904 	sub.w	r9, r4, #4
 80098e2:	f844 3c04 	str.w	r3, [r4, #-4]
 80098e6:	461d      	mov	r5, r3
 80098e8:	464c      	mov	r4, r9
 80098ea:	f8cd b008 	str.w	fp, [sp, #8]
 80098ee:	9903      	ldr	r1, [sp, #12]
 80098f0:	e7d7      	b.n	80098a2 <__hexnan+0x2e>
 80098f2:	2a29      	cmp	r2, #41	@ 0x29
 80098f4:	d157      	bne.n	80099a6 <__hexnan+0x132>
 80098f6:	3102      	adds	r1, #2
 80098f8:	f8ca 1000 	str.w	r1, [sl]
 80098fc:	f1bb 0f00 	cmp.w	fp, #0
 8009900:	d051      	beq.n	80099a6 <__hexnan+0x132>
 8009902:	454c      	cmp	r4, r9
 8009904:	d206      	bcs.n	8009914 <__hexnan+0xa0>
 8009906:	2d07      	cmp	r5, #7
 8009908:	dc04      	bgt.n	8009914 <__hexnan+0xa0>
 800990a:	462a      	mov	r2, r5
 800990c:	4649      	mov	r1, r9
 800990e:	4620      	mov	r0, r4
 8009910:	f7ff ff8a 	bl	8009828 <L_shift>
 8009914:	4544      	cmp	r4, r8
 8009916:	d936      	bls.n	8009986 <__hexnan+0x112>
 8009918:	4623      	mov	r3, r4
 800991a:	f1a8 0204 	sub.w	r2, r8, #4
 800991e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009922:	429f      	cmp	r7, r3
 8009924:	f842 1f04 	str.w	r1, [r2, #4]!
 8009928:	d2f9      	bcs.n	800991e <__hexnan+0xaa>
 800992a:	1b3b      	subs	r3, r7, r4
 800992c:	f023 0303 	bic.w	r3, r3, #3
 8009930:	3304      	adds	r3, #4
 8009932:	3401      	adds	r4, #1
 8009934:	3e03      	subs	r6, #3
 8009936:	42b4      	cmp	r4, r6
 8009938:	bf88      	it	hi
 800993a:	2304      	movhi	r3, #4
 800993c:	2200      	movs	r2, #0
 800993e:	4443      	add	r3, r8
 8009940:	f843 2b04 	str.w	r2, [r3], #4
 8009944:	429f      	cmp	r7, r3
 8009946:	d2fb      	bcs.n	8009940 <__hexnan+0xcc>
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	b91b      	cbnz	r3, 8009954 <__hexnan+0xe0>
 800994c:	4547      	cmp	r7, r8
 800994e:	d128      	bne.n	80099a2 <__hexnan+0x12e>
 8009950:	2301      	movs	r3, #1
 8009952:	603b      	str	r3, [r7, #0]
 8009954:	2005      	movs	r0, #5
 8009956:	b007      	add	sp, #28
 8009958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800995c:	3501      	adds	r5, #1
 800995e:	2d08      	cmp	r5, #8
 8009960:	f10b 0b01 	add.w	fp, fp, #1
 8009964:	dd06      	ble.n	8009974 <__hexnan+0x100>
 8009966:	4544      	cmp	r4, r8
 8009968:	d9c1      	bls.n	80098ee <__hexnan+0x7a>
 800996a:	2300      	movs	r3, #0
 800996c:	2501      	movs	r5, #1
 800996e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009972:	3c04      	subs	r4, #4
 8009974:	6822      	ldr	r2, [r4, #0]
 8009976:	f000 000f 	and.w	r0, r0, #15
 800997a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800997e:	6020      	str	r0, [r4, #0]
 8009980:	e7b5      	b.n	80098ee <__hexnan+0x7a>
 8009982:	2508      	movs	r5, #8
 8009984:	e7b3      	b.n	80098ee <__hexnan+0x7a>
 8009986:	9b01      	ldr	r3, [sp, #4]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d0dd      	beq.n	8009948 <__hexnan+0xd4>
 800998c:	f04f 32ff 	mov.w	r2, #4294967295
 8009990:	f1c3 0320 	rsb	r3, r3, #32
 8009994:	40da      	lsrs	r2, r3
 8009996:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800999a:	4013      	ands	r3, r2
 800999c:	f846 3c04 	str.w	r3, [r6, #-4]
 80099a0:	e7d2      	b.n	8009948 <__hexnan+0xd4>
 80099a2:	3f04      	subs	r7, #4
 80099a4:	e7d0      	b.n	8009948 <__hexnan+0xd4>
 80099a6:	2004      	movs	r0, #4
 80099a8:	e7d5      	b.n	8009956 <__hexnan+0xe2>

080099aa <__ascii_mbtowc>:
 80099aa:	b082      	sub	sp, #8
 80099ac:	b901      	cbnz	r1, 80099b0 <__ascii_mbtowc+0x6>
 80099ae:	a901      	add	r1, sp, #4
 80099b0:	b142      	cbz	r2, 80099c4 <__ascii_mbtowc+0x1a>
 80099b2:	b14b      	cbz	r3, 80099c8 <__ascii_mbtowc+0x1e>
 80099b4:	7813      	ldrb	r3, [r2, #0]
 80099b6:	600b      	str	r3, [r1, #0]
 80099b8:	7812      	ldrb	r2, [r2, #0]
 80099ba:	1e10      	subs	r0, r2, #0
 80099bc:	bf18      	it	ne
 80099be:	2001      	movne	r0, #1
 80099c0:	b002      	add	sp, #8
 80099c2:	4770      	bx	lr
 80099c4:	4610      	mov	r0, r2
 80099c6:	e7fb      	b.n	80099c0 <__ascii_mbtowc+0x16>
 80099c8:	f06f 0001 	mvn.w	r0, #1
 80099cc:	e7f8      	b.n	80099c0 <__ascii_mbtowc+0x16>

080099ce <_realloc_r>:
 80099ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099d2:	4607      	mov	r7, r0
 80099d4:	4614      	mov	r4, r2
 80099d6:	460d      	mov	r5, r1
 80099d8:	b921      	cbnz	r1, 80099e4 <_realloc_r+0x16>
 80099da:	4611      	mov	r1, r2
 80099dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099e0:	f7fd be80 	b.w	80076e4 <_malloc_r>
 80099e4:	b92a      	cbnz	r2, 80099f2 <_realloc_r+0x24>
 80099e6:	f7fd fe0b 	bl	8007600 <_free_r>
 80099ea:	4625      	mov	r5, r4
 80099ec:	4628      	mov	r0, r5
 80099ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099f2:	f000 f840 	bl	8009a76 <_malloc_usable_size_r>
 80099f6:	4284      	cmp	r4, r0
 80099f8:	4606      	mov	r6, r0
 80099fa:	d802      	bhi.n	8009a02 <_realloc_r+0x34>
 80099fc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a00:	d8f4      	bhi.n	80099ec <_realloc_r+0x1e>
 8009a02:	4621      	mov	r1, r4
 8009a04:	4638      	mov	r0, r7
 8009a06:	f7fd fe6d 	bl	80076e4 <_malloc_r>
 8009a0a:	4680      	mov	r8, r0
 8009a0c:	b908      	cbnz	r0, 8009a12 <_realloc_r+0x44>
 8009a0e:	4645      	mov	r5, r8
 8009a10:	e7ec      	b.n	80099ec <_realloc_r+0x1e>
 8009a12:	42b4      	cmp	r4, r6
 8009a14:	4622      	mov	r2, r4
 8009a16:	4629      	mov	r1, r5
 8009a18:	bf28      	it	cs
 8009a1a:	4632      	movcs	r2, r6
 8009a1c:	f7ff fc46 	bl	80092ac <memcpy>
 8009a20:	4629      	mov	r1, r5
 8009a22:	4638      	mov	r0, r7
 8009a24:	f7fd fdec 	bl	8007600 <_free_r>
 8009a28:	e7f1      	b.n	8009a0e <_realloc_r+0x40>

08009a2a <__ascii_wctomb>:
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	b141      	cbz	r1, 8009a42 <__ascii_wctomb+0x18>
 8009a30:	2aff      	cmp	r2, #255	@ 0xff
 8009a32:	d904      	bls.n	8009a3e <__ascii_wctomb+0x14>
 8009a34:	228a      	movs	r2, #138	@ 0x8a
 8009a36:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3a:	601a      	str	r2, [r3, #0]
 8009a3c:	4770      	bx	lr
 8009a3e:	2001      	movs	r0, #1
 8009a40:	700a      	strb	r2, [r1, #0]
 8009a42:	4770      	bx	lr

08009a44 <fiprintf>:
 8009a44:	b40e      	push	{r1, r2, r3}
 8009a46:	b503      	push	{r0, r1, lr}
 8009a48:	4601      	mov	r1, r0
 8009a4a:	ab03      	add	r3, sp, #12
 8009a4c:	4805      	ldr	r0, [pc, #20]	@ (8009a64 <fiprintf+0x20>)
 8009a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a52:	6800      	ldr	r0, [r0, #0]
 8009a54:	9301      	str	r3, [sp, #4]
 8009a56:	f000 f83d 	bl	8009ad4 <_vfiprintf_r>
 8009a5a:	b002      	add	sp, #8
 8009a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a60:	b003      	add	sp, #12
 8009a62:	4770      	bx	lr
 8009a64:	2000001c 	.word	0x2000001c

08009a68 <abort>:
 8009a68:	2006      	movs	r0, #6
 8009a6a:	b508      	push	{r3, lr}
 8009a6c:	f000 fa06 	bl	8009e7c <raise>
 8009a70:	2001      	movs	r0, #1
 8009a72:	f7f7 fdb6 	bl	80015e2 <_exit>

08009a76 <_malloc_usable_size_r>:
 8009a76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a7a:	1f18      	subs	r0, r3, #4
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	bfbc      	itt	lt
 8009a80:	580b      	ldrlt	r3, [r1, r0]
 8009a82:	18c0      	addlt	r0, r0, r3
 8009a84:	4770      	bx	lr

08009a86 <__sfputc_r>:
 8009a86:	6893      	ldr	r3, [r2, #8]
 8009a88:	b410      	push	{r4}
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	6093      	str	r3, [r2, #8]
 8009a90:	da07      	bge.n	8009aa2 <__sfputc_r+0x1c>
 8009a92:	6994      	ldr	r4, [r2, #24]
 8009a94:	42a3      	cmp	r3, r4
 8009a96:	db01      	blt.n	8009a9c <__sfputc_r+0x16>
 8009a98:	290a      	cmp	r1, #10
 8009a9a:	d102      	bne.n	8009aa2 <__sfputc_r+0x1c>
 8009a9c:	bc10      	pop	{r4}
 8009a9e:	f000 b931 	b.w	8009d04 <__swbuf_r>
 8009aa2:	6813      	ldr	r3, [r2, #0]
 8009aa4:	1c58      	adds	r0, r3, #1
 8009aa6:	6010      	str	r0, [r2, #0]
 8009aa8:	7019      	strb	r1, [r3, #0]
 8009aaa:	4608      	mov	r0, r1
 8009aac:	bc10      	pop	{r4}
 8009aae:	4770      	bx	lr

08009ab0 <__sfputs_r>:
 8009ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab2:	4606      	mov	r6, r0
 8009ab4:	460f      	mov	r7, r1
 8009ab6:	4614      	mov	r4, r2
 8009ab8:	18d5      	adds	r5, r2, r3
 8009aba:	42ac      	cmp	r4, r5
 8009abc:	d101      	bne.n	8009ac2 <__sfputs_r+0x12>
 8009abe:	2000      	movs	r0, #0
 8009ac0:	e007      	b.n	8009ad2 <__sfputs_r+0x22>
 8009ac2:	463a      	mov	r2, r7
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aca:	f7ff ffdc 	bl	8009a86 <__sfputc_r>
 8009ace:	1c43      	adds	r3, r0, #1
 8009ad0:	d1f3      	bne.n	8009aba <__sfputs_r+0xa>
 8009ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ad4 <_vfiprintf_r>:
 8009ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad8:	460d      	mov	r5, r1
 8009ada:	4614      	mov	r4, r2
 8009adc:	4698      	mov	r8, r3
 8009ade:	4606      	mov	r6, r0
 8009ae0:	b09d      	sub	sp, #116	@ 0x74
 8009ae2:	b118      	cbz	r0, 8009aec <_vfiprintf_r+0x18>
 8009ae4:	6a03      	ldr	r3, [r0, #32]
 8009ae6:	b90b      	cbnz	r3, 8009aec <_vfiprintf_r+0x18>
 8009ae8:	f7fc fe00 	bl	80066ec <__sinit>
 8009aec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aee:	07d9      	lsls	r1, r3, #31
 8009af0:	d405      	bmi.n	8009afe <_vfiprintf_r+0x2a>
 8009af2:	89ab      	ldrh	r3, [r5, #12]
 8009af4:	059a      	lsls	r2, r3, #22
 8009af6:	d402      	bmi.n	8009afe <_vfiprintf_r+0x2a>
 8009af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009afa:	f7fc ff10 	bl	800691e <__retarget_lock_acquire_recursive>
 8009afe:	89ab      	ldrh	r3, [r5, #12]
 8009b00:	071b      	lsls	r3, r3, #28
 8009b02:	d501      	bpl.n	8009b08 <_vfiprintf_r+0x34>
 8009b04:	692b      	ldr	r3, [r5, #16]
 8009b06:	b99b      	cbnz	r3, 8009b30 <_vfiprintf_r+0x5c>
 8009b08:	4629      	mov	r1, r5
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f000 f938 	bl	8009d80 <__swsetup_r>
 8009b10:	b170      	cbz	r0, 8009b30 <_vfiprintf_r+0x5c>
 8009b12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b14:	07dc      	lsls	r4, r3, #31
 8009b16:	d504      	bpl.n	8009b22 <_vfiprintf_r+0x4e>
 8009b18:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1c:	b01d      	add	sp, #116	@ 0x74
 8009b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b22:	89ab      	ldrh	r3, [r5, #12]
 8009b24:	0598      	lsls	r0, r3, #22
 8009b26:	d4f7      	bmi.n	8009b18 <_vfiprintf_r+0x44>
 8009b28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b2a:	f7fc fef9 	bl	8006920 <__retarget_lock_release_recursive>
 8009b2e:	e7f3      	b.n	8009b18 <_vfiprintf_r+0x44>
 8009b30:	2300      	movs	r3, #0
 8009b32:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b34:	2320      	movs	r3, #32
 8009b36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b3a:	2330      	movs	r3, #48	@ 0x30
 8009b3c:	f04f 0901 	mov.w	r9, #1
 8009b40:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b44:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009cf0 <_vfiprintf_r+0x21c>
 8009b48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b4c:	4623      	mov	r3, r4
 8009b4e:	469a      	mov	sl, r3
 8009b50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b54:	b10a      	cbz	r2, 8009b5a <_vfiprintf_r+0x86>
 8009b56:	2a25      	cmp	r2, #37	@ 0x25
 8009b58:	d1f9      	bne.n	8009b4e <_vfiprintf_r+0x7a>
 8009b5a:	ebba 0b04 	subs.w	fp, sl, r4
 8009b5e:	d00b      	beq.n	8009b78 <_vfiprintf_r+0xa4>
 8009b60:	465b      	mov	r3, fp
 8009b62:	4622      	mov	r2, r4
 8009b64:	4629      	mov	r1, r5
 8009b66:	4630      	mov	r0, r6
 8009b68:	f7ff ffa2 	bl	8009ab0 <__sfputs_r>
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	f000 80a7 	beq.w	8009cc0 <_vfiprintf_r+0x1ec>
 8009b72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b74:	445a      	add	r2, fp
 8009b76:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b78:	f89a 3000 	ldrb.w	r3, [sl]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	f000 809f 	beq.w	8009cc0 <_vfiprintf_r+0x1ec>
 8009b82:	2300      	movs	r3, #0
 8009b84:	f04f 32ff 	mov.w	r2, #4294967295
 8009b88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b8c:	f10a 0a01 	add.w	sl, sl, #1
 8009b90:	9304      	str	r3, [sp, #16]
 8009b92:	9307      	str	r3, [sp, #28]
 8009b94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b98:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b9a:	4654      	mov	r4, sl
 8009b9c:	2205      	movs	r2, #5
 8009b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba2:	4853      	ldr	r0, [pc, #332]	@ (8009cf0 <_vfiprintf_r+0x21c>)
 8009ba4:	f7fc febd 	bl	8006922 <memchr>
 8009ba8:	9a04      	ldr	r2, [sp, #16]
 8009baa:	b9d8      	cbnz	r0, 8009be4 <_vfiprintf_r+0x110>
 8009bac:	06d1      	lsls	r1, r2, #27
 8009bae:	bf44      	itt	mi
 8009bb0:	2320      	movmi	r3, #32
 8009bb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bb6:	0713      	lsls	r3, r2, #28
 8009bb8:	bf44      	itt	mi
 8009bba:	232b      	movmi	r3, #43	@ 0x2b
 8009bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bc0:	f89a 3000 	ldrb.w	r3, [sl]
 8009bc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bc6:	d015      	beq.n	8009bf4 <_vfiprintf_r+0x120>
 8009bc8:	4654      	mov	r4, sl
 8009bca:	2000      	movs	r0, #0
 8009bcc:	f04f 0c0a 	mov.w	ip, #10
 8009bd0:	9a07      	ldr	r2, [sp, #28]
 8009bd2:	4621      	mov	r1, r4
 8009bd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bd8:	3b30      	subs	r3, #48	@ 0x30
 8009bda:	2b09      	cmp	r3, #9
 8009bdc:	d94b      	bls.n	8009c76 <_vfiprintf_r+0x1a2>
 8009bde:	b1b0      	cbz	r0, 8009c0e <_vfiprintf_r+0x13a>
 8009be0:	9207      	str	r2, [sp, #28]
 8009be2:	e014      	b.n	8009c0e <_vfiprintf_r+0x13a>
 8009be4:	eba0 0308 	sub.w	r3, r0, r8
 8009be8:	fa09 f303 	lsl.w	r3, r9, r3
 8009bec:	4313      	orrs	r3, r2
 8009bee:	46a2      	mov	sl, r4
 8009bf0:	9304      	str	r3, [sp, #16]
 8009bf2:	e7d2      	b.n	8009b9a <_vfiprintf_r+0xc6>
 8009bf4:	9b03      	ldr	r3, [sp, #12]
 8009bf6:	1d19      	adds	r1, r3, #4
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	9103      	str	r1, [sp, #12]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	bfbb      	ittet	lt
 8009c00:	425b      	neglt	r3, r3
 8009c02:	f042 0202 	orrlt.w	r2, r2, #2
 8009c06:	9307      	strge	r3, [sp, #28]
 8009c08:	9307      	strlt	r3, [sp, #28]
 8009c0a:	bfb8      	it	lt
 8009c0c:	9204      	strlt	r2, [sp, #16]
 8009c0e:	7823      	ldrb	r3, [r4, #0]
 8009c10:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c12:	d10a      	bne.n	8009c2a <_vfiprintf_r+0x156>
 8009c14:	7863      	ldrb	r3, [r4, #1]
 8009c16:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c18:	d132      	bne.n	8009c80 <_vfiprintf_r+0x1ac>
 8009c1a:	9b03      	ldr	r3, [sp, #12]
 8009c1c:	3402      	adds	r4, #2
 8009c1e:	1d1a      	adds	r2, r3, #4
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	9203      	str	r2, [sp, #12]
 8009c24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c28:	9305      	str	r3, [sp, #20]
 8009c2a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009cf4 <_vfiprintf_r+0x220>
 8009c2e:	2203      	movs	r2, #3
 8009c30:	4650      	mov	r0, sl
 8009c32:	7821      	ldrb	r1, [r4, #0]
 8009c34:	f7fc fe75 	bl	8006922 <memchr>
 8009c38:	b138      	cbz	r0, 8009c4a <_vfiprintf_r+0x176>
 8009c3a:	2240      	movs	r2, #64	@ 0x40
 8009c3c:	9b04      	ldr	r3, [sp, #16]
 8009c3e:	eba0 000a 	sub.w	r0, r0, sl
 8009c42:	4082      	lsls	r2, r0
 8009c44:	4313      	orrs	r3, r2
 8009c46:	3401      	adds	r4, #1
 8009c48:	9304      	str	r3, [sp, #16]
 8009c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c4e:	2206      	movs	r2, #6
 8009c50:	4829      	ldr	r0, [pc, #164]	@ (8009cf8 <_vfiprintf_r+0x224>)
 8009c52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c56:	f7fc fe64 	bl	8006922 <memchr>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	d03f      	beq.n	8009cde <_vfiprintf_r+0x20a>
 8009c5e:	4b27      	ldr	r3, [pc, #156]	@ (8009cfc <_vfiprintf_r+0x228>)
 8009c60:	bb1b      	cbnz	r3, 8009caa <_vfiprintf_r+0x1d6>
 8009c62:	9b03      	ldr	r3, [sp, #12]
 8009c64:	3307      	adds	r3, #7
 8009c66:	f023 0307 	bic.w	r3, r3, #7
 8009c6a:	3308      	adds	r3, #8
 8009c6c:	9303      	str	r3, [sp, #12]
 8009c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c70:	443b      	add	r3, r7
 8009c72:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c74:	e76a      	b.n	8009b4c <_vfiprintf_r+0x78>
 8009c76:	460c      	mov	r4, r1
 8009c78:	2001      	movs	r0, #1
 8009c7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c7e:	e7a8      	b.n	8009bd2 <_vfiprintf_r+0xfe>
 8009c80:	2300      	movs	r3, #0
 8009c82:	f04f 0c0a 	mov.w	ip, #10
 8009c86:	4619      	mov	r1, r3
 8009c88:	3401      	adds	r4, #1
 8009c8a:	9305      	str	r3, [sp, #20]
 8009c8c:	4620      	mov	r0, r4
 8009c8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c92:	3a30      	subs	r2, #48	@ 0x30
 8009c94:	2a09      	cmp	r2, #9
 8009c96:	d903      	bls.n	8009ca0 <_vfiprintf_r+0x1cc>
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d0c6      	beq.n	8009c2a <_vfiprintf_r+0x156>
 8009c9c:	9105      	str	r1, [sp, #20]
 8009c9e:	e7c4      	b.n	8009c2a <_vfiprintf_r+0x156>
 8009ca0:	4604      	mov	r4, r0
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ca8:	e7f0      	b.n	8009c8c <_vfiprintf_r+0x1b8>
 8009caa:	ab03      	add	r3, sp, #12
 8009cac:	9300      	str	r3, [sp, #0]
 8009cae:	462a      	mov	r2, r5
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	4b13      	ldr	r3, [pc, #76]	@ (8009d00 <_vfiprintf_r+0x22c>)
 8009cb4:	a904      	add	r1, sp, #16
 8009cb6:	f7fb fec7 	bl	8005a48 <_printf_float>
 8009cba:	4607      	mov	r7, r0
 8009cbc:	1c78      	adds	r0, r7, #1
 8009cbe:	d1d6      	bne.n	8009c6e <_vfiprintf_r+0x19a>
 8009cc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cc2:	07d9      	lsls	r1, r3, #31
 8009cc4:	d405      	bmi.n	8009cd2 <_vfiprintf_r+0x1fe>
 8009cc6:	89ab      	ldrh	r3, [r5, #12]
 8009cc8:	059a      	lsls	r2, r3, #22
 8009cca:	d402      	bmi.n	8009cd2 <_vfiprintf_r+0x1fe>
 8009ccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cce:	f7fc fe27 	bl	8006920 <__retarget_lock_release_recursive>
 8009cd2:	89ab      	ldrh	r3, [r5, #12]
 8009cd4:	065b      	lsls	r3, r3, #25
 8009cd6:	f53f af1f 	bmi.w	8009b18 <_vfiprintf_r+0x44>
 8009cda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cdc:	e71e      	b.n	8009b1c <_vfiprintf_r+0x48>
 8009cde:	ab03      	add	r3, sp, #12
 8009ce0:	9300      	str	r3, [sp, #0]
 8009ce2:	462a      	mov	r2, r5
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	4b06      	ldr	r3, [pc, #24]	@ (8009d00 <_vfiprintf_r+0x22c>)
 8009ce8:	a904      	add	r1, sp, #16
 8009cea:	f7fc f94b 	bl	8005f84 <_printf_i>
 8009cee:	e7e4      	b.n	8009cba <_vfiprintf_r+0x1e6>
 8009cf0:	0800a14f 	.word	0x0800a14f
 8009cf4:	0800a155 	.word	0x0800a155
 8009cf8:	0800a159 	.word	0x0800a159
 8009cfc:	08005a49 	.word	0x08005a49
 8009d00:	08009ab1 	.word	0x08009ab1

08009d04 <__swbuf_r>:
 8009d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d06:	460e      	mov	r6, r1
 8009d08:	4614      	mov	r4, r2
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	b118      	cbz	r0, 8009d16 <__swbuf_r+0x12>
 8009d0e:	6a03      	ldr	r3, [r0, #32]
 8009d10:	b90b      	cbnz	r3, 8009d16 <__swbuf_r+0x12>
 8009d12:	f7fc fceb 	bl	80066ec <__sinit>
 8009d16:	69a3      	ldr	r3, [r4, #24]
 8009d18:	60a3      	str	r3, [r4, #8]
 8009d1a:	89a3      	ldrh	r3, [r4, #12]
 8009d1c:	071a      	lsls	r2, r3, #28
 8009d1e:	d501      	bpl.n	8009d24 <__swbuf_r+0x20>
 8009d20:	6923      	ldr	r3, [r4, #16]
 8009d22:	b943      	cbnz	r3, 8009d36 <__swbuf_r+0x32>
 8009d24:	4621      	mov	r1, r4
 8009d26:	4628      	mov	r0, r5
 8009d28:	f000 f82a 	bl	8009d80 <__swsetup_r>
 8009d2c:	b118      	cbz	r0, 8009d36 <__swbuf_r+0x32>
 8009d2e:	f04f 37ff 	mov.w	r7, #4294967295
 8009d32:	4638      	mov	r0, r7
 8009d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d36:	6823      	ldr	r3, [r4, #0]
 8009d38:	6922      	ldr	r2, [r4, #16]
 8009d3a:	b2f6      	uxtb	r6, r6
 8009d3c:	1a98      	subs	r0, r3, r2
 8009d3e:	6963      	ldr	r3, [r4, #20]
 8009d40:	4637      	mov	r7, r6
 8009d42:	4283      	cmp	r3, r0
 8009d44:	dc05      	bgt.n	8009d52 <__swbuf_r+0x4e>
 8009d46:	4621      	mov	r1, r4
 8009d48:	4628      	mov	r0, r5
 8009d4a:	f7ff fa4b 	bl	80091e4 <_fflush_r>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d1ed      	bne.n	8009d2e <__swbuf_r+0x2a>
 8009d52:	68a3      	ldr	r3, [r4, #8]
 8009d54:	3b01      	subs	r3, #1
 8009d56:	60a3      	str	r3, [r4, #8]
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	1c5a      	adds	r2, r3, #1
 8009d5c:	6022      	str	r2, [r4, #0]
 8009d5e:	701e      	strb	r6, [r3, #0]
 8009d60:	6962      	ldr	r2, [r4, #20]
 8009d62:	1c43      	adds	r3, r0, #1
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d004      	beq.n	8009d72 <__swbuf_r+0x6e>
 8009d68:	89a3      	ldrh	r3, [r4, #12]
 8009d6a:	07db      	lsls	r3, r3, #31
 8009d6c:	d5e1      	bpl.n	8009d32 <__swbuf_r+0x2e>
 8009d6e:	2e0a      	cmp	r6, #10
 8009d70:	d1df      	bne.n	8009d32 <__swbuf_r+0x2e>
 8009d72:	4621      	mov	r1, r4
 8009d74:	4628      	mov	r0, r5
 8009d76:	f7ff fa35 	bl	80091e4 <_fflush_r>
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	d0d9      	beq.n	8009d32 <__swbuf_r+0x2e>
 8009d7e:	e7d6      	b.n	8009d2e <__swbuf_r+0x2a>

08009d80 <__swsetup_r>:
 8009d80:	b538      	push	{r3, r4, r5, lr}
 8009d82:	4b29      	ldr	r3, [pc, #164]	@ (8009e28 <__swsetup_r+0xa8>)
 8009d84:	4605      	mov	r5, r0
 8009d86:	6818      	ldr	r0, [r3, #0]
 8009d88:	460c      	mov	r4, r1
 8009d8a:	b118      	cbz	r0, 8009d94 <__swsetup_r+0x14>
 8009d8c:	6a03      	ldr	r3, [r0, #32]
 8009d8e:	b90b      	cbnz	r3, 8009d94 <__swsetup_r+0x14>
 8009d90:	f7fc fcac 	bl	80066ec <__sinit>
 8009d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d98:	0719      	lsls	r1, r3, #28
 8009d9a:	d422      	bmi.n	8009de2 <__swsetup_r+0x62>
 8009d9c:	06da      	lsls	r2, r3, #27
 8009d9e:	d407      	bmi.n	8009db0 <__swsetup_r+0x30>
 8009da0:	2209      	movs	r2, #9
 8009da2:	602a      	str	r2, [r5, #0]
 8009da4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009da8:	f04f 30ff 	mov.w	r0, #4294967295
 8009dac:	81a3      	strh	r3, [r4, #12]
 8009dae:	e033      	b.n	8009e18 <__swsetup_r+0x98>
 8009db0:	0758      	lsls	r0, r3, #29
 8009db2:	d512      	bpl.n	8009dda <__swsetup_r+0x5a>
 8009db4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009db6:	b141      	cbz	r1, 8009dca <__swsetup_r+0x4a>
 8009db8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dbc:	4299      	cmp	r1, r3
 8009dbe:	d002      	beq.n	8009dc6 <__swsetup_r+0x46>
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	f7fd fc1d 	bl	8007600 <_free_r>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009dd0:	81a3      	strh	r3, [r4, #12]
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	6063      	str	r3, [r4, #4]
 8009dd6:	6923      	ldr	r3, [r4, #16]
 8009dd8:	6023      	str	r3, [r4, #0]
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	f043 0308 	orr.w	r3, r3, #8
 8009de0:	81a3      	strh	r3, [r4, #12]
 8009de2:	6923      	ldr	r3, [r4, #16]
 8009de4:	b94b      	cbnz	r3, 8009dfa <__swsetup_r+0x7a>
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009df0:	d003      	beq.n	8009dfa <__swsetup_r+0x7a>
 8009df2:	4621      	mov	r1, r4
 8009df4:	4628      	mov	r0, r5
 8009df6:	f000 f882 	bl	8009efe <__smakebuf_r>
 8009dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dfe:	f013 0201 	ands.w	r2, r3, #1
 8009e02:	d00a      	beq.n	8009e1a <__swsetup_r+0x9a>
 8009e04:	2200      	movs	r2, #0
 8009e06:	60a2      	str	r2, [r4, #8]
 8009e08:	6962      	ldr	r2, [r4, #20]
 8009e0a:	4252      	negs	r2, r2
 8009e0c:	61a2      	str	r2, [r4, #24]
 8009e0e:	6922      	ldr	r2, [r4, #16]
 8009e10:	b942      	cbnz	r2, 8009e24 <__swsetup_r+0xa4>
 8009e12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e16:	d1c5      	bne.n	8009da4 <__swsetup_r+0x24>
 8009e18:	bd38      	pop	{r3, r4, r5, pc}
 8009e1a:	0799      	lsls	r1, r3, #30
 8009e1c:	bf58      	it	pl
 8009e1e:	6962      	ldrpl	r2, [r4, #20]
 8009e20:	60a2      	str	r2, [r4, #8]
 8009e22:	e7f4      	b.n	8009e0e <__swsetup_r+0x8e>
 8009e24:	2000      	movs	r0, #0
 8009e26:	e7f7      	b.n	8009e18 <__swsetup_r+0x98>
 8009e28:	2000001c 	.word	0x2000001c

08009e2c <_raise_r>:
 8009e2c:	291f      	cmp	r1, #31
 8009e2e:	b538      	push	{r3, r4, r5, lr}
 8009e30:	4605      	mov	r5, r0
 8009e32:	460c      	mov	r4, r1
 8009e34:	d904      	bls.n	8009e40 <_raise_r+0x14>
 8009e36:	2316      	movs	r3, #22
 8009e38:	6003      	str	r3, [r0, #0]
 8009e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3e:	bd38      	pop	{r3, r4, r5, pc}
 8009e40:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e42:	b112      	cbz	r2, 8009e4a <_raise_r+0x1e>
 8009e44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e48:	b94b      	cbnz	r3, 8009e5e <_raise_r+0x32>
 8009e4a:	4628      	mov	r0, r5
 8009e4c:	f000 f830 	bl	8009eb0 <_getpid_r>
 8009e50:	4622      	mov	r2, r4
 8009e52:	4601      	mov	r1, r0
 8009e54:	4628      	mov	r0, r5
 8009e56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e5a:	f000 b817 	b.w	8009e8c <_kill_r>
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d00a      	beq.n	8009e78 <_raise_r+0x4c>
 8009e62:	1c59      	adds	r1, r3, #1
 8009e64:	d103      	bne.n	8009e6e <_raise_r+0x42>
 8009e66:	2316      	movs	r3, #22
 8009e68:	6003      	str	r3, [r0, #0]
 8009e6a:	2001      	movs	r0, #1
 8009e6c:	e7e7      	b.n	8009e3e <_raise_r+0x12>
 8009e6e:	2100      	movs	r1, #0
 8009e70:	4620      	mov	r0, r4
 8009e72:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009e76:	4798      	blx	r3
 8009e78:	2000      	movs	r0, #0
 8009e7a:	e7e0      	b.n	8009e3e <_raise_r+0x12>

08009e7c <raise>:
 8009e7c:	4b02      	ldr	r3, [pc, #8]	@ (8009e88 <raise+0xc>)
 8009e7e:	4601      	mov	r1, r0
 8009e80:	6818      	ldr	r0, [r3, #0]
 8009e82:	f7ff bfd3 	b.w	8009e2c <_raise_r>
 8009e86:	bf00      	nop
 8009e88:	2000001c 	.word	0x2000001c

08009e8c <_kill_r>:
 8009e8c:	b538      	push	{r3, r4, r5, lr}
 8009e8e:	2300      	movs	r3, #0
 8009e90:	4d06      	ldr	r5, [pc, #24]	@ (8009eac <_kill_r+0x20>)
 8009e92:	4604      	mov	r4, r0
 8009e94:	4608      	mov	r0, r1
 8009e96:	4611      	mov	r1, r2
 8009e98:	602b      	str	r3, [r5, #0]
 8009e9a:	f7f7 fb92 	bl	80015c2 <_kill>
 8009e9e:	1c43      	adds	r3, r0, #1
 8009ea0:	d102      	bne.n	8009ea8 <_kill_r+0x1c>
 8009ea2:	682b      	ldr	r3, [r5, #0]
 8009ea4:	b103      	cbz	r3, 8009ea8 <_kill_r+0x1c>
 8009ea6:	6023      	str	r3, [r4, #0]
 8009ea8:	bd38      	pop	{r3, r4, r5, pc}
 8009eaa:	bf00      	nop
 8009eac:	200003e0 	.word	0x200003e0

08009eb0 <_getpid_r>:
 8009eb0:	f7f7 bb80 	b.w	80015b4 <_getpid>

08009eb4 <__swhatbuf_r>:
 8009eb4:	b570      	push	{r4, r5, r6, lr}
 8009eb6:	460c      	mov	r4, r1
 8009eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ebc:	4615      	mov	r5, r2
 8009ebe:	2900      	cmp	r1, #0
 8009ec0:	461e      	mov	r6, r3
 8009ec2:	b096      	sub	sp, #88	@ 0x58
 8009ec4:	da0c      	bge.n	8009ee0 <__swhatbuf_r+0x2c>
 8009ec6:	89a3      	ldrh	r3, [r4, #12]
 8009ec8:	2100      	movs	r1, #0
 8009eca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009ece:	bf14      	ite	ne
 8009ed0:	2340      	movne	r3, #64	@ 0x40
 8009ed2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ed6:	2000      	movs	r0, #0
 8009ed8:	6031      	str	r1, [r6, #0]
 8009eda:	602b      	str	r3, [r5, #0]
 8009edc:	b016      	add	sp, #88	@ 0x58
 8009ede:	bd70      	pop	{r4, r5, r6, pc}
 8009ee0:	466a      	mov	r2, sp
 8009ee2:	f000 f849 	bl	8009f78 <_fstat_r>
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	dbed      	blt.n	8009ec6 <__swhatbuf_r+0x12>
 8009eea:	9901      	ldr	r1, [sp, #4]
 8009eec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ef0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ef4:	4259      	negs	r1, r3
 8009ef6:	4159      	adcs	r1, r3
 8009ef8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009efc:	e7eb      	b.n	8009ed6 <__swhatbuf_r+0x22>

08009efe <__smakebuf_r>:
 8009efe:	898b      	ldrh	r3, [r1, #12]
 8009f00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f02:	079d      	lsls	r5, r3, #30
 8009f04:	4606      	mov	r6, r0
 8009f06:	460c      	mov	r4, r1
 8009f08:	d507      	bpl.n	8009f1a <__smakebuf_r+0x1c>
 8009f0a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f0e:	6023      	str	r3, [r4, #0]
 8009f10:	6123      	str	r3, [r4, #16]
 8009f12:	2301      	movs	r3, #1
 8009f14:	6163      	str	r3, [r4, #20]
 8009f16:	b003      	add	sp, #12
 8009f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f1a:	466a      	mov	r2, sp
 8009f1c:	ab01      	add	r3, sp, #4
 8009f1e:	f7ff ffc9 	bl	8009eb4 <__swhatbuf_r>
 8009f22:	9f00      	ldr	r7, [sp, #0]
 8009f24:	4605      	mov	r5, r0
 8009f26:	4639      	mov	r1, r7
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f7fd fbdb 	bl	80076e4 <_malloc_r>
 8009f2e:	b948      	cbnz	r0, 8009f44 <__smakebuf_r+0x46>
 8009f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f34:	059a      	lsls	r2, r3, #22
 8009f36:	d4ee      	bmi.n	8009f16 <__smakebuf_r+0x18>
 8009f38:	f023 0303 	bic.w	r3, r3, #3
 8009f3c:	f043 0302 	orr.w	r3, r3, #2
 8009f40:	81a3      	strh	r3, [r4, #12]
 8009f42:	e7e2      	b.n	8009f0a <__smakebuf_r+0xc>
 8009f44:	89a3      	ldrh	r3, [r4, #12]
 8009f46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f4e:	81a3      	strh	r3, [r4, #12]
 8009f50:	9b01      	ldr	r3, [sp, #4]
 8009f52:	6020      	str	r0, [r4, #0]
 8009f54:	b15b      	cbz	r3, 8009f6e <__smakebuf_r+0x70>
 8009f56:	4630      	mov	r0, r6
 8009f58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f5c:	f000 f81e 	bl	8009f9c <_isatty_r>
 8009f60:	b128      	cbz	r0, 8009f6e <__smakebuf_r+0x70>
 8009f62:	89a3      	ldrh	r3, [r4, #12]
 8009f64:	f023 0303 	bic.w	r3, r3, #3
 8009f68:	f043 0301 	orr.w	r3, r3, #1
 8009f6c:	81a3      	strh	r3, [r4, #12]
 8009f6e:	89a3      	ldrh	r3, [r4, #12]
 8009f70:	431d      	orrs	r5, r3
 8009f72:	81a5      	strh	r5, [r4, #12]
 8009f74:	e7cf      	b.n	8009f16 <__smakebuf_r+0x18>
	...

08009f78 <_fstat_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	4d06      	ldr	r5, [pc, #24]	@ (8009f98 <_fstat_r+0x20>)
 8009f7e:	4604      	mov	r4, r0
 8009f80:	4608      	mov	r0, r1
 8009f82:	4611      	mov	r1, r2
 8009f84:	602b      	str	r3, [r5, #0]
 8009f86:	f7f7 fb7b 	bl	8001680 <_fstat>
 8009f8a:	1c43      	adds	r3, r0, #1
 8009f8c:	d102      	bne.n	8009f94 <_fstat_r+0x1c>
 8009f8e:	682b      	ldr	r3, [r5, #0]
 8009f90:	b103      	cbz	r3, 8009f94 <_fstat_r+0x1c>
 8009f92:	6023      	str	r3, [r4, #0]
 8009f94:	bd38      	pop	{r3, r4, r5, pc}
 8009f96:	bf00      	nop
 8009f98:	200003e0 	.word	0x200003e0

08009f9c <_isatty_r>:
 8009f9c:	b538      	push	{r3, r4, r5, lr}
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	4d05      	ldr	r5, [pc, #20]	@ (8009fb8 <_isatty_r+0x1c>)
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	4608      	mov	r0, r1
 8009fa6:	602b      	str	r3, [r5, #0]
 8009fa8:	f7f7 fb79 	bl	800169e <_isatty>
 8009fac:	1c43      	adds	r3, r0, #1
 8009fae:	d102      	bne.n	8009fb6 <_isatty_r+0x1a>
 8009fb0:	682b      	ldr	r3, [r5, #0]
 8009fb2:	b103      	cbz	r3, 8009fb6 <_isatty_r+0x1a>
 8009fb4:	6023      	str	r3, [r4, #0]
 8009fb6:	bd38      	pop	{r3, r4, r5, pc}
 8009fb8:	200003e0 	.word	0x200003e0

08009fbc <_init>:
 8009fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fbe:	bf00      	nop
 8009fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fc2:	bc08      	pop	{r3}
 8009fc4:	469e      	mov	lr, r3
 8009fc6:	4770      	bx	lr

08009fc8 <_fini>:
 8009fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fca:	bf00      	nop
 8009fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fce:	bc08      	pop	{r3}
 8009fd0:	469e      	mov	lr, r3
 8009fd2:	4770      	bx	lr
