Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Thu May 18 20:17:10 2023
| Host             : LAPTOP-UCKDP9IT running 64-bit major release  (build 9200)
| Command          : report_power -file cube_renderering_system_wrapper_power_routed.rpt -pb cube_renderering_system_wrapper_power_summary_routed.pb -rpx cube_renderering_system_wrapper_power_routed.rpx
| Design           : cube_renderering_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.809 |
| Dynamic (W)              | 1.646 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.1  |
| Junction Temperature (C) | 45.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        4 |       --- |             --- |
| Slice Logic             |     0.013 |    11878 |       --- |             --- |
|   LUT as Logic          |     0.011 |     7848 |     53200 |           14.75 |
|   CARRY4                |     0.002 |     1633 |     13300 |           12.28 |
|   Register              |    <0.001 |     1163 |    106400 |            1.09 |
|   F7/F8 Muxes           |    <0.001 |       32 |     53200 |            0.06 |
|   LUT as Shift Register |    <0.001 |       68 |     17400 |            0.39 |
|   Others                |     0.000 |      285 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
| Signals                 |     0.027 |    17344 |       --- |             --- |
| DSPs                    |     0.062 |      192 |       220 |           87.27 |
| I/O                     |     0.006 |       31 |       200 |           15.50 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.163 |          |           |                 |
| Total                   |     1.809 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.127 |       0.111 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                     | Constraint (ns) |
+------------+----------------------------------------------------------------------------+-----------------+
| CLK        | CLK                                                                        |            10.0 |
| clk_fpga_0 | cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| cube_renderering_system_wrapper                    |     1.646 |
|   cube_renderering_system_i                        |     1.640 |
|     cube_renderer_controller_0                     |     0.104 |
|       U0                                           |     0.102 |
|         cube_renderer_controller_v2_0_S00_AXI_inst |     0.004 |
|         renderer3D_inst                            |     0.092 |
|           point_on_segment_i[0].point_on_segment_i |     0.007 |
|           point_on_segment_i[0].point_on_segment_j |     0.008 |
|           point_on_segment_i[0].point_on_segment_k |     0.008 |
|           point_on_segment_i[1].point_on_segment_i |     0.008 |
|           point_on_segment_i[1].point_on_segment_j |     0.008 |
|           point_on_segment_i[1].point_on_segment_k |     0.007 |
|           point_on_segment_i[2].point_on_segment_i |     0.008 |
|           point_on_segment_i[2].point_on_segment_j |     0.008 |
|           point_on_segment_i[2].point_on_segment_k |     0.007 |
|           point_on_segment_i[3].point_on_segment_i |     0.008 |
|           point_on_segment_i[3].point_on_segment_j |     0.008 |
|           point_on_segment_i[3].point_on_segment_k |     0.007 |
|         vga_controller_inst                        |     0.006 |
|           clk_divider                              |     0.002 |
|     processing_system7_0                           |     1.530 |
|       inst                                         |     1.530 |
|     ps7_0_axi_periph                               |     0.005 |
|       s00_couplers                                 |     0.005 |
|         auto_pc                                    |     0.005 |
|           inst                                     |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s   |     0.005 |
|               RD.ar_channel_0                      |     0.001 |
|                 ar_cmd_fsm_0                       |    <0.001 |
|                 cmd_translator_0                   |    <0.001 |
|                   incr_cmd_0                       |    <0.001 |
|                   wrap_cmd_0                       |    <0.001 |
|               RD.r_channel_0                       |     0.001 |
|                 rd_data_fifo_0                     |    <0.001 |
|                 transaction_fifo_0                 |    <0.001 |
|               SI_REG                               |     0.002 |
|                 ar_pipe                            |    <0.001 |
|                 aw_pipe                            |    <0.001 |
|                 b_pipe                             |    <0.001 |
|                 r_pipe                             |    <0.001 |
|               WR.aw_channel_0                      |    <0.001 |
|                 aw_cmd_fsm_0                       |    <0.001 |
|                 cmd_translator_0                   |    <0.001 |
|                   incr_cmd_0                       |    <0.001 |
|                   wrap_cmd_0                       |    <0.001 |
|               WR.b_channel_0                       |    <0.001 |
|                 bid_fifo_0                         |    <0.001 |
|                 bresp_fifo_0                       |    <0.001 |
|     rst_ps7_0_50M                                  |    <0.001 |
|       U0                                           |    <0.001 |
|         EXT_LPF                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                |    <0.001 |
|         SEQ                                        |    <0.001 |
|           SEQ_COUNTER                              |    <0.001 |
+----------------------------------------------------+-----------+


