5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd logic1.vcd -o logic1.cdd -v logic1.v
3 0 $root $root NA 0 0 1
3 0 main main logic1.v 1 19 1
2 1 3 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 3 150015 0 1 400 0 0 a
2 3 3 150019 1 48 7006 1 2
2 4 4 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 5 4 150015 0 1 400 0 0 b
2 6 4 150019 1 48 7006 4 5
2 7 5 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 8 5 150015 0 1 400 0 0 c
2 9 5 150019 1 48 7006 7 8
2 10 6 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 11 6 150015 0 1 400 0 0 d
2 12 6 150019 1 48 7006 10 11
2 13 7 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 14 7 150015 0 1 400 0 0 e
2 15 7 150019 1 48 7006 13 14
2 16 8 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 17 8 150015 0 1 400 0 0 f
2 18 8 150019 1 48 7006 16 17
1 a 3 830015 1 0 0 0 1 1 2
1 b 4 830015 1 0 1 0 2 1 a
1 c 5 830015 1 0 0 0 1 65 2
1 d 6 830015 1 0 3 0 4 65 aa
1 e 7 830015 1 0 0 0 1 1 2
1 f 8 830015 1 0 5 0 6 1 aa a
4 3 0 0
4 6 0 0
4 9 0 0
4 12 0 0
4 15 0 0
4 18 0 0
