# 左侧引脚关系

| 物理引脚 | PIN脚 | FPGA引脚 |
| ---   | --- | --- |
| 3V3   | 40  |     |
| SIO_C | 34  | L14 |
| VSYNC | 32  | K13 |
| D7    | 30  | K14 |
| D5    | 28  | J12 |
| D3    | 26  | G11 |
| D1    | 24  | G15 |
| RST   | 22  | H14 |
| STR   | 20  | F12 |
| WR    | 18  | D15 |
| WRS   | 16  | C11 |

# 右侧引脚关系

| 物理引脚 | PIN脚 | FPGA引脚 |
| ---   | --- | --- |
| GND   | 37  |     |
| SIO_D | 33  | L13 |
| HREF  | 31  | K12 |
| D6    | 29  | J14 |
| D4    | 27  | H12 |
| D2    | 25  | F10 |
| D0    | 23  | G14 |
| PWDN  | 21  | H13 |
| RCK   | 19  | F11 |
| OE    | 17  | D14 |
| RRST  | 15  | B10 |