
---------- Begin Simulation Statistics ----------
final_tick                               2542205345500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230512                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.21                       # Real time elapsed on the host
host_tick_rate                              669741048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197424                       # Number of instructions simulated
sim_ops                                       4197424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012196                       # Number of seconds simulated
sim_ticks                                 12195500500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.539650                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  362313                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795599                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2774                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122524                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            878166                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46225                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          287191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240966                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1093052                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73531                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30927                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197424                       # Number of instructions committed
system.cpu.committedOps                       4197424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.807658                       # CPI: cycles per instruction
system.cpu.discardedOps                        319749                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623835                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1484268                       # DTB hits
system.cpu.dtb.data_misses                       9313                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   421302                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879326                       # DTB read hits
system.cpu.dtb.read_misses                       8236                       # DTB read misses
system.cpu.dtb.write_accesses                  202533                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604942                       # DTB write hits
system.cpu.dtb.write_misses                      1077                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18164                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3735853                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1190089                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693752                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17115948                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172186                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004757                       # ITB accesses
system.cpu.itb.fetch_acv                          656                       # ITB acv
system.cpu.itb.fetch_hits                      996509                       # ITB hits
system.cpu.itb.fetch_misses                      8248                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11262130500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9405500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19706000      0.16%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               908310000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12199552000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8172201000     66.99%     66.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4027351000     33.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24377203                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85421      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542198     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839693     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592845     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197424                       # Class of committed instruction
system.cpu.quiesceCycles                        13798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7261255                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22760453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22760453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22760453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22760453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116720.271795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116720.271795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116720.271795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116720.271795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12997487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12997487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12997487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12997487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66653.779487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66653.779487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66653.779487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66653.779487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22410956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22410956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116723.729167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116723.729167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12797990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12797990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66656.197917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66656.197917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273982                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539708777000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273982                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204624                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204624                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131056                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34905                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89001                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34563                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28959                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41359                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11426048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11426048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18160441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160326                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002719                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052078                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159890     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160326                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837128537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378280000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475083250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5729984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10230016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5729984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5729984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469844104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368991170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838835274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469844104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469844104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183175754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183175754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183175754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469844104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368991170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022011028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179402500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114247                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123689                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10525                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2024                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043286500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843017750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13684.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32434.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82180                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159844                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.767445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.506827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.827027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35027     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24793     29.85%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10216     12.30%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4727      5.69%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2421      2.91%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1463      1.76%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          984      1.18%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          634      0.76%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.951764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.355171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.503767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1331     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5670     75.76%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           295      3.94%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.12%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.53%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6644     88.79%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              500      6.68%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.45%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.69%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9556416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7784896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10230016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7916096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12195495500                       # Total gap between requests
system.mem_ctrls.avgGap                      43012.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7784896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417239784.459850609303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366362003.757041394711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638341657.236617803574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2577062750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265955000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299561285750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28784.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32226.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2421891.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318900960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169484700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569593500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314197020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5323799430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199872960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7858374810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.366733                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    465944250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11322396250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274204560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145728000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496544160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320727240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5280737640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236135520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7716603360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.741835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    559015750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11229324750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12188300500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1703551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1703551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1703551                       # number of overall hits
system.cpu.icache.overall_hits::total         1703551                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89592                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89592                       # number of overall misses
system.cpu.icache.overall_misses::total         89592                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5507832000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5507832000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5507832000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5507832000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793143                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61476.828288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61476.828288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61476.828288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61476.828288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89001                       # number of writebacks
system.cpu.icache.writebacks::total             89001                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89592                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89592                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89592                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89592                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5418241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5418241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5418241000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5418241000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049964                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60476.839450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60476.839450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60476.839450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60476.839450                       # average overall mshr miss latency
system.cpu.icache.replacements                  89001                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1703551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1703551                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89592                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89592                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5507832000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5507832000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61476.828288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61476.828288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5418241000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5418241000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60476.839450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60476.839450                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841715                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1759490                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89079                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.752018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3675877                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3675877                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340234                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106017                       # number of overall misses
system.cpu.dcache.overall_misses::total        106017                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802369000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802369000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446251                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446251                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073305                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073305                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64163.002160                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64163.002160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64163.002160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64163.002160                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34729                       # number of writebacks
system.cpu.dcache.writebacks::total             34729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429215000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429215000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4429215000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4429215000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63778.348957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63778.348957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63778.348957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63778.348957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3332389500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3332389500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67152.778897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67152.778897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2711079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2711079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66984.878808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66984.878808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469979500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469979500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61532.096182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61532.096182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27419                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27419                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59299.233796                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59299.233796                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62507000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62507000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70629.378531                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70629.378531                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69629.378531                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69629.378531                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542205345500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.225087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402783                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.245392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.225087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3007439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3007439                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548944189500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1072166                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1072142                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.80                       # Real time elapsed on the host
host_tick_rate                              765883043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6214644                       # Number of instructions simulated
sim_ops                                       6214644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004439                       # Number of seconds simulated
sim_ticks                                  4439435000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.208226                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   97343                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               276478                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                887                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34262                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            280983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16580                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132224                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           115644                       # Number of indirect misses.
system.cpu.branchPred.lookups                  358055                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29850                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13156                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278017                       # Number of instructions committed
system.cpu.committedOps                       1278017                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.887110                       # CPI: cycles per instruction
system.cpu.discardedOps                         93343                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57972                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423266                       # DTB hits
system.cpu.dtb.data_misses                       1741                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37475                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       256519                       # DTB read hits
system.cpu.dtb.read_misses                       1462                       # DTB read misses
system.cpu.dtb.write_accesses                   20497                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166747                       # DTB write hits
system.cpu.dtb.write_misses                       279                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 700                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1096356                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            325252                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           188151                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6615283                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.145199                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  163391                       # ITB accesses
system.cpu.itb.fetch_acv                           97                       # ITB acv
system.cpu.itb.fetch_hits                      161534                       # ITB hits
system.cpu.itb.fetch_misses                      1857                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2997     79.60%     84.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.82%     86.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.01% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.17% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3765                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5470                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.65%     40.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1905     58.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3257                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2938571000     66.15%     66.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40602000      0.91%     67.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6350500      0.14%     67.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1456623500     32.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4442147000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821001                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685524                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3902806500     87.86%     87.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            539340500     12.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8801844                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21471      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804200     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2347      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251442     19.67%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165663     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30652      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278017                       # Class of committed instruction
system.cpu.quiesceCycles                        77026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2186561                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2199374329                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2199374329                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2199374329                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2199374329                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117834.145674                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117834.145674                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117834.145674                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117834.145674                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            11                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1265061920                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1265061920                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1265061920                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1265061920                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67777.225824                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67777.225824                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67777.225824                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67777.225824                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4727483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4727483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115304.463415                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115304.463415                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2677483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2677483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65304.463415                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65304.463415                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2194646846                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2194646846                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117839.714669                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117839.714669                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1262384437                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1262384437                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67782.669512                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67782.669512                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51501                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27401                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42482                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6215                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6443                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6443                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8549                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5437760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5437760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1518464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1519951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8149647                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76993                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001494                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038619                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76878     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76993                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1510000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           438627605                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82198000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          225730250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2718912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         956736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3675648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2718912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2718912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612445503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         215508505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             827954008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612445503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612445503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      395019637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395019637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      395019637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612445503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        215508505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1222973644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092498500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4238                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              156597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65148                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69843                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2930                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   799                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3343                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    862344250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  272510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1884256750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15822.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34572.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38764                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48791                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    320                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.662795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.126918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.872140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14698     40.84%     40.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10827     30.08%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4495     12.49%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1980      5.50%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1102      3.06%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          572      1.59%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          362      1.01%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          247      0.69%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1707      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.857514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.847876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.384517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1178     27.79%     27.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.64%     28.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            116      2.74%     31.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           417      9.84%     41.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2067     48.76%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           271      6.39%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            77      1.82%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            37      0.87%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            12      0.28%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.28%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.14%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            10      0.24%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.831470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3599     84.92%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              277      6.54%     91.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              237      5.59%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      1.93%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.50%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.24%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4238                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3488128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  187520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4418688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3675648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4469952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       995.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    827.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1006.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4439435000                       # Total gap between requests
system.mem_ctrls.avgGap                      34880.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2534208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       953920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4418688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570840208.269745945930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214874190.071484297514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 995326657.558901071548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1349723750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    534533000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112936614750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31770.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35757.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1617006.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146755560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77975865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219904860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188321940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1934918580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76974720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2995196325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.679621                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    183304500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4112192500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110484360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58701060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169674960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172385280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1912749000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95644320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2869983780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.475009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    232175250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4063323750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97423329                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              790500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6698044000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       476246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           476246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       476246                       # number of overall hits
system.cpu.icache.overall_hits::total          476246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42483                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42483                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42483                       # number of overall misses
system.cpu.icache.overall_misses::total         42483                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2770173500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2770173500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2770173500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2770173500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       518729                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       518729                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       518729                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       518729                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081898                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081898                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081898                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081898                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65206.635595                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65206.635595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65206.635595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65206.635595                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42482                       # number of writebacks
system.cpu.icache.writebacks::total             42482                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42483                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42483                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42483                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42483                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2727690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2727690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2727690500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2727690500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081898                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081898                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081898                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081898                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64206.635595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64206.635595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64206.635595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64206.635595                       # average overall mshr miss latency
system.cpu.icache.replacements                  42482                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       476246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          476246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42483                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42483                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2770173500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2770173500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       518729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       518729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65206.635595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65206.635595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2727690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2727690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081898                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081898                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64206.635595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64206.635595                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              566488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42482                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.334777                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1079941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1079941                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386537                       # number of overall hits
system.cpu.dcache.overall_hits::total          386537                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21908                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21908                       # number of overall misses
system.cpu.dcache.overall_misses::total         21908                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1457881500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1457881500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1457881500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1457881500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408445                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053638                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053638                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053638                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053638                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66545.622604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66545.622604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66545.622604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66545.622604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8777                       # number of writebacks
system.cpu.dcache.writebacks::total              8777                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    988091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    988091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    988091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    988091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91339000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91339000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035868                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67446.484642                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67446.484642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67446.484642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67446.484642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102628.089888                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102628.089888                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14951                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    695318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    695318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72361.171818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72361.171818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    598353500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    598353500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72925.472273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72925.472273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194752.665245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194752.665245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    762563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    762563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62002.032686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62002.032686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389737500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389737500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60471.295578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60471.295578                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23450000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23450000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76633.986928                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76633.986928                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057342                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057342                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75683.606557                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75683.606557                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5200                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5200                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6738844000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14951                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.662832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          674                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            852879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           852879                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2943711584500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290624                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   290624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.65                       # Real time elapsed on the host
host_tick_rate                              222950557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   514592692                       # Number of instructions simulated
sim_ops                                     514592692                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394767                       # Number of seconds simulated
sim_ticks                                394767395000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             32.928110                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                49764474                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            151130670                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8444375                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         158067750                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11461460                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        75902857                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         64441397                       # Number of indirect misses.
system.cpu.branchPred.lookups               171680247                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5797637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       114520                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   508378048                       # Number of instructions committed
system.cpu.committedOps                     508378048                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.552598                       # CPI: cycles per instruction
system.cpu.discardedOps                      31527204                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                181325411                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    184324064                       # DTB hits
system.cpu.dtb.data_misses                       3879                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                121467176                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    123122237                       # DTB read hits
system.cpu.dtb.read_misses                       2348                       # DTB read misses
system.cpu.dtb.write_accesses                59858235                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    61201827                       # DTB write hits
system.cpu.dtb.write_misses                      1531                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1786                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          323288330                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         148049769                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         79554852                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89023011                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.644082                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               195308286                       # ITB accesses
system.cpu.itb.fetch_acv                          182                       # ITB acv
system.cpu.itb.fetch_hits                   195276696                       # ITB hits
system.cpu.itb.fetch_misses                     31590                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    49      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15433      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1059      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2307      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1150      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             5641060     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5661059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5663501                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6433     35.36%     35.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      50      0.27%     35.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     404      2.22%     37.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11307     62.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18194                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6432     48.30%     48.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       50      0.38%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      404      3.03%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6432     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13318                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             385972399000     97.78%     97.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                98050500      0.02%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               442541000      0.11%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8226193000      2.08%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         394739183500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999845                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.568851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.732000                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2247                      
system.cpu.kern.mode_good::user                  2245                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2352                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2245                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.955357                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976744                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33135361000      8.39%      8.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         361526643500     91.59%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77179000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       49                       # number of times the context was actually changed
system.cpu.numCycles                        789306543                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23353733      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               283298150     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14787      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1417      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              134748975     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              61200045     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1326      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1286      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5758321      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                508378048                       # Class of committed instruction
system.cpu.quiesceCycles                       228247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       700283532                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4919296                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 599                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        602                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1517714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        77023                       # number of demand (read+write) misses
system.iocache.demand_misses::total             77023                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        77023                       # number of overall misses
system.iocache.overall_misses::total            77023                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9076241669                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9076241669                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9076241669                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9076241669                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        77023                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           77023                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        77023                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          77023                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117838.070044                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117838.070044                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117838.070044                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117838.070044                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           185                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          76864                       # number of writebacks
system.iocache.writebacks::total                76864                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        77023                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        77023                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        77023                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        77023                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5220733717                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5220733717                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5220733717                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5220733717                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67781.490165                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67781.490165                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67781.490165                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67781.490165                       # average overall mshr miss latency
system.iocache.replacements                     77023                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          159                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              159                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21706950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21706950                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 136521.698113                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 136521.698113                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13756950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13756950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 86521.698113                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 86521.698113                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9054534719                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9054534719                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117799.421303                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117799.421303                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5206976767                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5206976767                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67742.724383                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67742.724383                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  77039                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                77039                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               693207                       # Number of tag accesses
system.iocache.tags.data_accesses              693207                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 510                       # Transaction distribution
system.membus.trans_dist::ReadResp             559246                       # Transaction distribution
system.membus.trans_dist::WriteReq               1264                       # Transaction distribution
system.membus.trans_dist::WriteResp              1264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       360245                       # Transaction distribution
system.membus.trans_dist::WritebackClean       259943                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138526                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            123114                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123114                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         259943                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        298794                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         76864                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       154080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       154080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       779829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       779829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1265253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1268803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2202712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4921472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4921472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     33272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     33272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     45128256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     45134198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83328374                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              125                       # Total snoops (count)
system.membus.snoopTraffic                       8000                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            760498                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000166                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012871                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760372     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     126      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              760498                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3623000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4093316598                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             854700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2273001250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1387108750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       16636352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26991872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43630400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     16636352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16636352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23055680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23055680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          259943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          421748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              681725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       360245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             360245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42142163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68374117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110521792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42142163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42142163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58403202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58403202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58403202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42142163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68374117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            168924994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    618914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    246693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    410759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695236250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1914300                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             583891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      681725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     620188                       # Number of write requests accepted
system.mem_ctrls.readBursts                    681725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   620188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1274                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30529                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10222207750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3287425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22550051500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15547.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34297.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       276                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   385000                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  420166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                681725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               620188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  595231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    891                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       471245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.353631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.576027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.112681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       246541     52.32%     52.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       133701     28.37%     80.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40788      8.66%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17260      3.66%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8209      1.74%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4558      0.97%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2866      0.61%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2107      0.45%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15215      3.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       471245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.726079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.365748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4266     11.50%     11.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3980     10.73%     22.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         22693     61.18%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4171     11.25%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1467      3.96%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           363      0.98%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           105      0.28%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            24      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.686321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.534226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.870533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36461     98.30%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           373      1.01%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            46      0.12%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            25      0.07%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            38      0.10%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            10      0.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            13      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            13      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            14      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            12      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             8      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            17      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             4      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            16      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37092                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42079040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1551360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39610624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43630400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39692032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394767354000                       # Total gap between requests
system.mem_ctrls.avgGap                     303220.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     15788352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26288576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39610624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39994062.832874022424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66592571.557233087718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5349.985907524100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100339147.816399574280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       259943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       421748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       620188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8578192250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13969058000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      2801250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9345272488250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33000.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33121.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     82389.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15068451.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2042739720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1085764680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2669596020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1757824560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31162862640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     118998430890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51381474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       209098693230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.675692                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132455733500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13182260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 249129401500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1321892460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            702625275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2024846880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1472943060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31162862640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      70009604760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      92635223040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199329998115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.930247                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 240112553750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13182260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 141472581250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  669                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 669                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78128                       # Transaction distribution
system.iobus.trans_dist::WriteResp              78128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1350                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5942                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4926510                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1286000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            77182000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2284000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           401317669                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2302000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283790.261904                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    394647395000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    120000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    198611140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        198611140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    198611140                       # number of overall hits
system.cpu.icache.overall_hits::total       198611140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       259942                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         259942                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       259942                       # number of overall misses
system.cpu.icache.overall_misses::total        259942                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17285921000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17285921000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17285921000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17285921000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    198871082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    198871082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    198871082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    198871082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001307                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001307                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001307                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001307                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66499.145963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66499.145963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66499.145963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66499.145963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       259943                       # number of writebacks
system.cpu.icache.writebacks::total            259943                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       259942                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       259942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       259942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       259942                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17025978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17025978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17025978000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17025978000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001307                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65499.142116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65499.142116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65499.142116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65499.142116                       # average overall mshr miss latency
system.cpu.icache.replacements                 259943                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    198611140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       198611140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       259942                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        259942                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17285921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17285921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    198871082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    198871082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66499.145963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66499.145963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       259942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       259942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17025978000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17025978000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65499.142116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65499.142116                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           198878759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            260455                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            763.582035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         398002107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        398002107                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    162382670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162382670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    162382670                       # number of overall hits
system.cpu.dcache.overall_hits::total       162382670                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       522116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         522116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       522116                       # number of overall misses
system.cpu.dcache.overall_misses::total        522116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33759431500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33759431500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33759431500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33759431500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    162904786                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    162904786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    162904786                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    162904786                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64658.871783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64658.871783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64658.871783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64658.871783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       283381                       # number of writebacks
system.cpu.dcache.writebacks::total            283381                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       103495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       103495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       103495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       103495                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       418621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       418621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       418621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       418621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1774                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1774                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27006302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27006302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27006302000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27006302000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79581000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79581000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64512.535205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64512.535205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64512.535205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64512.535205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44859.639233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44859.639233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 421748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    112721042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       112721042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       296044                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        296044                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20141176000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20141176000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    113017086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    113017086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68034.400292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68034.400292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       295498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       295498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19808535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19808535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79581000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79581000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67034.414785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67034.414785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156041.176471                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156041.176471                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49661628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49661628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       226072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       226072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13618255500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13618255500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49887700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49887700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60238.576648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60238.576648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       102949                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       102949                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       123123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7197766500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7197766500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58459.966862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58459.966862                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11302631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11302631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3144                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3144                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    246029500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    246029500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11305775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11305775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78253.657761                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78253.657761                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    242292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    242292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000277                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77237.009882                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77237.009882                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11305752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11305752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11305752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11305752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394767395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           185487345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            438.740846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         371454374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        371454374                       # Number of data accesses

---------- End Simulation Statistics   ----------
