Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/XiLink/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0f04f4d4a51a4fc091b45af9e8421fa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot wrapper_tb_behav xil_defaultlib.wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.config_pkg
Compiling package xil_defaultlib.user_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.math_custom
Compiling package vl.vl_types
Compiling architecture bhv of entity xil_defaultlib.memory_map [memory_map_default]
Compiling architecture bhv of entity xil_defaultlib.ctrl [ctrl_default]
Compiling architecture default of entity xil_defaultlib.user_app [user_app_default]
Compiling architecture transitional of entity xil_defaultlib.handshake_custom [handshake_custom_default]
Compiling architecture bhv of entity xil_defaultlib.reg_custom [\reg_custom(width=17)\]
Compiling architecture bhv of entity xil_defaultlib.reg_custom [\reg_custom(width=15)\]
Compiling architecture rtl of entity xil_defaultlib.address_gen_custom [address_gen_custom_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling architecture fifo_32_to_16_arch of entity xil_defaultlib.fifo_32_to_16 [fifo_32_to_16_default]
Compiling architecture str of entity xil_defaultlib.fifo_32_to_16_custom [fifo_32_to_16_custom_default]
Compiling architecture arch of entity xil_defaultlib.done_counter_custom [done_counter_custom_default]
Compiling architecture arch of entity xil_defaultlib.dram_rd_ram0_custom [dram_rd_ram0_custom_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111010")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_DRAM_ADDR_GEN [dram_wr_ram0_0_dram_addr_gen_def...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001101110111011100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001110100001100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_done_counter [dram_wr_ram0_0_done_counter_defa...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_synchronizer_ff [dram_wr_ram0_0_synchronizer_ff_d...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_synchronizer_ff_1 [dram_wr_ram0_0_synchronizer_ff_1...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_synchronizer_ff_2 [dram_wr_ram0_0_synchronizer_ff_2...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_synchronizer_ff_3 [dram_wr_ram0_0_synchronizer_ff_3...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111111110110")(0...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_clk_x_pntrs [dram_wr_ram0_0_clk_x_pntrs_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110101...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011011111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001000010010000...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_rd_fwft [dram_wr_ram0_0_rd_fwft_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_rd_status_flags_as [dram_wr_ram0_0_rd_status_flags_a...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_rd_bin_cntr [dram_wr_ram0_0_rd_bin_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_rd_logic [dram_wr_ram0_0_rd_logic_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_wr_status_flags_as [dram_wr_ram0_0_wr_status_flags_a...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101111111101101111...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_wr_bin_cntr [dram_wr_ram0_0_wr_bin_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_wr_logic [dram_wr_ram0_0_wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_blk_mem_gen_prim_wrapper [dram_wr_ram0_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_blk_mem_gen_prim_width [dram_wr_ram0_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_blk_mem_gen_generic_cstr [dram_wr_ram0_0_blk_mem_gen_gener...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_blk_mem_gen_top [dram_wr_ram0_0_blk_mem_gen_top_d...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_blk_mem_gen_v8_2_synth [dram_wr_ram0_0_blk_mem_gen_v8_2_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_blk_mem_gen_v8_2 [dram_wr_ram0_0_blk_mem_gen_v8_2_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_memory [dram_wr_ram0_0_memory_default]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_reset_blk_ramfifo [dram_wr_ram0_0_reset_blk_ramfifo...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_fifo_generator_ramfifo [dram_wr_ram0_0_fifo_generator_ra...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_fifo_generator_top [dram_wr_ram0_0_fifo_generator_to...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_fifo_generator_v12_0_synth [dram_wr_ram0_0_fifo_generator_v1...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_fifo_generator_v12_0 [dram_wr_ram0_0_fifo_generator_v1...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_fifo_32 [dram_wr_ram0_0_fifo_32_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000100100001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000100111111001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010111111110111...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_synchronizer_dual_flop [dram_wr_ram0_0_synchronizer_dual...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100100000000...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_synchronizer_dual_flop_0 [dram_wr_ram0_0_synchronizer_dual...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_handshake [dram_wr_ram0_0_handshake_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100011111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_shrinker_fifo [dram_wr_ram0_0_shrinker_fifo_def...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_width_change_fifo [dram_wr_ram0_0_width_change_fifo...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_dram_wr [dram_wr_ram0_0_dram_wr_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0_dram_wr_ram0 [dram_wr_ram0_0_dram_wr_ram0_defa...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram0_0 [dram_wr_ram0_0_default]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_DRAM_ADDR_GEN [dram_rd_ram1_0_dram_addr_gen_def...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_done_counter [dram_rd_ram1_0_done_counter_defa...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_synchronizer_ff [dram_rd_ram1_0_synchronizer_ff_d...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_synchronizer_ff_1 [dram_rd_ram1_0_synchronizer_ff_1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_synchronizer_ff_2 [dram_rd_ram1_0_synchronizer_ff_2...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_synchronizer_ff_3 [dram_rd_ram1_0_synchronizer_ff_3...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_clk_x_pntrs [dram_rd_ram1_0_clk_x_pntrs_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111101110000...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_rd_fwft [dram_rd_ram1_0_rd_fwft_default]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_rd_status_flags_as [dram_rd_ram1_0_rd_status_flags_a...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_rd_bin_cntr [dram_rd_ram1_0_rd_bin_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_rd_logic [dram_rd_ram1_0_rd_logic_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000010000000...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_wr_pf_as [dram_rd_ram1_0_wr_pf_as_default]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_wr_status_flags_as [dram_rd_ram1_0_wr_status_flags_a...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100100000000...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_wr_bin_cntr [dram_rd_ram1_0_wr_bin_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_wr_logic [dram_rd_ram1_0_wr_logic_default]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_blk_mem_gen_prim_wrapper [dram_rd_ram1_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_blk_mem_gen_prim_width [dram_rd_ram1_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_blk_mem_gen_generic_cstr [dram_rd_ram1_0_blk_mem_gen_gener...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_blk_mem_gen_top [dram_rd_ram1_0_blk_mem_gen_top_d...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_blk_mem_gen_v8_2_synth [dram_rd_ram1_0_blk_mem_gen_v8_2_...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_blk_mem_gen_v8_2 [dram_rd_ram1_0_blk_mem_gen_v8_2_...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_memory [dram_rd_ram1_0_memory_default]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_reset_blk_ramfifo [dram_rd_ram1_0_reset_blk_ramfifo...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_fifo_generator_ramfifo [dram_rd_ram1_0_fifo_generator_ra...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_fifo_generator_top [dram_rd_ram1_0_fifo_generator_to...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_fifo_generator_v12_0_synth [dram_rd_ram1_0_fifo_generator_v1...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_fifo_generator_v12_0 [dram_rd_ram1_0_fifo_generator_v1...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_fifo_32_prog_full [dram_rd_ram1_0_fifo_32_prog_full...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010101010111010010...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_synchronizer_dual_flop [dram_rd_ram1_0_synchronizer_dual...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_synchronizer_dual_flop_0 [dram_rd_ram1_0_synchronizer_dual...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_handshake [dram_rd_ram1_0_handshake_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000110100000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_shrinker_fifo [dram_rd_ram1_0_shrinker_fifo_def...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_width_change_fifo [dram_rd_ram1_0_width_change_fifo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011101010101100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001111101100000")(0...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_dram_rd [dram_rd_ram1_0_dram_rd_default]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0_dram_rd_ram1 [dram_rd_ram1_0_dram_rd_ram1_defa...]
Compiling architecture structure of entity xil_defaultlib.dram_rd_ram1_0 [dram_rd_ram1_0_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_DRAM_ADDR_GEN [dram_wr_ram1_0_dram_addr_gen_def...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_done_counter [dram_wr_ram1_0_done_counter_defa...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_synchronizer_ff [dram_wr_ram1_0_synchronizer_ff_d...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_synchronizer_ff_1 [dram_wr_ram1_0_synchronizer_ff_1...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_synchronizer_ff_2 [dram_wr_ram1_0_synchronizer_ff_2...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_synchronizer_ff_3 [dram_wr_ram1_0_synchronizer_ff_3...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_clk_x_pntrs [dram_wr_ram1_0_clk_x_pntrs_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_rd_fwft [dram_wr_ram1_0_rd_fwft_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_rd_status_flags_as [dram_wr_ram1_0_rd_status_flags_a...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_rd_bin_cntr [dram_wr_ram1_0_rd_bin_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_rd_logic [dram_wr_ram1_0_rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_wr_status_flags_as [dram_wr_ram1_0_wr_status_flags_a...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_wr_bin_cntr [dram_wr_ram1_0_wr_bin_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_wr_logic [dram_wr_ram1_0_wr_logic_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_blk_mem_gen_prim_wrapper [dram_wr_ram1_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_blk_mem_gen_prim_width [dram_wr_ram1_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_blk_mem_gen_generic_cstr [dram_wr_ram1_0_blk_mem_gen_gener...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_blk_mem_gen_top [dram_wr_ram1_0_blk_mem_gen_top_d...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_blk_mem_gen_v8_2_synth [dram_wr_ram1_0_blk_mem_gen_v8_2_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_blk_mem_gen_v8_2 [dram_wr_ram1_0_blk_mem_gen_v8_2_...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_memory [dram_wr_ram1_0_memory_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_reset_blk_ramfifo [dram_wr_ram1_0_reset_blk_ramfifo...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_fifo_generator_ramfifo [dram_wr_ram1_0_fifo_generator_ra...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_fifo_generator_top [dram_wr_ram1_0_fifo_generator_to...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_fifo_generator_v12_0_synth [dram_wr_ram1_0_fifo_generator_v1...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_fifo_generator_v12_0 [dram_wr_ram1_0_fifo_generator_v1...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_fifo_32 [dram_wr_ram1_0_fifo_32_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_synchronizer_dual_flop [dram_wr_ram1_0_synchronizer_dual...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_synchronizer_dual_flop_0 [dram_wr_ram1_0_synchronizer_dual...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_handshake [dram_wr_ram1_0_handshake_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110011011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_expander_fifo [dram_wr_ram1_0_expander_fifo_def...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_width_change_fifo [dram_wr_ram1_0_width_change_fifo...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000100010001...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_dram_wr [dram_wr_ram1_0_dram_wr_default]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0_dram_wr_ram1 [dram_wr_ram1_0_dram_wr_ram1_defa...]
Compiling architecture structure of entity xil_defaultlib.dram_wr_ram1_0 [dram_wr_ram1_0_default]
Compiling architecture sync_read of entity xil_defaultlib.ram [\ram(num_words=32768,word_width=...]
Compiling architecture ff of entity xil_defaultlib.delay [\delay(cycles=9,width=32,init=(o...]
Compiling architecture ff of entity xil_defaultlib.delay [\delay(cycles=1,width=1,init="0"...]
Compiling architecture ff of entity xil_defaultlib.delay [\delay(cycles=9,width=1,init="0"...]
Compiling architecture default of entity xil_defaultlib.dram_model [\dram_model(num_words=32768,word...]
Compiling architecture ff of entity xil_defaultlib.delay [\delay(cycles=0,width=32,init=(o...]
Compiling architecture ff of entity xil_defaultlib.delay [\delay(cycles=0,width=1,init="0"...]
Compiling architecture default of entity xil_defaultlib.dram_model [\dram_model(num_words=32768,word...]
Compiling architecture default of entity xil_defaultlib.wrapper [wrapper_default]
Compiling architecture behavior of entity xil_defaultlib.wrapper_tb
Built simulation snapshot wrapper_tb_behav
