import assert from "node:assert/strict";
import fs from "node:fs";
import {transfer} from "./transfer_model.mjs";
import {V86} from "../../../build/libv86.mjs";
const cases=JSON.parse(fs.readFileSync("build/ir-simd-transfer/cases.json"));
const modules=cases.map((_,i)=>[0,1].map(opt=>new WebAssembly.Module(fs.readFileSync(`build/ir-simd-transfer/${i}-${opt}.wasm`))));
const sleep=ms=>new Promise(r=>setTimeout(r,ms));
for(const release of [false,true]){
 const vm=new V86({wasm_path:release?"build/v86-ir-test-release.wasm":"build/v86-ir-test.wasm",memory_size:32<<20,bios:{buffer:Uint8Array.from(fs.readFileSync("build/jit-capacity.bin")).buffer},disable_keyboard:true,disable_mouse:true,disable_speaker:true,net_device:{type:"none"},autostart:false});
 try{
    await new Promise(r=>vm.add_listener("emulator-loaded",r));const cpu=vm.v86.cpu,e=cpu.wm.exports,mem=cpu.mem8,words=new Uint32Array(e.memory.buffer),xmm=new Uint32Array(e.memory.buffer,832,32);
    const v=new DataView(mem.buffer,mem.byteOffset),set32=(a,n)=>v.setUint32(a,n,true),get32=a=>v.getUint32(a,true);
    vm.run();const deadline=performance.now()+10000;while(v.getUint16(0x500,true)!==0xCAFE){assert(performance.now()<deadline);await sleep(1);}await vm.stop();
    const PC=0x8000,BASE=0x310000,ALT=0x350000,STACK=0x90000,UD=0x180100,NM=0x180300,PF=0x180200,GP=0x180000,cr0=cpu.cr[0],cr4=cpu.cr[4];let target,events=[],onEvent,slow=0,guards=0;
    const imports={...e,m:e.memory,ir_xmm_transfer_load:(...a)=>{slow++;return e.ir_xmm_transfer_load(...a);},ir_xmm_load:(...a)=>{slow++;return e.ir_xmm_load(...a);},ir_xmm_store:(...a)=>{slow++;return e.ir_xmm_store(...a);},ir_sse_guard:()=>{guards++;return e.ir_sse_guard();}};
    const instances=modules.map(pair=>pair.map(m=>new WebAssembly.Instance(m,{e:imports})));
    const extra=name=>[0,1].map(opt=>new WebAssembly.Instance(new WebAssembly.Module(fs.readFileSync(`build/ir-simd-transfer/${name}-${opt}.wasm`)),{e:imports}));
    const chain=extra("chain"),resume=extra("resume"),bridge=extra("bridge"),chainBytes=JSON.parse(fs.readFileSync("build/ir-simd-transfer/chain.json"));
    const visible=()=>({regs:Array.from(cpu.reg32,x=>x>>>0),xmm:Array.from(xmm),flags:e.get_eflags()>>>0,rawZero:cpu.flags[0]&64,zeroLazy:cpu.flags_changed[0]&64,last:words[104>>2],ip:cpu.instruction_pointer[0]>>>0});
    const state=()=>({...visible(),previous:words[560>>2],cr:Array.from(cpu.cr,x=>x>>>0),cpl:words[612>>2]&255,sreg:Array.from(cpu.sreg.slice(0,6)),base:Array.from(cpu.segment_offsets.slice(0,6),x=>x>>>0),data:Buffer.from(mem.slice(target-16,target+32)),alternate:Buffer.from(mem.slice(ALT,ALT+0x1020)),frame:Buffer.from(mem.slice(STACK-128,STACK+16))});
    function desc(n,base,access){set32(0x3000+n*8,(base<<16)|0xFFFF);set32(0x3004+n*8,(base&0xFF000000)|(base>>>16&255)|access<<8|0xCF0000);}
    function reset(i,{offset=0x40,hot=false,cpl=0,task=0,osfxsr=true,real=false,vm86=false}={}){
        const [bytes,mode,asize,,,store,register,operand,seg]=cases[i];
        cpu.cr[4]=osfxsr?cr4|0x200:cr4&~0x200;e.ir_test_set_cr0((real?cr0&~0x80000001:cr0|0x10000)&~12|task);cpu.cr[2]=0xBADF000;
        cpu.segment_offsets.set([BASE,0,0,BASE,BASE,BASE]);cpu.segment_limits.fill(0xFFFFFFFF,0,6);cpu.segment_is_null.fill(0,0,6);cpu.sreg.set([16,cpl?0x1B:8,cpl?0x23:16,16,16,16]);cpu.segment_access_bytes.set([0x93,cpl?0xFB:0x9B,cpl?0xF3:0x93,0x93,0x93,0x93]);cpu.is_32[0]=+mode;cpu.stack_size_32[0]=1;words[612>>2]=cpl;
        cpu.reg32.set([0x12345678,0xFEDCBA98,0x89ABCDEF,0x7FFFFFFF,STACK,0x55555555,offset,offset]);
        const bits=[0,0x80000000,0x7F800000,0xFF800000,0x7FC12345,0x7F812345,1,0xFFFFFFFF];for(let r=0;r<8;r++)for(let lane=0;lane<4;lane++)xmm[r*4+lane]=bits[(r+lane)%8];
        cpu.flags[0]=0x8D7|(vm86?0x20000:0);cpu.flags_changed[0]=0;words[104>>2]=0x87654321;cpu.instruction_pointer[0]=PC;cpu.in_hlt[0]=0;words[664>>2]=100;mem.set(bytes,PC);
        target=(cpu.segment_offsets[seg<0?3:seg]+(asize===16?offset&65535:offset))>>>0;mem.fill(0xCC,target-16,target+32);[0x80000000,0x7F812345,0xFFFFFFFF,1].forEach((n,l)=>set32(target+l*4,n));mem.fill(0x6D,ALT,ALT+0x1020);mem.fill(0xCC,STACK-128,STACK+16);
        desc(1,0,0x9B);desc(2,0,0x93);desc(3,0,0xFB);desc(4,0,0xF3);desc(5,0x4000,0x89);cpu.gdtr_offset[0]=0x3000;cpu.gdtr_size[0]=47;cpu.segment_offsets[6]=0x4000;cpu.segment_limits[6]=0x67;cpu.tss_size_32[0]=1;set32(0x4004,STACK);set32(0x4008,16);
        cpu.idtr_offset[0]=0x2000;cpu.idtr_size[0]=0x7FF;for(const [vector,handler] of [[6,UD],[7,NM],[13,GP],[14,PF]]){set32(0x2000+vector*8,8<<16|handler&65535);set32(0x2004+vector*8,handler&0xFFFF0000|0x8E00);}
        set32(0x12000,0x13007);for(const page of [0,2,3,4,8,0x18,0x8F,0x90,0x310,0x311,0x31F,0x320,0x350,0x351])set32(0x13000+page*4,page*4096|7);
        e.full_clear_tlb();e.update_state_flags();if(hot&&operand>=8){e.ir_memory_write(target,mem[target],1);e.ir_memory_write(target+15,mem[target+15],1);}events=[];onEvent=undefined;slow=guards=0;
    }
    const caught=f=>{try{f();return false;}catch(error){assert(error instanceof WebAssembly.RuntimeError);return true;}};
    function compare(i,configure,{fault=false,abort=false,check}={}){
        configure();e.ir_test_step();const before=visible(),data=Array.from({length:4},(_,l)=>get32(target+l*4));assert.equal(caught(()=>e.ir_test_step()),abort);const expected=state(),observed=events.slice();check?.(before,data,expected);
        const counts=[];for(const opt of [0,1]){configure();assert.equal(caught(()=>instances[i][opt].exports.f(0)),abort);assert.equal(words[664>>2],fault||abort?101:102);assert.deepEqual(state(),expected,`SSE transfer ${i}/${opt}`);assert.deepEqual(events,observed,`events ${i}/${opt}`);counts.push([slow,guards]);}return {expected,observed,counts};
    }
    let ordinary=0,native=0;
    for(let i=0;i<cases.length;i++)for(const hot of cases[i][7]<8?[false]:[false,true]){
        const c=cases[i],[,,,,width,store,reg,operand]=c;
        const {counts}=compare(i,()=>reset(i,{hot}),{check:(before,data,after)=>{
            const expected=transfer(c,before,data);
            assert.deepEqual(after.xmm,expected.xmm);assert.deepEqual(after.regs,expected.regs);assert.equal(after.flags,before.flags);
            for(let l=0;l<4;l++)assert.equal(get32(target+l*4),expected.memory?.[l]??data[l]);
        }});assert(counts.every(([n,g])=>g===0&&n===(c[7]<8||hot?0:1)));ordinary++;if(c[7]>=8&&hot)native+=2;
    }
    console.log(`PASS (${release?"release":"debug"}): ${ordinary} independent/CPU SIMD transfer scenarios, ${native} native RAM entries`);
    let randomized=0;
    for(let i=0;i<cases.length;i++){
        const c=cases[i];if(!c[1]||c[2]!==32||c[6]!==0||![0,1,8].includes(c[7]))continue;
        for(let seed=0;seed<32;seed++)for(const hot of c[7]<8?[false]:[false,true]){
            compare(i,()=>{reset(i,{hot});let rng=seed+1;const next=()=>{rng^=rng<<13;rng^=rng>>>17;rng^=rng<<5;return rng>>>0;};
                for(let j=0;j<32;j++)xmm[j]=next();for(let j=0;j<4;j++)set32(target+4*j,next());
                if(c[7]<8)for(let j=0;j<4;j++)cpu.reg32[j]=next();
            },{check:(before,data,after)=>{const expected=transfer(c,before,data);assert.deepEqual(after.xmm,expected.xmm);assert.deepEqual(after.regs,expected.regs);for(let l=0;l<4;l++)assert.equal(get32(target+l*4),expected.memory?.[l]??data[l]);}});randomized++;
        }
    }
    console.log(`PASS (${release?"release":"debug"}): ${randomized} independent random transfer/GPR cases`);
    const selected=cases.map((c,i)=>[c,i]).filter(([c])=>c[1]&&c[2]===32&&c[6]===0&&[0,8].includes(c[7]));
    let taskCases=0,access=0,segments=0,modes=0;
    for(const [c,i] of selected){
        for(const task of [4,8,12])for(const cpl of [0,3]){
            const {expected,counts}=compare(i,()=>{reset(i,{task,cpl});if(c[7]>=8)cpu.segment_is_null[3]=1;set32(0x13000+0x310*4,0);e.full_clear_tlb();e.update_state_flags();},{fault:true});
            assert.equal(expected.ip,task&4?UD:NM);assert(counts.every(([n,g])=>n===0&&g===1));taskCases++;
        }
        for(const option of [{osfxsr:false},{real:true},{vm86:true,cpl:3}]){compare(i,()=>reset(i,option));modes++;}
        if(c[7]>=8)for(const offset of [0x41,0xFF0,0xFF8,0xFFC,0xFFF]){
            compare(i,()=>reset(i,{offset,hot:true}));access++;
            const {expected}=compare(i,()=>{reset(i,{offset:0x1000-c[4]+1,cpl:3});set32(0x13000+0x311*4,0);e.full_clear_tlb();},{fault:true});assert.equal(expected.ip,PF);access++;
        }
    }
    for(let i=0;i<cases.length;i++){const c=cases[i];if(!c[1]||c[2]!==32||c[6]!==0||c[7]<8||[1,2].includes(c[8]))continue;const {expected}=compare(i,()=>{reset(i);cpu.segment_is_null[c[8]<0?3:c[8]]=1;e.update_state_flags();},{fault:true});assert.equal(expected.ip,GP);segments++;}
    console.log(`PASS (${release?"release":"debug"}): ${taskCases} EM/TS priority cases, ${access} unaligned/boundary/fault cases, ${segments} segment faults, ${modes} OSFXSR/real/VM86 cases`);
    let extents=0;
    for(const [c,i] of selected){
        if(c[7]<8)continue;
        for(const hot of [false,true]){
            const {expected,counts}=compare(i,()=>{
                reset(i,{offset:c[4]===4?0xFFC:0xFF8,cpl:3});
                if(hot)e.ir_memory_write(target,mem[target],1);
                set32(0x13000+0x311*4,0);
            },{fault:c[4]===16});
            assert.equal(expected.ip,c[4]===16?PF:PC+c[0].length);
            assert(counts.every(([n])=>n===(hot&&c[4]<16?0:1)));extents++;
        }
    }
    console.log(`PASS (${release?"release":"debug"}): ${extents} exact 4/8/16-byte extents with absent following page`);
    const physical=a=>a>=0xA2000?0x3000+(a&4095):BASE+a-0xA0000;
    const observe=(kind,a,n)=>{events.push({kind,a,n,state:visible()});onEvent?.(kind,a,n);};
    cpu.io.mmap_register(0xA0000,0x20000,a=>{observe("r8",a);return mem[physical(a)];},(a,n)=>{observe("w8",a,n);mem[physical(a)]=n;},a=>{observe("r32",a);return get32(physical(a))|0;},(a,n)=>{observe("w32",a,n>>>0);set32(physical(a),n);});
    const device=(i,options={})=>{reset(i,options);set32(0x13000+0x310*4,0xA0007);set32(0x13000+0x311*4,0xA1007);e.full_clear_tlb();};
    let devices=0,mutations=0,late=0,early=0;
    for(const [c,i] of selected){
        if(c[7]<8)continue;
        for(const offset of [0x40,0xFF8,0xFFC,0xFFF]){compare(i,()=>device(i,{offset}));devices++;}
        compare(i,()=>{device(i);onEvent=()=>{xmm.set([0x12345678,0x89ABCDEF,0xFEDCBA98,0x76543210],0);xmm[28]=0x12345678;cpu.reg32[0]=0xCAFEBABE;};});assert.equal(xmm[28],0x12345678);assert.equal(cpu.reg32[0]>>>0,0xCAFEBABE);mutations++;
        if(c[5]){
            const {expected}=compare(i,()=>{device(i,{offset:0xFFC,cpl:3});onEvent=kind=>{if(kind.startsWith("w")){set32(0x13000+0x311*4,0);e.full_clear_tlb();}};},{abort:c[4]>4});
            if(c[4]>4){assert.equal(expected.ip,PF);late++;}
        }else{
            const {expected}=compare(i,()=>{device(i,{offset:0xFFC,cpl:3});onEvent=kind=>{if(kind.startsWith("r")){xmm[0]=0xFEDCBA98;set32(0x13000+0x311*4,0);e.full_clear_tlb();}};},{fault:c[4]>4});if(c[4]>4){assert.equal(expected.ip,PF);late++;}
        }
        const {observed}=compare(i,()=>{reset(i,{task:4});set32(0x13000+3*4,0xA2007);e.full_clear_tlb();},{fault:true});assert(observed.length>0);early++;
    }
    console.log(`PASS (${release?"release":"debug"}): ${devices} MMIO/pinned wide reads, ${mutations} CPU callback state changes, ${late} partial faults/aborts, ${early} pre-EA guard exception observations`);
    const baseCase=cases.findIndex(c=>c[1]&&c[2]===32&&c[3]===0x0F16&&c[6]===0&&c[7]===8);
    const setupChain=(hot,deviceLoad=false)=>{reset(baseCase);cpu.segment_offsets.fill(0,0,6);cpu.reg32[6]=BASE+0x40;cpu.reg32[7]=BASE+0x10040;mem.fill(0xCC,BASE+0x10040,BASE+0x10050);mem.set(chainBytes,PC);e.full_clear_tlb();if(hot){e.ir_memory_write(BASE+0x40,mem[BASE+0x40],1);e.ir_memory_write(BASE+0x10040,mem[BASE+0x10040],1);}if(deviceLoad){set32(0x13000+0x310*4,0xA0007);e.full_clear_tlb();onEvent=kind=>{if(kind.startsWith("r")){xmm[8]=0xDEADBEEF;xmm[24]=0xDEADBEEF;}};}slow=guards=0;events=[];};
    let chains=0;
    for(const hot of [false,true])for(const deviceLoad of [false,true]){
        const steps=hot&&!deviceLoad?6:3;setupChain(hot,deviceLoad);for(let n=0;n<steps;n++)e.ir_test_step();const expected=state(),observed=events.slice();for(let n=steps;n<6;n++)e.ir_test_step();const completed=state(),out=Buffer.from(mem.slice(BASE+0x10040,BASE+0x10050));
        for(const opt of [0,1]){setupChain(hot,deviceLoad);chain[opt].exports.f(0);assert.equal(words[664>>2],100+steps);assert.deepEqual(state(),expected);assert.deepEqual(events,observed);if(steps===3)resume[opt].exports.f(0);assert.equal(words[664>>2],106);assert.deepEqual(state(),completed);assert.deepEqual(Buffer.from(mem.slice(BASE+0x10040,BASE+0x10050)),out);chains++;}
    }
    const setupFault=()=>{setupChain(false);set32(0x13000+0x310*4,0);e.full_clear_tlb();};
    setupFault();for(let n=0;n<3;n++)e.ir_test_step();const faulted=state();assert.equal(faulted.ip,PF);
    for(const opt of [0,1]){setupFault();chain[opt].exports.f(0);assert.equal(words[664>>2],102);assert.deepEqual(state(),faulted);}
    const bridgeBytes=JSON.parse(fs.readFileSync("build/ir-simd-transfer/bridge.json"));
    const setupBridge=()=>{reset(baseCase);mem.set(bridgeBytes,PC);};
    setupBridge();e.ir_test_step();e.ir_test_step();const bridged=state();
    for(const opt of [0,1]){setupBridge();bridge[opt].exports.f(0);assert.equal(words[664>>2],102);assert.deepEqual(state(),bridged);}
    console.log(`PASS (${release?"release":"debug"}): ${chains} mixed transfer SSA/slow completion/resume chains, 2 dirty-XMM fault exits and 2 XMM/GPR bridge chains`);
 }finally{await vm.destroy();}
}
