Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 18 18:05:02 2019
| Host         : LAPTOP-RI5OSPDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TrafficBoy_timing_summary_routed.rpt -pb TrafficBoy_timing_summary_routed.pb -rpx TrafficBoy_timing_summary_routed.rpx -warn_on_violation
| Design       : TrafficBoy
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.872        0.000                      0                   77        0.275        0.000                      0                   77        2.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       94.872        0.000                      0                   77        0.275        0.000                      0                   77       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.872ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.828ns (18.499%)  route 3.648ns (81.501%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 98.172 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.731    -2.170    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.232    -0.482    cnt_reg_n_0_[5]
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    -0.358 f  FSM_sequential_state[1]_i_8/O
                         net (fo=2, routed)           0.489     0.131    FSM_sequential_state[1]_i_8_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124     0.255 f  cnt[31]_i_3/O
                         net (fo=2, routed)           0.806     1.062    cnt[31]_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  cnt[31]_i_1/O
                         net (fo=35, routed)          1.121     2.306    clk_o__0
    SLICE_X40Y66         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    98.172    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.365    97.807    
                         clock uncertainty           -0.201    97.607    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    97.178    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.178    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                 94.872    

Slack (MET) :             94.872ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.828ns (18.499%)  route 3.648ns (81.501%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 98.172 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.731    -2.170    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.232    -0.482    cnt_reg_n_0_[5]
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    -0.358 f  FSM_sequential_state[1]_i_8/O
                         net (fo=2, routed)           0.489     0.131    FSM_sequential_state[1]_i_8_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124     0.255 f  cnt[31]_i_3/O
                         net (fo=2, routed)           0.806     1.062    cnt[31]_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  cnt[31]_i_1/O
                         net (fo=35, routed)          1.121     2.306    clk_o__0
    SLICE_X40Y66         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    98.172    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.365    97.807    
                         clock uncertainty           -0.201    97.607    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    97.178    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.178    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                 94.872    

Slack (MET) :             94.872ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.828ns (18.499%)  route 3.648ns (81.501%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 98.172 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.731    -2.170    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.232    -0.482    cnt_reg_n_0_[5]
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    -0.358 f  FSM_sequential_state[1]_i_8/O
                         net (fo=2, routed)           0.489     0.131    FSM_sequential_state[1]_i_8_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124     0.255 f  cnt[31]_i_3/O
                         net (fo=2, routed)           0.806     1.062    cnt[31]_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  cnt[31]_i_1/O
                         net (fo=35, routed)          1.121     2.306    clk_o__0
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    98.172    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.365    97.807    
                         clock uncertainty           -0.201    97.607    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    97.178    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.178    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                 94.872    

Slack (MET) :             94.872ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.828ns (18.499%)  route 3.648ns (81.501%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 98.172 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.731    -2.170    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.232    -0.482    cnt_reg_n_0_[5]
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    -0.358 f  FSM_sequential_state[1]_i_8/O
                         net (fo=2, routed)           0.489     0.131    FSM_sequential_state[1]_i_8_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124     0.255 f  cnt[31]_i_3/O
                         net (fo=2, routed)           0.806     1.062    cnt[31]_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  cnt[31]_i_1/O
                         net (fo=35, routed)          1.121     2.306    clk_o__0
    SLICE_X40Y66         FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    98.172    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.365    97.807    
                         clock uncertainty           -0.201    97.607    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    97.178    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         97.178    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                 94.872    

Slack (MET) :             94.959ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.029%)  route 3.523ns (80.971%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 98.174 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.732    -2.169    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.968    -0.745    cnt_reg_n_0_[3]
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    -0.621 f  FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.678     0.057    FSM_sequential_state[1]_i_6_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124     0.181 r  cnt[31]_i_4/O
                         net (fo=2, routed)           0.784     0.965    cnt[31]_i_4_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I3_O)        0.124     1.089 r  clk_o[3]_i_1/O
                         net (fo=4, routed)           1.093     2.182    clk_o[3]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    98.174    clk
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[0]/C
                         clock pessimism             -0.403    97.771    
                         clock uncertainty           -0.201    97.571    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429    97.142    clk_o_reg[0]
  -------------------------------------------------------------------
                         required time                         97.142    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                 94.959    

Slack (MET) :             94.959ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.029%)  route 3.523ns (80.971%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 98.174 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.732    -2.169    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.968    -0.745    cnt_reg_n_0_[3]
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    -0.621 f  FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.678     0.057    FSM_sequential_state[1]_i_6_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124     0.181 r  cnt[31]_i_4/O
                         net (fo=2, routed)           0.784     0.965    cnt[31]_i_4_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I3_O)        0.124     1.089 r  clk_o[3]_i_1/O
                         net (fo=4, routed)           1.093     2.182    clk_o[3]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    98.174    clk
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[1]/C
                         clock pessimism             -0.403    97.771    
                         clock uncertainty           -0.201    97.571    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429    97.142    clk_o_reg[1]
  -------------------------------------------------------------------
                         required time                         97.142    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                 94.959    

Slack (MET) :             94.959ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.029%)  route 3.523ns (80.971%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 98.174 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.732    -2.169    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.968    -0.745    cnt_reg_n_0_[3]
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    -0.621 f  FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.678     0.057    FSM_sequential_state[1]_i_6_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124     0.181 r  cnt[31]_i_4/O
                         net (fo=2, routed)           0.784     0.965    cnt[31]_i_4_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I3_O)        0.124     1.089 r  clk_o[3]_i_1/O
                         net (fo=4, routed)           1.093     2.182    clk_o[3]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    98.174    clk
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[2]/C
                         clock pessimism             -0.403    97.771    
                         clock uncertainty           -0.201    97.571    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429    97.142    clk_o_reg[2]
  -------------------------------------------------------------------
                         required time                         97.142    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                 94.959    

Slack (MET) :             94.959ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.029%)  route 3.523ns (80.971%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 98.174 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.732    -2.169    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.968    -0.745    cnt_reg_n_0_[3]
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    -0.621 f  FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.678     0.057    FSM_sequential_state[1]_i_6_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124     0.181 r  cnt[31]_i_4/O
                         net (fo=2, routed)           0.784     0.965    cnt[31]_i_4_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I3_O)        0.124     1.089 r  clk_o[3]_i_1/O
                         net (fo=4, routed)           1.093     2.182    clk_o[3]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    98.174    clk
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[3]/C
                         clock pessimism             -0.403    97.771    
                         clock uncertainty           -0.201    97.571    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429    97.142    clk_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.142    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                 94.959    

Slack (MET) :             95.035ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.828ns (19.100%)  route 3.507ns (80.900%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 98.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.731    -2.170    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.232    -0.482    cnt_reg_n_0_[5]
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    -0.358 f  FSM_sequential_state[1]_i_8/O
                         net (fo=2, routed)           0.489     0.131    FSM_sequential_state[1]_i_8_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124     0.255 f  cnt[31]_i_3/O
                         net (fo=2, routed)           0.806     1.062    cnt[31]_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  cnt[31]_i_1/O
                         net (fo=35, routed)          0.980     2.165    clk_o__0
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    98.171    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.341    97.830    
                         clock uncertainty           -0.201    97.630    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    97.201    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.201    
                         arrival time                          -2.165    
  -------------------------------------------------------------------
                         slack                                 95.035    

Slack (MET) :             95.035ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.828ns (19.100%)  route 3.507ns (80.900%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 98.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.731    -2.170    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.232    -0.482    cnt_reg_n_0_[5]
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    -0.358 f  FSM_sequential_state[1]_i_8/O
                         net (fo=2, routed)           0.489     0.131    FSM_sequential_state[1]_i_8_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124     0.255 f  cnt[31]_i_3/O
                         net (fo=2, routed)           0.806     1.062    cnt[31]_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  cnt[31]_i_1/O
                         net (fo=35, routed)          0.980     2.165    clk_o__0
    SLICE_X40Y67         FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    98.171    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.341    97.830    
                         clock uncertainty           -0.201    97.630    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    97.201    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.201    
                         arrival time                          -2.165    
  -------------------------------------------------------------------
                         slack                                 95.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.578    -0.465    clk
    SLICE_X41Y77         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.180    -0.143    state__0[1]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.045    -0.098 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.231    clk
    SLICE_X41Y77         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.233    -0.465    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.091    -0.374    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.580    -0.463    clk
    SLICE_X40Y69         FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.189    cnt_reg_n_0_[15]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.078 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.078    data0[15]
    SLICE_X40Y69         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.848    -0.228    clk
    SLICE_X40Y69         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.105    -0.358    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.579    -0.464    clk
    SLICE_X40Y70         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.133    -0.190    cnt_reg_n_0_[19]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.079 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    data0[19]
    SLICE_X40Y70         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.847    -0.229    clk
    SLICE_X40Y70         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.234    -0.464    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105    -0.359    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.578    -0.465    clk
    SLICE_X40Y71         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.133    -0.191    cnt_reg_n_0_[23]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.080 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.080    data0[23]
    SLICE_X40Y71         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.846    -0.230    clk
    SLICE_X40Y71         FDRE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.234    -0.465    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.360    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.581    -0.462    clk
    SLICE_X40Y68         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.134    -0.187    cnt_reg_n_0_[11]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.076 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    data0[11]
    SLICE_X40Y68         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.849    -0.227    clk
    SLICE_X40Y68         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.105    -0.357    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.576    -0.467    clk
    SLICE_X40Y73         FDRE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  cnt_reg[31]/Q
                         net (fo=3, routed)           0.134    -0.192    cnt_reg_n_0_[31]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.081 r  cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.081    data0[31]
    SLICE_X40Y73         FDRE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.843    -0.233    clk
    SLICE_X40Y73         FDRE                                         r  cnt_reg[31]/C
                         clock pessimism             -0.233    -0.467    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.105    -0.362    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583    -0.460    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.185    cnt_reg_n_0_[3]
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.074 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.074    data0[3]
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.225    clk
    SLICE_X40Y66         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.234    -0.460    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.105    -0.355    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.578    -0.465    clk
    SLICE_X40Y72         FDRE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.190    cnt_reg_n_0_[27]
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.079 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    data0[27]
    SLICE_X40Y72         FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.231    clk
    SLICE_X40Y72         FDRE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.233    -0.465    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.105    -0.360    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.582    -0.461    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.134    -0.186    cnt_reg_n_0_[7]
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.075 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.075    data0[7]
    SLICE_X40Y67         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.850    -0.226    clk
    SLICE_X40Y67         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.105    -0.356    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.576%)  route 0.189ns (50.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.584    -0.459    clk
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  clk_o_reg[1]/Q
                         net (fo=7, routed)           0.189    -0.128    clk_o_reg_n_0_[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  clk_o[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.083    clk_o[3]
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853    -0.223    clk
    SLICE_X40Y85         FDRE                                         r  clk_o_reg[3]/C
                         clock pessimism             -0.235    -0.459    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.092    -0.367    clk_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X41Y77    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X41Y77    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y85    clk_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y85    clk_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y85    clk_o_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y85    clk_o_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X41Y69    cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y68    cnt_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X41Y69    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X41Y69    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y69    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y69    cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y69    cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y69    cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X41Y77    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X41Y77    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X41Y77    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X41Y77    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X40Y85    clk_o_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_wiz/inst/plle2_adv_inst/CLKFBOUT



