<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>
defines: 
time_elapsed: 0.696s
ram usage: 39816 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpja879gyq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:21</a>: No timescale set for &#34;sctag_dir_in&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:21</a>: Compile module &#34;work@sctag_dir_in&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>: Implicit port type (wire) for &#34;lkup_wr_data_c5&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:21</a>: Top level module &#34;work@sctag_dir_in&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>: Cannot find a module definition for &#34;work@sctag_dir_in::clken_buf&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>: Cannot find a module definition for &#34;work@sctag_dir_in::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>: Cannot find a module definition for &#34;work@sctag_dir_in::mux2ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>: Cannot find a module definition for &#34;work@sctag_dir_in::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpja879gyq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dir_in
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpja879gyq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpja879gyq/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dir_in)
 |vpiName:work@sctag_dir_in
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dir_in
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_dir_in, file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:21, parent:work@sctag_dir_in
   |vpiDefName:work@sctag_dir_in
   |vpiFullName:work@sctag_dir_in
   |vpiPort:
   \_port: (lkup_wr_data_c5), line:23
     |vpiName:lkup_wr_data_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c5), line:23
         |vpiName:lkup_wr_data_c5
         |vpiFullName:work@sctag_dir_in.lkup_wr_data_c5
   |vpiPort:
   \_port: (rddata_out_c6), line:23
     |vpiName:rddata_out_c6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rddata_out_c6), line:23
         |vpiName:rddata_out_c6
         |vpiFullName:work@sctag_dir_in.rddata_out_c6
   |vpiPort:
   \_port: (so), line:23
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23
         |vpiName:so
         |vpiFullName:work@sctag_dir_in.so
   |vpiPort:
   \_port: (lkup_wr_data_c4), line:25
     |vpiName:lkup_wr_data_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c4), line:25
         |vpiName:lkup_wr_data_c4
         |vpiFullName:work@sctag_dir_in.lkup_wr_data_c4
   |vpiPort:
   \_port: (rd_data1_out_c5), line:25
     |vpiName:rd_data1_out_c5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data1_out_c5), line:25
         |vpiName:rd_data1_out_c5
         |vpiFullName:work@sctag_dir_in.rd_data1_out_c5
   |vpiPort:
   \_port: (rd_data2_out_c5), line:25
     |vpiName:rd_data2_out_c5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data2_out_c5), line:25
         |vpiName:rd_data2_out_c5
         |vpiFullName:work@sctag_dir_in.rd_data2_out_c5
   |vpiPort:
   \_port: (rd_enable1_c5), line:25
     |vpiName:rd_enable1_c5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_enable1_c5), line:25
         |vpiName:rd_enable1_c5
         |vpiFullName:work@sctag_dir_in.rd_enable1_c5
   |vpiPort:
   \_port: (rclk), line:26
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26
         |vpiName:rclk
         |vpiFullName:work@sctag_dir_in.rclk
   |vpiPort:
   \_port: (si), line:26
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26
         |vpiName:si
         |vpiFullName:work@sctag_dir_in.si
   |vpiPort:
   \_port: (se), line:26
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26
         |vpiName:se
         |vpiFullName:work@sctag_dir_in.se
   |vpiPort:
   \_port: (sehold), line:26
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:26
         |vpiName:sehold
         |vpiFullName:work@sctag_dir_in.sehold
   |vpiNet:
   \_logic_net: (rddata_out_c5), line:42
     |vpiName:rddata_out_c5
     |vpiFullName:work@sctag_dir_in.rddata_out_c5
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk_en), line:43
     |vpiName:clk_en
     |vpiFullName:work@sctag_dir_in.clk_en
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_wr_data_c5), line:23
   |vpiNet:
   \_logic_net: (rddata_out_c6), line:23
   |vpiNet:
   \_logic_net: (so), line:23
   |vpiNet:
   \_logic_net: (lkup_wr_data_c4), line:25
   |vpiNet:
   \_logic_net: (rd_data1_out_c5), line:25
   |vpiNet:
   \_logic_net: (rd_data2_out_c5), line:25
   |vpiNet:
   \_logic_net: (rd_enable1_c5), line:25
   |vpiNet:
   \_logic_net: (rclk), line:26
   |vpiNet:
   \_logic_net: (si), line:26
   |vpiNet:
   \_logic_net: (se), line:26
   |vpiNet:
   \_logic_net: (sehold), line:26
 |uhdmtopModules:
 \_module: work@sctag_dir_in (work@sctag_dir_in), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:21
   |vpiDefName:work@sctag_dir_in
   |vpiName:work@sctag_dir_in
   |vpiPort:
   \_port: (lkup_wr_data_c5), line:23, parent:work@sctag_dir_in
     |vpiName:lkup_wr_data_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c5), line:23, parent:work@sctag_dir_in
         |vpiName:lkup_wr_data_c5
         |vpiFullName:work@sctag_dir_in.lkup_wr_data_c5
         |vpiRange:
         \_range: , line:30
           |vpiLeftRange:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
           |vpiRightRange:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rddata_out_c6), line:23, parent:work@sctag_dir_in
     |vpiName:rddata_out_c6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rddata_out_c6), line:23, parent:work@sctag_dir_in
         |vpiName:rddata_out_c6
         |vpiFullName:work@sctag_dir_in.rddata_out_c6
         |vpiRange:
         \_range: , line:31
           |vpiLeftRange:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (so), line:23, parent:work@sctag_dir_in
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23, parent:work@sctag_dir_in
         |vpiName:so
         |vpiFullName:work@sctag_dir_in.so
   |vpiPort:
   \_port: (lkup_wr_data_c4), line:25, parent:work@sctag_dir_in
     |vpiName:lkup_wr_data_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c4), line:25, parent:work@sctag_dir_in
         |vpiName:lkup_wr_data_c4
         |vpiFullName:work@sctag_dir_in.lkup_wr_data_c4
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rd_data1_out_c5), line:25, parent:work@sctag_dir_in
     |vpiName:rd_data1_out_c5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data1_out_c5), line:25, parent:work@sctag_dir_in
         |vpiName:rd_data1_out_c5
         |vpiFullName:work@sctag_dir_in.rd_data1_out_c5
         |vpiRange:
         \_range: , line:35
           |vpiLeftRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rd_data2_out_c5), line:25, parent:work@sctag_dir_in
     |vpiName:rd_data2_out_c5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data2_out_c5), line:25, parent:work@sctag_dir_in
         |vpiName:rd_data2_out_c5
         |vpiFullName:work@sctag_dir_in.rd_data2_out_c5
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rd_enable1_c5), line:25, parent:work@sctag_dir_in
     |vpiName:rd_enable1_c5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_enable1_c5), line:25, parent:work@sctag_dir_in
         |vpiName:rd_enable1_c5
         |vpiFullName:work@sctag_dir_in.rd_enable1_c5
   |vpiPort:
   \_port: (rclk), line:26, parent:work@sctag_dir_in
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26, parent:work@sctag_dir_in
         |vpiName:rclk
         |vpiFullName:work@sctag_dir_in.rclk
   |vpiPort:
   \_port: (si), line:26, parent:work@sctag_dir_in
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26, parent:work@sctag_dir_in
         |vpiName:si
         |vpiFullName:work@sctag_dir_in.si
   |vpiPort:
   \_port: (se), line:26, parent:work@sctag_dir_in
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26, parent:work@sctag_dir_in
         |vpiName:se
         |vpiFullName:work@sctag_dir_in.se
   |vpiPort:
   \_port: (sehold), line:26, parent:work@sctag_dir_in
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:26, parent:work@sctag_dir_in
         |vpiName:sehold
         |vpiFullName:work@sctag_dir_in.sehold
   |vpiModule:
   \_module: work@sctag_dir_in::clken_buf (clk_buf), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:53, parent:work@sctag_dir_in
     |vpiDefName:work@sctag_dir_in::clken_buf
     |vpiName:clk_buf
     |vpiFullName:work@sctag_dir_in.clk_buf
     |vpiPort:
     \_port: (clk), parent:clk_buf
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk_en), line:53
         |vpiName:clk_en
         |vpiActual:
         \_logic_net: (clk_en), line:43, parent:work@sctag_dir_in
           |vpiName:clk_en
           |vpiFullName:work@sctag_dir_in.clk_en
           |vpiNetType:1
     |vpiPort:
     \_port: (rclk), parent:clk_buf
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:53
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (enb_l), parent:clk_buf
       |vpiName:enb_l
       |vpiHighConn:
       \_ref_obj: (sehold), line:53
         |vpiName:sehold
         |vpiActual:
         \_logic_net: (sehold), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (tmb_l), parent:clk_buf
       |vpiName:tmb_l
       |vpiHighConn:
       \_operation: , line:53
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (se), line:53
           |vpiName:se
     |vpiInstance:
     \_module: work@sctag_dir_in (work@sctag_dir_in), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_in::dff_s (ff_lkup_wr_data_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:56, parent:work@sctag_dir_in
     |vpiDefName:work@sctag_dir_in::dff_s
     |vpiName:ff_lkup_wr_data_c5
     |vpiFullName:work@sctag_dir_in.ff_lkup_wr_data_c5
     |vpiPort:
     \_port: (q), parent:ff_lkup_wr_data_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_wr_data_c5), line:57
         |vpiName:lkup_wr_data_c5
         |vpiActual:
         \_logic_net: (lkup_wr_data_c5), line:23, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (din), parent:ff_lkup_wr_data_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_wr_data_c4), line:58
         |vpiName:lkup_wr_data_c4
         |vpiActual:
         \_logic_net: (lkup_wr_data_c4), line:25, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (clk), parent:ff_lkup_wr_data_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk_en), line:59
         |vpiName:clk_en
         |vpiActual:
         \_logic_net: (clk_en), line:43, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (se), parent:ff_lkup_wr_data_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:60
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (si), parent:ff_lkup_wr_data_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:60
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (so), parent:ff_lkup_wr_data_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:60
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_in
     |vpiInstance:
     \_module: work@sctag_dir_in (work@sctag_dir_in), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_in::mux2ds (mux_rddata_out_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:66, parent:work@sctag_dir_in
     |vpiDefName:work@sctag_dir_in::mux2ds
     |vpiName:mux_rddata_out_c5
     |vpiFullName:work@sctag_dir_in.mux_rddata_out_c5
     |vpiPort:
     \_port: (dout), parent:mux_rddata_out_c5
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (rddata_out_c5), line:66
         |vpiName:rddata_out_c5
         |vpiActual:
         \_logic_net: (rddata_out_c5), line:42, parent:work@sctag_dir_in
           |vpiName:rddata_out_c5
           |vpiFullName:work@sctag_dir_in.rddata_out_c5
           |vpiNetType:1
           |vpiRange:
           \_range: , line:42
             |vpiLeftRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:mux_rddata_out_c5
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (rd_data1_out_c5), line:67
         |vpiName:rd_data1_out_c5
         |vpiActual:
         \_logic_net: (rd_data1_out_c5), line:25, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (in1), parent:mux_rddata_out_c5
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (rd_data2_out_c5), line:67
         |vpiName:rd_data2_out_c5
         |vpiActual:
         \_logic_net: (rd_data2_out_c5), line:25, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (sel0), parent:mux_rddata_out_c5
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (rd_enable1_c5), line:68
         |vpiName:rd_enable1_c5
         |vpiActual:
         \_logic_net: (rd_enable1_c5), line:25, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (sel1), parent:mux_rddata_out_c5
       |vpiName:sel1
       |vpiHighConn:
       \_operation: , line:68
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (rd_enable1_c5), line:68
           |vpiName:rd_enable1_c5
     |vpiInstance:
     \_module: work@sctag_dir_in (work@sctag_dir_in), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_in::dff_s (ff_rddata_out_c6), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:70, parent:work@sctag_dir_in
     |vpiDefName:work@sctag_dir_in::dff_s
     |vpiName:ff_rddata_out_c6
     |vpiFullName:work@sctag_dir_in.ff_rddata_out_c6
     |vpiPort:
     \_port: (q), parent:ff_rddata_out_c6
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (rddata_out_c6), line:71
         |vpiName:rddata_out_c6
         |vpiActual:
         \_logic_net: (rddata_out_c6), line:23, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (din), parent:ff_rddata_out_c6
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rddata_out_c5), line:72
         |vpiName:rddata_out_c5
         |vpiActual:
         \_logic_net: (rddata_out_c5), line:42, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (clk), parent:ff_rddata_out_c6
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:73
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (se), parent:ff_rddata_out_c6
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:74
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (si), parent:ff_rddata_out_c6
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:74
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@sctag_dir_in
     |vpiPort:
     \_port: (so), parent:ff_rddata_out_c6
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:74
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_in
     |vpiInstance:
     \_module: work@sctag_dir_in (work@sctag_dir_in), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v</a>, line:21
   |vpiNet:
   \_logic_net: (rddata_out_c5), line:42, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (clk_en), line:43, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (lkup_wr_data_c5), line:23, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (rddata_out_c6), line:23, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (so), line:23, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (lkup_wr_data_c4), line:25, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (rd_data1_out_c5), line:25, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (rd_data2_out_c5), line:25, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (rd_enable1_c5), line:25, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (rclk), line:26, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (si), line:26, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (se), line:26, parent:work@sctag_dir_in
   |vpiNet:
   \_logic_net: (sehold), line:26, parent:work@sctag_dir_in
Object: \work_sctag_dir_in of type 3000
Object: \work_sctag_dir_in of type 32
Object: \lkup_wr_data_c5 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rddata_out_c6 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \so of type 44
Object: \lkup_wr_data_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data1_out_c5 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data2_out_c5 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_enable1_c5 of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \sehold of type 44
Object: \clk_buf of type 32
Object: \clk of type 44
Object: \rclk of type 44
Object: \enb_l of type 44
Object: \tmb_l of type 44
Object: \ff_lkup_wr_data_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \mux_rddata_out_c5 of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \ff_rddata_out_c6 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \rddata_out_c5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk_en of type 36
Object: \lkup_wr_data_c5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rddata_out_c6 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \so of type 36
Object: \lkup_wr_data_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data1_out_c5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data2_out_c5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_enable1_c5 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \sehold of type 36
Object: \work_sctag_dir_in of type 32
Object: \lkup_wr_data_c5 of type 44
Object: \rddata_out_c6 of type 44
Object: \so of type 44
Object: \lkup_wr_data_c4 of type 44
Object: \rd_data1_out_c5 of type 44
Object: \rd_data2_out_c5 of type 44
Object: \rd_enable1_c5 of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \sehold of type 44
Object: \rddata_out_c5 of type 36
Object: \clk_en of type 36
Object: \lkup_wr_data_c5 of type 36
Object: \rddata_out_c6 of type 36
Object: \so of type 36
Object: \lkup_wr_data_c4 of type 36
Object: \rd_data1_out_c5 of type 36
Object: \rd_data2_out_c5 of type 36
Object: \rd_enable1_c5 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \sehold of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dir_in&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3926fd0] str=&#39;\work_sctag_dir_in&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>.0-23.0&gt; [0x3927270] str=&#39;\lkup_wr_data_c5&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:30</a>.0-30.0&gt; [0x3927560]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:30</a>.0-30.0&gt; [0x3927a80] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:30</a>.0-30.0&gt; [0x3927cd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>.0-23.0&gt; [0x3927e80] str=&#39;\rddata_out_c6&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:31</a>.0-31.0&gt; [0x3927fa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:31</a>.0-31.0&gt; [0x39282e0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:31</a>.0-31.0&gt; [0x3928490] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>.0-23.0&gt; [0x3928150] str=&#39;\so&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x3928640] str=&#39;\lkup_wr_data_c4&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:34</a>.0-34.0&gt; [0x3928760]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:34</a>.0-34.0&gt; [0x3928a50] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:34</a>.0-34.0&gt; [0x3928c00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x39288c0] str=&#39;\rd_data1_out_c5&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:35</a>.0-35.0&gt; [0x3928db0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:35</a>.0-35.0&gt; [0x39290d0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:35</a>.0-35.0&gt; [0x3929280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x3928f40] str=&#39;\rd_data2_out_c5&#39; input port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:36</a>.0-36.0&gt; [0x3929480]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:36</a>.0-36.0&gt; [0x39297a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:36</a>.0-36.0&gt; [0x3929950] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x3929610] str=&#39;\rd_enable1_c5&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x3929b50] str=&#39;\rclk&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x3929cc0] str=&#39;\si&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x3929ee0] str=&#39;\se&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x392a040] str=&#39;\sehold&#39; input port=11
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392a1f0] str=&#39;\clk_buf&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a9f0] str=&#39;\work_sctag_dir_in::clken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392ab30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392ac50] str=&#39;\clk_en&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392ae50] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392af70] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b150] str=&#39;\enb_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b270] str=&#39;\sehold&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b470] str=&#39;\tmb_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b590]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392b7c0] str=&#39;\ff_lkup_wr_data_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392c1d0] str=&#39;\work_sctag_dir_in::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c2f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c410] str=&#39;\lkup_wr_data_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c610] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c730] str=&#39;\lkup_wr_data_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c910] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392ca30] str=&#39;\clk_en&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392cc30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392cd50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392cfa0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392d0c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392d2c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392d3e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x392d5c0] str=&#39;\mux_rddata_out_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392dec0] str=&#39;\work_sctag_dir_in::mux2ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3932cc0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3932de0] str=&#39;\rddata_out_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3932f50] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933070] str=&#39;\rd_data1_out_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933250] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933370] str=&#39;\rd_data2_out_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933570] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933690] str=&#39;\rd_enable1_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x39338e0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933a00]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3933be0] str=&#39;\ff_rddata_out_c6&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3933d00] str=&#39;\work_sctag_dir_in::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3933e20] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3933f40] str=&#39;\rddata_out_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934060] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934180] str=&#39;\rddata_out_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x39342a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x39343c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x39344e0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934600] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934770] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934890] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934a50] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934b70] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x3934d30] str=&#39;\rddata_out_c5&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x3934e50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x3935130] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x39352a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:43</a>.0-43.0&gt; [0x3934fc0] str=&#39;\clk_en&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3926fd0] str=&#39;\work_sctag_dir_in&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>.0-23.0&gt; [0x3927270] str=&#39;\lkup_wr_data_c5&#39; output reg basic_prep port=1 range=[32:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:30</a>.0-30.0&gt; [0x3927560] basic_prep range=[32:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:30</a>.0-30.0&gt; [0x3927a80] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:30</a>.0-30.0&gt; [0x3927cd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>.0-23.0&gt; [0x3927e80] str=&#39;\rddata_out_c6&#39; output reg basic_prep port=2 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:31</a>.0-31.0&gt; [0x3927fa0] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:31</a>.0-31.0&gt; [0x39282e0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:31</a>.0-31.0&gt; [0x3928490] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:23</a>.0-23.0&gt; [0x3928150] str=&#39;\so&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x3928640] str=&#39;\lkup_wr_data_c4&#39; input basic_prep port=4 range=[32:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:34</a>.0-34.0&gt; [0x3928760] basic_prep range=[32:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:34</a>.0-34.0&gt; [0x3928a50] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:34</a>.0-34.0&gt; [0x3928c00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x39288c0] str=&#39;\rd_data1_out_c5&#39; input basic_prep port=5 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:35</a>.0-35.0&gt; [0x3928db0] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:35</a>.0-35.0&gt; [0x39290d0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:35</a>.0-35.0&gt; [0x3929280] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x3928f40] str=&#39;\rd_data2_out_c5&#39; input basic_prep port=6 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:36</a>.0-36.0&gt; [0x3929480] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:36</a>.0-36.0&gt; [0x39297a0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:36</a>.0-36.0&gt; [0x3929950] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:25</a>.0-25.0&gt; [0x3929610] str=&#39;\rd_enable1_c5&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x3929b50] str=&#39;\rclk&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x3929cc0] str=&#39;\si&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x3929ee0] str=&#39;\se&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:26</a>.0-26.0&gt; [0x392a040] str=&#39;\sehold&#39; input basic_prep port=11 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392a1f0] str=&#39;\clk_buf&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a9f0] str=&#39;\work_sctag_dir_in::clken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392ab30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392ac50 -&gt; 0x3934fc0] str=&#39;\clk_en&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392ae50] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392af70 -&gt; 0x3929b50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b150] str=&#39;\enb_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b270 -&gt; 0x392a040] str=&#39;\sehold&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b470] str=&#39;\tmb_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>.0-53.0&gt; [0x392b590 -&gt; 0x39468c0] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392b7c0] str=&#39;\ff_lkup_wr_data_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392c1d0] str=&#39;\work_sctag_dir_in::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c2f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c410 -&gt; 0x3927270] str=&#39;\lkup_wr_data_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c610] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c730 -&gt; 0x3928640] str=&#39;\lkup_wr_data_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392c910] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392ca30 -&gt; 0x3934fc0] str=&#39;\clk_en&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392cc30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392cd50 -&gt; 0x3929ee0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392cfa0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392d0c0 -&gt; 0x3929cc0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392d2c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:56</a>.0-56.0&gt; [0x392d3e0 -&gt; 0x3928150] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x392d5c0] str=&#39;\mux_rddata_out_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392dec0] str=&#39;\work_sctag_dir_in::mux2ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3932cc0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3932de0 -&gt; 0x3934d30] str=&#39;\rddata_out_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3932f50] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933070 -&gt; 0x39288c0] str=&#39;\rd_data1_out_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933250] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933370 -&gt; 0x3928f40] str=&#39;\rd_data2_out_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933570] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933690 -&gt; 0x3929610] str=&#39;\rd_enable1_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x39338e0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:66</a>.0-66.0&gt; [0x3933a00 -&gt; 0x39468c0] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3933be0] str=&#39;\ff_rddata_out_c6&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3933d00] str=&#39;\work_sctag_dir_in::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3933e20] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3933f40 -&gt; 0x3927e80] str=&#39;\rddata_out_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934060] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934180 -&gt; 0x3934d30] str=&#39;\rddata_out_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x39342a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x39343c0 -&gt; 0x3929b50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x39344e0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934600 -&gt; 0x3929ee0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934770] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934890 -&gt; 0x3929cc0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934a50] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:70</a>.0-70.0&gt; [0x3934b70 -&gt; 0x3928150] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x3934d30] str=&#39;\rddata_out_c5&#39; basic_prep range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x3934e50] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x3935130] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:42</a>.0-42.0&gt; [0x39352a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:43</a>.0-43.0&gt; [0x3934fc0] str=&#39;\clk_en&#39; basic_prep range=[0:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:0</a>.0-0.0&gt; [0x39468c0] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dir_in.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_in.v:53</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sctag_dir_in::mux2ds&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d6e0] str=&#39;\work_sctag_dir_in::mux2ds&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d800] str=&#39;\dout&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d940] str=&#39;\in0&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392da80] str=&#39;\in1&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392dba0] str=&#39;\sel0&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392dcc0] str=&#39;\sel1&#39; port=26
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d6e0] str=&#39;\work_sctag_dir_in::mux2ds&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d800] str=&#39;\dout&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d940] str=&#39;\in0&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392da80] str=&#39;\in1&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392dba0] str=&#39;\sel0&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392dcc0] str=&#39;\sel1&#39; basic_prep port=26 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dir_in::clken_buf&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a360] str=&#39;\work_sctag_dir_in::clken_buf&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a4a0] str=&#39;\clk&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a5e0] str=&#39;\rclk&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a720] str=&#39;\enb_l&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a840] str=&#39;\tmb_l&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a360] str=&#39;\work_sctag_dir_in::clken_buf&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a4a0] str=&#39;\clk&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a5e0] str=&#39;\rclk&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a720] str=&#39;\enb_l&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a840] str=&#39;\tmb_l&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dir_in::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392b8e0] str=&#39;\work_sctag_dir_in::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392ba00] str=&#39;\q&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bb80] str=&#39;\din&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bcc0] str=&#39;\clk&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bde0] str=&#39;\se&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bf00] str=&#39;\si&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392c020] str=&#39;\so&#39; port=21
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392b8e0] str=&#39;\work_sctag_dir_in::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392ba00] str=&#39;\q&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bb80] str=&#39;\din&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bcc0] str=&#39;\clk&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bde0] str=&#39;\se&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392bf00] str=&#39;\si&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392c020] str=&#39;\so&#39; basic_prep port=21 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dir_in::dff_s&#39; referenced in module `work_sctag_dir_in&#39; in cell `ff_rddata_out_c6&#39; does not have a port named &#39;so&#39;.

</pre>
</body>