I 000046 55 535           1729450200401 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729450200402 2024.10.20 22:20:00)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 4e4f1d4c4e191e5d4d4857141e481b484a4d4c4847)
	(_ent
		(_time 1729450200397)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 534           1729450200429 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729450200430 2024.10.20 22:20:00)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 6d6d376d6f3b3b7e6e6b7436346b3b6a6f6e6f6b64)
	(_ent
		(_time 1729450200421)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_in))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 570           1729450200457 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729450200458 2024.10.20 22:20:00)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 8c8d8883dddedb9a848bcad7df8f8f8a858ada8b8e)
	(_ent
		(_time 1729450200449)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 535           1729450215506 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729450215507 2024.10.20 22:20:15)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 530754500504034050554a0903550655575051555a)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 534           1729450215512 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729450215513 2024.10.20 22:20:15)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 53065d500605054050554a080a550554515051555a)
	(_ent
		(_time 1729450200420)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_in))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 570           1729450215518 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729450215519 2024.10.20 22:20:15)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 63373362623134756b642538306060656a65356461)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 535           1729450220551 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729450220552 2024.10.20 22:20:20)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 0a5f5a0c0e5d5a19090c13505a0c5f0c0e09080c03)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 534           1729450220557 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729450220558 2024.10.20 22:20:20)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 0a5e530c0d5c5c19090c1351530c5c0d0809080c03)
	(_ent
		(_time 1729450200420)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_in))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 570           1729450220564 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729450220565 2024.10.20 22:20:20)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 1a4f1d1c49484d0c121d5c414919191c131c4c1d18)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 639           1729450517675 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729450517676 2024.10.20 22:25:17)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code afacacf8acf8ffbcaca9b6f5ffa9faa9abacada9a6)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729450519133 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729450519134 2024.10.20 22:25:19)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 5c5f555f5a0b0c4f5f5a45060c5a095a585f5e5a55)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729450584612 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729450584613 2024.10.20 22:26:24)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 282b212c757f783b2b2e3172782e7d2e2c2b2a2e21)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729450584640 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729450584641 2024.10.20 22:26:24)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 484a484a161e1e5b4b4e5113114e1e4f4a4b4a4e41)
	(_ent
		(_time 1729450584634)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xor2i 1 -1)
)
I 000045 55 570           1729450584669 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729450584670 2024.10.20 22:26:24)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 67643966623530716f60213c346464616e61316065)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 676           1729450648124 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729450648125 2024.10.20 22:27:28)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 44471247421613524c43021f174747424d42124346)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . or3i 1 -1)
)
I 000045 55 676           1729450659686 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729450659687 2024.10.20 22:27:39)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 6f6e6d6e3b3d3879676829343c6c6c69666939686d)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . or3i 1 -1)
)
I 000046 55 639           1729451083496 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729451083497 2024.10.20 22:34:43)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code f3a3f6a3a5a4a3e0f0f5eaa9a3f5a6f5f7f0f1f5fa)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729451083519 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729451083520 2024.10.20 22:34:43)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 03520e055655551000051a585a055504010001050a)
	(_ent
		(_time 1729450584633)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xor2i 1 -1)
)
I 000045 55 676           1729451083558 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729451083559 2024.10.20 22:34:43)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 32626136326065243a357469613131343b34643530)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . or3i 1 -1)
)
I 000046 55 639           1729451133717 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729451133718 2024.10.20 22:35:33)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 1e4a16191e494e0d1d1807444e184b181a1d1c1817)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729451133744 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729451133745 2024.10.20 22:35:33)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 2d782c292f7b7b3e2e2b3476742b7b2a2f2e2f2b24)
	(_ent
		(_time 1729450584633)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xor2i 1 -1)
)
I 000045 55 676           1729451133767 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729451133768 2024.10.20 22:35:33)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 4d19124e1b1f1a5b454a0b161e4e4e4b444b1b4a4f)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . or3i 1 -1)
)
I 000046 55 639           1729451159561 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729451159562 2024.10.20 22:35:59)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 121546154545420111140b4842144714161110141b)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729451159587 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729451159588 2024.10.20 22:35:59)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 21277c25767777322227387a782777262322232728)
	(_ent
		(_time 1729450584633)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xor2i 1 -1)
)
I 000045 55 676           1729451159605 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729451159606 2024.10.20 22:35:59)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 40474343421217564847061b134343464946164742)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . or3i 1 -1)
)
I 000046 55 639           1729451771303 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729451771304 2024.10.20 22:46:11)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code a8a9aafff5fff8bbabaeb1f2f8aefdaeacabaaaea1)
	(_ent
		(_time 1729450200396)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . and2i 1 -1)
)
I 000046 55 639           1729451771327 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729451771328 2024.10.20 22:46:11)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code c7c7cc92969191d4c4c1de9c9ec191c0c5c4c5c1ce)
	(_ent
		(_time 1729450584633)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xor2i 1 -1)
)
I 000045 55 676           1729451771364 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729451771365 2024.10.20 22:46:11)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code e6e7b3b4e2b4b1f0eee1a0bdb5e5e5e0efe0b0e1e4)
	(_ent
		(_time 1729450200448)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int i0 0 0 30(_ent(_in))))
		(_port(_int i1 0 0 31(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . or3i 1 -1)
)
I 000046 55 585           1729495543284 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729495543285 2024.10.21 10:55:43)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code f8fbaba8a5afa8ebfbfee1a2a8feadfefcfbfafef1)
	(_ent
		(_time 1729495543278)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1729495577883 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729495577884 2024.10.21 10:56:17)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 1a48111d1d4c4c09191c0341431c4c1d1819181c13)
	(_ent
		(_time 1729495577879)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1729495625676 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729495625677 2024.10.21 10:57:05)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code cfc0cd9b9b9d98d9c7c889949cccccc9c6c999c8cd)
	(_ent
		(_time 1729495625670)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 694           1729496103595 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 39))
	(_version vef)
	(_time 1729496103596 2024.10.21 11:05:03)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code b1e2bfe4b5e6b6a7e0bfa0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1729495751819)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_sig(_int s1 -1 0 65(_arch(_uni))))
		(_sig(_int s2 -1 0 65(_arch(_uni))))
		(_sig(_int s3 -1 0 65(_arch(_uni))))
		(_sig(_int s4 -1 0 65(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1729496859973 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729496859974 2024.10.21 11:17:39)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 48494a4a151f185b4b4e5112184e1d4e4c4b4a4e41)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1729496860032 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729496860033 2024.10.21 11:17:40)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 86868d88d6d0d09585809fdddf80d081848584808f)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1729496860072 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729496860073 2024.10.21 11:17:40)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code a6a7f3f0a2f4f1b0aea1e0fdf5a5a5a0afa0f0a1a4)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000046 55 585           1729497186226 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729497186227 2024.10.21 11:23:06)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code b2b2e7e6e5e5e2a1b1b4abe8e2b4e7b4b6b1b0b4bb)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1729497186247 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729497186248 2024.10.21 11:23:06)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code d1d08d83868787c2d2d7c88a88d787d6d3d2d3d7d8)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1729497186261 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729497186262 2024.10.21 11:23:06)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code d1d1d382d28386c7d9d6978a82d2d2d7d8d787d6d3)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000046 55 585           1729497209946 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1729497209947 2024.10.21 11:23:29)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 590c095a050e094a5a5f4003095f0c5f5d5a5b5f50)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1729497209963 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1729497209964 2024.10.21 11:23:29)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 683c3168363e3e7b6b6e7133316e3e6f6a6b6a6e61)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1729497209978 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1729497209979 2024.10.21 11:23:29)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 782d7f78722a2f6e707f3e232b7b7b7e717e2e7f7a)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1729497210001 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1729497210002 2024.10.21 11:23:29)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 97c2c09995c09081c6c786cdc29193919290959191)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730044084955 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730044084956 2024.10.27 19:18:04)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code d1d08483858681c2d2d7c88b81d784d7d5d2d3d7d8)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730044085081 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730044085082 2024.10.27 19:18:05)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 4e4e134c4d18185d4d485715174818494c4d4c4847)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730044085122 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730044085123 2024.10.27 19:18:05)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 6d6c6e6c3b3f3a7b656a2b363e6e6e6b646b3b6a6f)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730044085181 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730044085182 2024.10.27 19:18:05)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code abaaf8fdfcfcacbdfafbbaf1feadafadaeaca9adad)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1020          1730044085202 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730044085203 2024.10.27 19:18:05)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code bbbae8eeececbcadeaefaae1eebdbfbdbebcb9beed)
	(_ent
		(_time 1730044085195)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730044085211 2024.10.27 19:18:05)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code cbcb9a9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730044085243 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730044085244 2024.10.27 19:18:05)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code eaebbeb9eebdbaf9eae9f3b3ededeeece8ecebecbf)
	(_ent
		(_time 1730044085232)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730044085256 2024.10.27 19:18:05)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code fafaabaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 581           1730044696053 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730044696054 2024.10.27 19:28:16)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code d7858285868187c4d687ce8dd3d181d0d3d4d6d1de)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000046 55 543           1730044712050 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730044712051 2024.10.27 19:28:32)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 575154540601074456074e0d53510150535456515e)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000050 55 2004          1730044842630 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730044842631 2024.10.27 19:30:42)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 797f2b79752e7e6f282968232c7f7d7f7c7e7b7f7f)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730045146365 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730045146366 2024.10.27 19:35:46)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code efb8edbcb0b9b3fcefe8f6b5eae9e6e8e7ecede9e6)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730045185175 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730045185176 2024.10.27 19:36:25)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 7c7e2f7d262a206f7c7b6526797a757b747f7e7a75)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730045203625 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730045203626 2024.10.27 19:36:43)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 919fc69ec5c6c182929788cbc197c4979592939798)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730045203650 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730045203651 2024.10.27 19:36:43)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code b0bfeee4e6e6e6a3b3b6a9ebe9b6e6b7b2b3b2b6b9)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730045203683 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730045203684 2024.10.27 19:36:43)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code cfc1cf9b9b9d98d9c7c889949cccccc9c6c999c8cd)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730045203706 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730045203707 2024.10.27 19:36:43)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code dfd18f8c8c88d8c98e8fce858ad9dbd9dad8ddd9d9)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730045203740 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730045203741 2024.10.27 19:36:43)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 0e015a085258521d0e0917540b080709060d0c0807)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730045203773 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730045203774 2024.10.27 19:36:43)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 2d2278292f7b7d3e2c7d3477292b7b2a292e2c2b24)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000056 55 1020          1730045203820 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045203821 2024.10.27 19:36:43)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 5c535a5e0a0b5b4a0d084d06095a585a595b5e590a)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730045203828 2024.10.27 19:36:43)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 5c52585f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045203848 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045203849 2024.10.27 19:36:43)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 7b747a7a7c2c2b687b7862227c7c7f7d797d7a7d2e)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730045203855 2024.10.27 19:36:43)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 7b757f7a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730045203884 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045203885 2024.10.27 19:36:43)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 9b94ce949fcdcb88989f82c29c9c9f9d999dce9dcd)
	(_ent
		(_time 1730045203875)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730045203894 2024.10.27 19:36:43)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 9b959f94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730045245561 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730045245562 2024.10.27 19:37:25)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 626760623535327161647b3832643764666160646b)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730045245578 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730045245579 2024.10.27 19:37:25)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 727679732624246171746b292b742475707170747b)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730045245600 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730045245601 2024.10.27 19:37:25)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 9194c49f92c3c6879996d7cac29292979897c79693)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730045245630 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730045245631 2024.10.27 19:37:25)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code b1b4b4e4b5e6b6a7e0e1a0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730045245645 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730045245646 2024.10.27 19:37:25)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code b1b4e6e5b9e7eda2b1b6a8ebb4b7b8b6b9b2b3b7b8)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730045245655 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730045245656 2024.10.27 19:37:25)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code c0c59695969690d3c190d99ac4c696c7c4c3c1c6c9)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000056 55 1020          1730045245679 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045245680 2024.10.27 19:37:25)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code dfdada8c8c88d8c98e8bce858ad9dbd9dad8ddda89)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730045245683 2024.10.27 19:37:25)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code dfdbd88d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045245688 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045245689 2024.10.27 19:37:25)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code dfdadd8ddc888fccdfdcc686d8d8dbd9ddd9ded98a)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730045245692 2024.10.27 19:37:25)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code dfdbd88d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730045245697 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045245698 2024.10.27 19:37:25)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code dfda898ddf898fccdcdbc686d8d8dbd9ddd98ad989)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730045245701 2024.10.27 19:37:25)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code dfdbd88d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730045245721 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045245722 2024.10.27 19:37:25)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code fffaa8afa0a9a3ecfffce6a6f8f8fbf9fdf9abf9f6)
	(_ent
		(_time 1730045245711)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730045245734 2024.10.27 19:37:25)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 0e0a0e085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730045245764 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045245765 2024.10.27 19:37:25)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 2e2b7c2b797c7938252368757b282c2878292c2d2d)
	(_ent
		(_time 1730045245756)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730045245775 2024.10.27 19:37:25)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 3d393d386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045245812 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045245813 2024.10.27 19:37:25)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 5c58505f590a0a4f5c5f45055b5b585a5e5b545a0a)
	(_ent
		(_time 1730045245800)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730045245825 2024.10.27 19:37:25)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 6c686c6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 41 (and2i_tb))
	(_version vef)
	(_time 1730045499751 2024.10.27 19:41:39)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 4e484e4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045532550 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045532551 2024.10.27 19:42:12)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 6b646e6b6c3c3b786b6872326c6c6f6d696d6a6d3e)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 41 (and2i_tb))
	(_version vef)
	(_time 1730045532556 2024.10.27 19:42:12)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 6b656b6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045560979 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045560980 2024.10.27 19:42:40)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 8086828ed5d7d093808399d98787848682868186d5)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 41 (and2i_tb))
	(_version vef)
	(_time 1730045560983 2024.10.27 19:42:40)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 8087878e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045571562 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045571563 2024.10.27 19:42:51)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code d2d68080858582c1d2d1cb8bd5d5d6d4d0d4d3d487)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 41 (and2i_tb))
	(_version vef)
	(_time 1730045571566 2024.10.27 19:42:51)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code d2d78580d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730045591625 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730045591626 2024.10.27 19:43:11)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 313062346566612231322868363635373337303764)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730045591629 2024.10.27 19:43:11)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 31316734356766263530236b653764373237393467)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730100979135 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730100979136 2024.10.28 11:06:19)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code adfaacfaacfafdbeaeabb4f7fdabf8aba9aeafaba4)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730100979192 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730100979193 2024.10.28 11:06:19)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code db8dd389df8d8dc8d8ddc28082dd8ddcd9d8d9ddd2)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730100979217 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730100979218 2024.10.28 11:06:19)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code fbacadaaaba9acedf3fcbda0a8f8f8fdf2fdadfcf9)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730100979233 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730100979234 2024.10.28 11:06:19)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 0a5d0d0d5e5d0d1c5b5a1b505f0c0e0c0f0d080c0c)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730100979244 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730100979245 2024.10.28 11:06:19)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 1a4d4f1d424c46091a1d03401f1c131d1219181c13)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730100979250 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730100979251 2024.10.28 11:06:19)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 1a4d4e1d1d4c4a091b4a03401e1c4c1d1e191b1c13)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000056 55 1020          1730100979322 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730100979323 2024.10.28 11:06:19)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 683f6f69653f6f7e393c79323d6e6c6e6d6f6a6d3e)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730100979330 2024.10.28 11:06:19)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 683e6d68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730100979350 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730100979351 2024.10.28 11:06:19)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 87d08789d5d0d79487849ede8080838185818681d2)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730100979357 2024.10.28 11:06:19)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 87d1828985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730100979376 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730100979377 2024.10.28 11:06:19)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 97c0c398c6c1c78494938ece909093919591c291c1)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730100979383 2024.10.28 11:06:19)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code a7f1a2f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730100979402 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730100979403 2024.10.28 11:06:19)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code b6e1e3e2b9e0eaa5b6b5afefb1b1b2b0b4b0e2b0bf)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730100979409 2024.10.28 11:06:19)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code c690c393c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730100979436 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730100979437 2024.10.28 11:06:19)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code d5828286d28782c3ded8938e80d3d7d383d2d7d6d6)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730100979447 2024.10.28 11:06:19)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code e5b3e0b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730100979470 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730100979471 2024.10.28 11:06:19)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code f5a3fca5a6a3a3e6f5f6ecacf2f2f1f3f7f2fdf3a3)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730100979478 2024.10.28 11:06:19)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 04520202055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000050 55 2004          1730101049281 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730101049282 2024.10.28 11:07:29)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code a9fdadffa5feaebff8f9b8f3fcafadafacaeabafaf)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730101186733 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730101186734 2024.10.28 11:09:46)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 96c3c599c5c1c68595908fccc690c390929594909f)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730101186761 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730101186762 2024.10.28 11:09:46)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code b6e2ece2e6e0e0a5b5b0afedefb0e0b1b4b5b4b0bf)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730101186787 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730101186788 2024.10.28 11:09:46)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code d580d186d28782c3ddd2938e86d6d6d3dcd383d2d7)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730101186809 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730101186810 2024.10.28 11:09:46)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code e4b1b0b6e5b3e3f2b5b4f5beb1e2e0e2e1e3e6e2e2)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730101186823 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730101186824 2024.10.28 11:09:46)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code f4a1f2a4f9a2a8e7f4f3edaef1f2fdf3fcf7f6f2fd)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730101186836 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730101186837 2024.10.28 11:09:46)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 045102025652541705541d5e00025203000705020d)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000056 55 1020          1730101186884 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101186885 2024.10.28 11:09:46)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 336666373564342562672269663537353634313665)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730101186888 2024.10.28 11:09:46)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 3367643635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730101186893 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101186894 2024.10.28 11:09:46)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 336661366564632033302a6a343437353135323566)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730101186901 2024.10.28 11:09:46)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 4216154045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730101186919 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101186920 2024.10.28 11:09:46)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 520754510604024151564b0b555556545054075404)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730101186923 2024.10.28 11:09:46)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 5206055155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730101186954 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101186955 2024.10.28 11:09:46)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 7124767079272d6271726828767675777377257778)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730101186958 2024.10.28 11:09:46)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 71252670752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730101186963 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101186964 2024.10.28 11:09:46)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 81d4848e82d3d6978a8cc7dad4878387d786838282)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730101186967 2024.10.28 11:09:46)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 81d5d68f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730101186972 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101186973 2024.10.28 11:09:46)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 81d5da8fd6d7d792818298d88686858783868987d7)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730101186976 2024.10.28 11:09:46)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 81d5d68f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000050 55 2004          1730101243043 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730101243044 2024.10.28 11:10:43)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 8fd88e80dcd88899dedf9ed5da898b898a888d8989)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 2150          1730101387633 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 41))
	(_version vef)
	(_time 1730101387634 2024.10.28 11:13:07)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 61333460653666773165703b346765676466636265)
	(_ent
		(_time 1730100872089)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 53(_ent (_in))))
				(_port(_int i1 -1 0 54(_ent (_in))))
				(_port(_int q -1 0 55(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_in))))
				(_port(_int cin -1 0 46(_ent (_in))))
				(_port(_int s -1 0 47(_ent (_out))))
				(_port(_int cout -1 0 48(_ent (_out))))
			)
		)
	)
	(_generate g1 0 71(_for 3 )
		(_inst gxori 0 72(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(control))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 71(_arch)))
		)
	)
	(_generate g2 0 74(_for 4 )
		(_inst gfulladderi 0 75(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 74(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_port(_int control -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 33(_ent(_in))))
		(_port(_int y 0 0 34(_ent(_in))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 59(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 59(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 74(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000046 55 585           1730101434084 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730101434085 2024.10.28 11:13:54)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code c6c9c693959196d5c5c0df9c96c093c0c2c5c4c0cf)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730101434112 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730101434113 2024.10.28 11:13:54)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code e5ebecb6b6b3b3f6e6e3fcbebce3b3e2e7e6e7e3ec)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730101434146 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730101434147 2024.10.28 11:13:54)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 050a5102025752130d02435e560606030c03530207)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730101434175 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730101434176 2024.10.28 11:13:54)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 333c37373564342562632269663537353634313535)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730101434188 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730101434189 2024.10.28 11:13:54)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 333c653639656f2033342a6936353a343b3031353a)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730101434194 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730101434195 2024.10.28 11:13:54)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 434c14411615135042135a1947451544474042454a)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2150          1730101434231 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 41))
	(_version vef)
	(_time 1730101434232 2024.10.28 11:13:54)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 626d66636535657432667338376466646765606166)
	(_ent
		(_time 1730100872089)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 53(_ent (_in))))
				(_port(_int i1 -1 0 54(_ent (_in))))
				(_port(_int q -1 0 55(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_in))))
				(_port(_int cin -1 0 46(_ent (_in))))
				(_port(_int s -1 0 47(_ent (_out))))
				(_port(_int cout -1 0 48(_ent (_out))))
			)
		)
	)
	(_generate g1 0 71(_for 3 )
		(_inst gxori 0 72(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(control))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 71(_arch)))
		)
	)
	(_generate g2 0 74(_for 4 )
		(_inst gfulladderi 0 75(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 74(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_port(_int control -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 33(_ent(_in))))
		(_port(_int y 0 0 34(_ent(_in))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 59(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 59(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 74(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1020          1730101434261 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434262 2024.10.28 11:13:54)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 828d868d85d58594d3d693d8d784868487858087d4)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730101434271 2024.10.28 11:13:54)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 919f979e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730101434307 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434308 2024.10.28 11:13:54)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code b0bfb3e4e5e7e0a3b0b3a9e9b7b7b4b6b2b6b1b6e5)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 40 (and2i_tb))
	(_version vef)
	(_time 1730101434320 2024.10.28 11:13:54)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code c0cec695c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730101434355 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434356 2024.10.28 11:13:54)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code dfd0888ddf898fccdcdbc686d8d8dbd9ddd98ad989)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730101434368 2024.10.28 11:13:54)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code efe1e9bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730101434404 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434405 2024.10.28 11:13:54)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 0e0159085258521d0e0d175709090a080c085a0807)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730101434417 2024.10.28 11:13:54)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 1e1019194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730101434447 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434448 2024.10.28 11:13:54)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 3d3268396b6f6a2b36307b66683b3f3b6b3a3f3e3e)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730101434458 2024.10.28 11:13:54)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 3d333a386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730101434487 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434488 2024.10.28 11:13:54)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 5c52575f590a0a4f5c5f45055b5b585a5e5b545a0a)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730101434500 2024.10.28 11:13:54)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 6c626b6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1314          1730101434531 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101434532 2024.10.28 11:13:54)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 8b848e84dcdc8c9ddad89ad1de8d8f8d8e8c89888f)
	(_ent
		(_time 1730101434523)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int control -1 0 15(_ent (_in))))
				(_port(_int x 0 0 16(_ent (_in))))
				(_port(_int y 0 0 17(_ent (_in))))
				(_port(_int sum 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((control)(control))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 22(_arch(_uni))))
		(_sig(_int control -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 24(_arch(_uni))))
		(_sig(_int y 1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 27(_arch(_uni))))
		(_sig(_int sum 1 0 28(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 49 (fulladder4i_tb))
	(_version vef)
	(_time 1730101434545 2024.10.28 11:13:54)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9b959c94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730101458671 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101458672 2024.10.28 11:14:18)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code d889d18a868e8ecbd8dbc181dfdfdcdedadfd0de8e)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730101458676 2024.10.28 11:14:18)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code e7b6e2b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000050 55 2004          1730101670417 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730101670418 2024.10.28 11:17:50)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code fefaabafaea9f9e8afaeefa4abf8faf8fbf9fcf8f8)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1020          1730101670676 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101670677 2024.10.28 11:17:50)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 07035400055000115653165d520103010200050251)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730101670681 2024.10.28 11:17:50)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 07025601055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2102          1730101803879 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730101803880 2024.10.28 11:20:03)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 4b4e4b481c1c4c5d1b4c5a111e4d4f4d4e4c49484f)
	(_ent
		(_time 1730101803877)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000052 55 2102          1730101817886 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730101817887 2024.10.28 11:20:17)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0b0b590c5c5c0c1d5b0c1a515e0d0f0d0e0c09080f)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000052 55 2102          1730101819279 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730101819280 2024.10.28 11:20:19)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 79787d79752e7e6f297e68232c7f7d7f7c7e7b7a7d)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000052 55 2102          1730101820668 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730101820669 2024.10.28 11:20:20)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code e8e9e9bae5bfeffeb8eff9b2bdeeeceeedefeaebec)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000050 55 2004          1730101880420 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730101880421 2024.10.28 11:21:20)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 4e4e494d1e1949581f1e5f141b484a484b494c4848)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1020          1730101880677 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730101880678 2024.10.28 11:21:20)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 48484c4b451f4f5e191c59121d4e4c4e4d4f4a4d1e)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730101880681 2024.10.28 11:21:20)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 48494e4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102059283 2024.10.28 11:24:19)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code f9ffafa9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730102073512 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102073513 2024.10.28 11:24:33)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 9497969bc5c3c48794958dcd9393909296929592c1)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102073524 2024.10.28 11:24:33)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code a3a1a4f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730102077942 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102077943 2024.10.28 11:24:37)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code e9e9ecbab5beb9fae9e8f0b0eeeeedefebefe8efbc)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102077946 2024.10.28 11:24:37)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code e9e8e9bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730102084031 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730102084032 2024.10.28 11:24:44)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code a7a6f5f0f5f0f7b4a4a1befdf7a1f2a1a3a4a5a1ae)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730102084057 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730102084058 2024.10.28 11:24:44)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code c6c69d93969090d5c5c0df9d9fc090c1c4c5c4c0cf)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730102084086 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730102084087 2024.10.28 11:24:44)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code e6e7e3b4e2b4b1f0eee1a0bdb5e5e5e0efe0b0e1e4)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730102084122 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730102084123 2024.10.28 11:24:44)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 05045702055202135455145f500301030002070303)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730102084133 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730102084134 2024.10.28 11:24:44)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 151415121943490615120c4f10131c121d1617131c)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730102084152 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730102084153 2024.10.28 11:24:44)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 242525207672743725743d7e20227223202725222d)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2102          1730102084181 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102084182 2024.10.28 11:24:44)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 434211404514445513445219164547454644414047)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1020          1730102084209 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084210 2024.10.28 11:24:44)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 636231626534647532377239366567656664616635)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730102084213 2024.10.28 11:24:44)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 6363336365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730102084218 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084219 2024.10.28 11:24:44)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 636236633534337063627a3a646467656165626536)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102084222 2024.10.28 11:24:44)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 6363336365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730102084235 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084236 2024.10.28 11:24:44)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 727373732624226171766b2b757576747074277424)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730102084239 2024.10.28 11:24:44)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 7272227375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730102084244 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084245 2024.10.28 11:24:44)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 8283828c89d4de9182819bdb858586848084d6848b)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730102084248 2024.10.28 11:24:44)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 8282d28c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730102084253 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084254 2024.10.28 11:24:44)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 8283808d82d0d594898fc4d9d7848084d485808181)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730102084257 2024.10.28 11:24:44)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 8282d28c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730102084262 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084263 2024.10.28 11:24:44)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 8282de8cd6d4d49182819bdb8585868480858a84d4)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730102084266 2024.10.28 11:24:44)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 8282d28c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1197          1730102084271 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102084272 2024.10.28 11:24:44)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9293c09c95c59584c3c683c8c79496949795909196)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 46 (fulladder4i_tb))
	(_version vef)
	(_time 1730102084275 2024.10.28 11:24:44)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code a1a1f1f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730102086384 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730102086385 2024.10.28 11:24:46)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code dfd1db8ddc888fccdcd9c6858fd98ad9dbdcddd9d6)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730102086402 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730102086403 2024.10.28 11:24:46)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code eee1e3bdedb8b8fdede8f7b5b7e8b8e9ecedece8e7)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730102086424 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730102086425 2024.10.28 11:24:46)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code fef0adafa9aca9e8f6f9b8a5adfdfdf8f7f8a8f9fc)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730102086451 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730102086452 2024.10.28 11:24:46)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 1d131d1b4c4a1a0b4c4d0c47481b191b181a1f1b1b)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730102086464 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730102086465 2024.10.28 11:24:46)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 2d237f29707b713e2d2a3477282b242a252e2f2b24)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730102086470 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730102086471 2024.10.28 11:24:46)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 2d237e292f7b7d3e2c7d3477292b7b2a292e2c2b24)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2102          1730102086498 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102086499 2024.10.28 11:24:46)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 4c424c4f1a1b4b5a1c4b5d16194a484a494b4e4f48)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1020          1730102086524 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086525 2024.10.28 11:24:46)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 6b656b6a3c3c6c7d3a3f7a313e6d6f6d6e6c696e3d)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730102086528 2024.10.28 11:24:46)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 6b64696b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730102086533 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086534 2024.10.28 11:24:46)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 6b656c6b6c3c3b786b6a72326c6c6f6d696d6a6d3e)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102086537 2024.10.28 11:24:46)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 7b74797a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730102086553 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086554 2024.10.28 11:24:46)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 8a84d9848ddcda99898e93d38d8d8e8c888cdf8cdc)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730102086557 2024.10.28 11:24:46)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 8a858884dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730102086562 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086563 2024.10.28 11:24:46)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 8a84d884d2dcd6998a8993d38d8d8e8c888cde8c83)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730102086566 2024.10.28 11:24:46)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 8a858884dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730102086571 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086572 2024.10.28 11:24:46)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 8a84da85d9d8dd9c8187ccd1df8c888cdc8d888989)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730102086575 2024.10.28 11:24:46)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 8a858884dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730102086580 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086581 2024.10.28 11:24:46)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 8a8584848ddcdc998a8993d38d8d8e8c888d828cdc)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730102086584 2024.10.28 11:24:46)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 9a959895cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1197          1730102086589 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102086590 2024.10.28 11:24:46)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9a949a94cecd9d8ccbce8bc0cf9c9e9c9f9d98999e)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 46 (fulladder4i_tb))
	(_version vef)
	(_time 1730102086593 2024.10.28 11:24:46)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code aaa5a8fdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730102091222 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730102091223 2024.10.28 11:24:51)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code cac5c39fce9d9ad9c9ccd3909acc9fcccec9c8ccc3)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000056 55 954           1730102091521 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102091522 2024.10.28 11:24:51)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code f3fcfba3a5a4a3e0f3f2eaaaf4f4f7f5f1f5f2f5a6)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102091525 2024.10.28 11:24:51)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code f3fdfea3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730102400267 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102400268 2024.10.28 11:30:00)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code f2f0a2a3f5a5f5e4a3a0e3a8a7f4f6f4f7f5f0f1f6)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102400282 2024.10.28 11:30:00)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 01030507055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730102401728 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730102401729 2024.10.28 11:30:01)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code aeadaaf9aef9febdada8b7f4fea8fba8aaadaca8a7)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730102401754 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730102401755 2024.10.28 11:30:01)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code bebcb3eabde8e8adbdb8a7e5e7b8e8b9bcbdbcb8b7)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730102401778 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730102401779 2024.10.28 11:30:01)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code ddde8e8e8b8f8acbd5da9b868edededbd4db8bdadf)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730102401802 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730102401803 2024.10.28 11:30:01)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code fcffffadaaabfbeaadaceda6a9faf8faf9fbfefafa)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730102401818 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730102401819 2024.10.28 11:30:01)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code fcffadaca6aaa0effcfbe5a6f9faf5fbf4fffefaf5)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730102401824 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730102401825 2024.10.28 11:30:01)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 0c0f5f0a095a5c1f0d5c1556080a5a0b080f0d0a05)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2102          1730102401844 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102401845 2024.10.28 11:30:01)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 1c1f1c1a4a4b1b0a4c1b0d46491a181a191b1e1f18)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1020          1730102401871 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401872 2024.10.28 11:30:01)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 3b383b3f6c6c3c2d6a6f2a616e3d3f3d3e3c393e6d)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730102401875 2024.10.28 11:30:01)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 3b39393e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730102401880 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401881 2024.10.28 11:30:01)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 3b383c3e3c6c6b283b3a22623c3c3f3d393d3a3d6e)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102401884 2024.10.28 11:30:01)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 3b39393e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730102401904 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401905 2024.10.28 11:30:01)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 5a5909595d0c0a49595e43035d5d5e5c585c0f5c0c)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730102401908 2024.10.28 11:30:01)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 5a5858590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730102401916 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401917 2024.10.28 11:30:01)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 6a69386a323c36796a6973336d6d6e6c686c3e6c63)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730102401920 2024.10.28 11:30:01)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 6a68686a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730102401925 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401926 2024.10.28 11:30:01)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 6a693a6b39383d7c61672c313f6c686c3c6d686969)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730102401929 2024.10.28 11:30:01)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 6a68686a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730102401934 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401935 2024.10.28 11:30:01)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 797b7778262f2f6a797a60207e7e7d7f7b7e717f2f)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730102401938 2024.10.28 11:30:01)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 797b7b78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730102401943 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102401944 2024.10.28 11:30:01)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 898a898685de8e9fd8db98d3dc8f8d8f8c8e8b8a8d)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102401961 2024.10.28 11:30:01)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 999b9b9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2102          1730102408440 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102408441 2024.10.28 11:30:08)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code dddd8d8e8c8adacb8ddacc8788dbd9dbd8dadfded9)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1466          1730102408726 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102408727 2024.10.28 11:30:08)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 06070101055101105754175c530002000301040502)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102408730 2024.10.28 11:30:08)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 06060300055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730102556406 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102556407 2024.10.28 11:32:36)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code de8ad98d8e89d9c88f8ccf848bd8dad8dbd9dcddda)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102556419 2024.10.28 11:32:36)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code eebbebbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2102          1730102567402 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102567403 2024.10.28 11:32:47)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code d6848385d581d1c086d1c78c83d0d2d0d3d1d4d5d2)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1466          1730102567647 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102567648 2024.10.28 11:32:47)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code d0828283d587d7c68182c18a85d6d4d6d5d7d2d3d4)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102567651 2024.10.28 11:32:47)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code d0838082d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730102722434 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730102722435 2024.10.28 11:35:22)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 6d683d6d6c3a3d7e6e6b74373d6b386b696e6f6b64)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730102722451 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730102722452 2024.10.28 11:35:22)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 7d79247c7f2b2b6e7e7b6426247b2b7a7f7e7f7b74)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730102722467 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730102722468 2024.10.28 11:35:22)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 8d888a82dbdfda9b858acbd6de8e8e8b848bdb8a8f)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730102722504 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730102722505 2024.10.28 11:35:22)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code bcb9ebe9eaebbbaaedecade6e9bab8bab9bbbebaba)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730102722518 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730102722519 2024.10.28 11:35:22)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code bcb9b9e8e6eae0afbcbba5e6b9bab5bbb4bfbebab5)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 543           1730102722524 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730102722525 2024.10.28 11:35:22)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code cbcecf9ecf9d9bd8ca9bd291cfcd9dcccfc8cacdc2)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2104          1730102722540 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102722541 2024.10.28 11:35:22)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code dbde8c888c8cdccd8bdcca818edddfdddedcd9d8df)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(sig(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1020          1730102722576 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722577 2024.10.28 11:35:22)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code faffadabaeadfdecabaeeba0affcfefcfffdf8ffac)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730102722580 2024.10.28 11:35:22)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code fafeafaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730102722585 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722586 2024.10.28 11:35:22)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 0a0f590c0e5d5a190a0b13530d0d0e0c080c0b0c5f)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730102722589 2024.10.28 11:35:22)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 0a0e5c0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730102722604 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722605 2024.10.28 11:35:22)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 191c1e1e464f490a1a1d00401e1e1d1f1b1f4c1f4f)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730102722608 2024.10.28 11:35:22)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 191d4f1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730102722613 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722614 2024.10.28 11:35:22)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 191c1f1e194f450a191a00401e1e1d1f1b1f4d1f10)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730102722617 2024.10.28 11:35:22)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 191d4f1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730102722622 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722623 2024.10.28 11:35:22)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 292c2d2c227b7e3f22246f727c2f2b2f7f2e2b2a2a)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730102722626 2024.10.28 11:35:22)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 292d7f2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730102722631 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722632 2024.10.28 11:35:22)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 292d732d767f7f3a292a30702e2e2d2f2b2e212f7f)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730102722635 2024.10.28 11:35:22)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 292d7f2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730102722640 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102722641 2024.10.28 11:35:22)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 292c7d2c257e2e3f787b38737c2f2d2f2c2e2b2a2d)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102722644 2024.10.28 11:35:22)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 393d6f3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730102867602 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102867603 2024.10.28 11:37:47)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 8180868e85d68697d0d390dbd48785878486838285)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102867619 2024.10.28 11:37:47)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9191949e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2104          1730102878750 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730102878751 2024.10.28 11:37:58)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 06095401055101105601175c530002000301040502)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(sig(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1466          1730102879009 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730102879010 2024.10.28 11:37:59)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 101f4316154717064142014a451614161517121314)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730102879013 2024.10.28 11:37:59)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 101e4117154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730134488406 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134488407 2024.10.28 20:24:48)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 3e6e3f3b3e696e2d3e3f276739393a383c383f386b)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134488415 2024.10.28 20:24:48)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 4e1f4a4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730134499716 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730134499717 2024.10.28 20:24:59)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 6f683d6f6c383f7c6c6976353f693a696b6c6d6966)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000056 55 954           1730134499969 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134499970 2024.10.28 20:24:59)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 696e3c69353e397a696870306e6e6d6f6b6f686f3c)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134499973 2024.10.28 20:24:59)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 696f3969653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730134535210 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134535211 2024.10.28 20:25:35)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 1b4c1d1c1c4c4b081b1a02421c1c1f1d191d1a1d4e)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134535217 2024.10.28 20:25:35)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 1b4d181c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730134555144 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730134555145 2024.10.28 20:25:55)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code edbde8beecbabdfeeeebf4b7bdebb8ebe9eeefebe4)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000056 55 954           1730134555391 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134555392 2024.10.28 20:25:55)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code e7b7e3b4b5b0b7f4e7e6febee0e0e3e1e5e1e6e1b2)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134555395 2024.10.28 20:25:55)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code e7b6e6b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730134579210 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134579211 2024.10.28 20:26:19)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code fbf8f8abfcacabe8fbfae2a2fcfcfffdf9fdfafdae)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134579217 2024.10.28 20:26:19)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code fbf9fdabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730134586819 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730134586820 2024.10.28 20:26:26)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code b4b5b5e0e5e3e4a7b7b2adeee4b2e1b2b0b7b6b2bd)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000056 55 954           1730134587078 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134587079 2024.10.28 20:26:27)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code aeafaef9aef9febdaeafb7f7a9a9aaa8aca8afa8fb)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134587082 2024.10.28 20:26:27)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code aeaeabf9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730134671970 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730134671971 2024.10.28 20:27:51)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 491d1c4b151e195a4a4f5013194f1c4f4d4a4b4f40)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730134671999 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730134672000 2024.10.28 20:27:51)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 683d3468363e3e7b6b6e7133316e3e6f6a6b6a6e61)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730134672024 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730134672025 2024.10.28 20:27:52)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 87d3858882d5d0918f80c1dcd48484818e81d18085)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730134672051 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730134672052 2024.10.28 20:27:52)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code a6f2f4f0a5f1a1b0f7f6b7fcf3a0a2a0a3a1a4a0a0)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730134672068 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730134672069 2024.10.28 20:27:52)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code a6f2a6f1a9f0fab5a6a1bffca3a0afa1aea5a4a0af)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730134672074 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730134672075 2024.10.28 20:27:52)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code b6e2b7e2e6e0e6a5b7e6afecb2b0e0b1b2b5b7b0bf)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2104          1730134672098 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730134672099 2024.10.28 20:27:52)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code c6929492c591c1d096c1d79c93c0c2c0c3c1c4c5c2)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(sig(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1020          1730134672119 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672120 2024.10.28 20:27:52)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code e5b1b7b7e5b2e2f3b4b1f4bfb0e3e1e3e0e2e7e0b3)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 46 (fulladder_tb))
	(_version vef)
	(_time 1730134672123 2024.10.28 20:27:52)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code e5b0b5b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730134672128 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672129 2024.10.28 20:27:52)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code e5b1b0b6b5b2b5f6e5e4fcbce2e2e1e3e7e3e4e3b0)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730134672132 2024.10.28 20:27:52)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code f5a0a5a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 704           1730134672146 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672147 2024.10.28 20:27:52)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code f5a1f4a5a6a3a5e6f6f1ecacf2f2f1f3f7f3a0f3a3)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730134672151 2024.10.28 20:27:52)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 04515502055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730134672161 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672162 2024.10.28 20:27:52)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 144015131942480714170d4d13131012161240121d)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730134672165 2024.10.28 20:27:52)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 14414513154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 893           1730134672170 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672171 2024.10.28 20:27:52)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 14401712124643021f19524f411216124213161717)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 43 (or3i_tb))
	(_version vef)
	(_time 1730134672174 2024.10.28 20:27:52)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 14414513154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 801           1730134672179 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672180 2024.10.28 20:27:52)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 144149134642420714170d4d1313101216131c1242)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 40 (xor2i_tb))
	(_version vef)
	(_time 1730134672183 2024.10.28 20:27:52)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 14414513154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730134672188 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134672189 2024.10.28 20:27:52)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 14404712154313024546054e411210121113161710)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730134672192 2024.10.28 20:27:52)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 2376722725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730134731427 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134731428 2024.10.28 20:28:51)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 86d08b88d6d0d09586869fdf8181828084818e80d0)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730134731435 2024.10.28 20:28:51)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 95c3949a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730134738112 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730134738113 2024.10.28 20:28:58)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code a5f0fbf2f6f3f3b6a6a3bcfefca3f3a2a7a6a7a3ac)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000056 55 954           1730134738375 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134738376 2024.10.28 20:28:58)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code affba7f8aff9f9bcafafb6f6a8a8aba9ada8a7a9f9)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730134738379 2024.10.28 20:28:58)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code affbabf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730134762658 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134762659 2024.10.28 20:29:22)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 888ed686d6dede9b888891d18f8f8c8e8a8f808ede)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730134762665 2024.10.28 20:29:22)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 989eca9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730134767198 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730134767199 2024.10.28 20:29:27)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 4b4f42494f1d1d58484d5210124d1d4c4948494d42)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000056 55 954           1730134767458 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134767459 2024.10.28 20:29:27)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 45414f471613135645455c1c4242414347424d4313)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730134767462 2024.10.28 20:29:27)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 55515356550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1098          1730134831829 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134831830 2024.10.28 20:30:31)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code bcb8bee9edeeebaab7e8fae7e9babebaeabbbebfbf)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730134831838 2024.10.28 20:30:31)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code ccc99c999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 623           1730134846789 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730134846790 2024.10.28 20:30:46)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 35356b31326762233d32736e663636333c33633237)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000056 55 1098          1730134847071 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134847072 2024.10.28 20:30:47)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 4e4e114d191c1958451a08151b484c4818494c4d4d)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730134847075 2024.10.28 20:30:47)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 4e4f434c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1098          1730134883017 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134883018 2024.10.28 20:31:23)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code b0e0e3e5b2e2e7a6bbe4f6ebe5b6b2b6e6b7b2b3b3)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730134883024 2024.10.28 20:31:23)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code bfeebeebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 623           1730134887460 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730134887461 2024.10.28 20:31:27)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 15134413124742031d12534e461616131c13431217)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000056 55 1098          1730134887722 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134887723 2024.10.28 20:31:27)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 1e184018494c4908154a58454b181c1848191c1d1d)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730134887726 2024.10.28 20:31:27)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 1e1912194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 805           1730134954768 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134954769 2024.10.28 20:32:34)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code f6f0f7a6a6a0a6e5f5f2efaff1f1f2f0f4f0a3f0a0)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730134954776 2024.10.28 20:32:34)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 05025403055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 581           1730134959733 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730134959734 2024.10.28 20:32:39)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 5e5a0a5d5d080e4d5f0e47045a5808595a5d5f5857)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000056 55 805           1730134959986 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730134959987 2024.10.28 20:32:39)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 585c0f5b060e084b5b5c41015f5f5c5e5a5e0d5e0e)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730134959990 2024.10.28 20:32:39)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 585d5e5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1225          1730135043966 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135043967 2024.10.28 20:34:03)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 69693e68653e6e7f383b78333c6f6d6f6c6e6b6c3f)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730135043976 2024.10.28 20:34:03)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 69683c69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000050 55 2004          1730135052064 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730135052065 2024.10.28 20:34:12)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 06085101055101105756175c530002000301040000)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1225          1730135052318 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135052319 2024.10.28 20:34:12)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 000e5407055707165152115a550604060507020556)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730135052322 2024.10.28 20:34:12)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 101f4617154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1225          1730135087624 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135087625 2024.10.28 20:34:47)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code f1f6f3a0f5a6f6e7a0a3e0aba4f7f5f7f4f6f3f4a7)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730135087631 2024.10.28 20:34:47)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 01070007055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000050 55 2004          1730135093260 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730135093261 2024.10.28 20:34:53)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code fafeadabaeadfdecabaaeba0affcfefcfffdf8fcfc)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1225          1730135093518 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135093519 2024.10.28 20:34:53)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code f4f0a0a5f5a3f3e2a5a6e5aea1f2f0f2f1f3f6f1a2)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730135093522 2024.10.28 20:34:53)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 0306540505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730135165613 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135165614 2024.10.28 20:36:05)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code a1a3a2f7a5f6a6b7f0f3b0fbf4a7a5a7a4a6a3a2a5)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730135165620 2024.10.28 20:36:05)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code a1a2a0f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2104          1730135188450 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730135188451 2024.10.28 20:36:28)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code cdc29e999c9acadb9dcadc9798cbc9cbc8cacfcec9)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 3 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_object
			(_cnst(_int i 3 0 70(_arch)))
		)
	)
	(_generate g2 0 73(_for 4 )
		(_inst gfulladderi 0 74(_comp fulladder)
			(_port
				((x)(x(_object 1)))
				((y)(sig(_object 1)))
				((cin)(c(_object 1)))
				((s)(sum(_object 1)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 73(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1466          1730135188697 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135188698 2024.10.28 20:36:28)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code c7c89793c590c0d19695d69d92c1c3c1c2c0c5c4c3)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730135188701 2024.10.28 20:36:28)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code c7c99592c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730135730912 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730135730913 2024.10.28 20:45:30)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code d281d680858582c1d1d4cb8882d487d4d6d1d0d4db)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730135730931 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730135730932 2024.10.28 20:45:30)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code e1b3ecb2b6b7b7f2e2e7f8bab8e7b7e6e3e2e3e7e8)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730135730949 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730135730950 2024.10.28 20:45:30)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code f1a2a2a0f2a3a6e7f9f6b7aaa2f2f2f7f8f7a7f6f3)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730135730979 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730135730980 2024.10.28 20:45:30)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 10431016154717064140014a451614161517121616)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730135730988 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730135730989 2024.10.28 20:45:30)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 1043421719464c031017094a151619171813121619)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730135730998 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730135730999 2024.10.28 20:45:30)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 20737324767670332170397a242676272423212629)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 1866          1730135731019 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730135731020 2024.10.28 20:45:31)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 30633034356737266160216a653634363537323334)
	(_ent
		(_time 1730101803876)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 2 )
		(_inst gxori 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst gfulladderi 0 72(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(sum(_object 0)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 2 0 70(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1225          1730135731043 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731044 2024.10.28 20:45:31)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 4f1c4f4c1c1848591e1d5e151a494b494a484d4a19)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730135731047 2024.10.28 20:45:31)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 4f1d4d4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730135731066 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731067 2024.10.28 20:45:31)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 5e0d595d5e090e4d5e5f470759595a585c585f580b)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730135731070 2024.10.28 20:45:31)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 5e0c5c5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 805           1730135731081 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731082 2024.10.28 20:45:31)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 6e3d3d6e6d383e7d6d6a773769696a686c683b6838)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730135731088 2024.10.28 20:45:31)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 7e2c7c7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730135731102 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731103 2024.10.28 20:45:31)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 8ddedf83d0dbd19e8d8e94d48a8a898b8f8bd98b84)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730135731106 2024.10.28 20:45:31)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 8ddf8f83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1098          1730135731111 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731112 2024.10.28 20:45:31)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 8ddedd82dbdfda9b86d9cbd6d88b8f8bdb8a8f8e8e)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730135731115 2024.10.28 20:45:31)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 9dcf9f92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730135731128 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731129 2024.10.28 20:45:31)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 9dcf93929fcbcb8e9d9d84c49a9a999b9f9a959bcb)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730135731132 2024.10.28 20:45:31)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 9dcf9f92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1466          1730135731147 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135731148 2024.10.28 20:45:31)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code bcefbce9eaebbbaaedeeade6e9bab8bab9bbbebfb8)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730135731154 2024.10.28 20:45:31)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code bceebee8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730135826593 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730135826594 2024.10.28 20:47:06)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 8a89d9848eddda99898c93d0da8cdf8c8e89888c83)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730135826608 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730135826609 2024.10.28 20:47:06)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 999bc396c6cfcf8a9a9f80c2c09fcf9e9b9a9b9f90)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730135826622 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730135826623 2024.10.28 20:47:06)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code a9aaadffa2fbfebfa1aeeff2faaaaaafa0afffaeab)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730135826644 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730135826645 2024.10.28 20:47:06)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code b9baedecb5eebeafe8e9a8e3ecbfbdbfbcbebbbfbf)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730135826653 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730135826654 2024.10.28 20:47:06)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code c8cbce9dc99e94dbc8cfd192cdcec1cfc0cbcacec1)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730135826659 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730135826660 2024.10.28 20:47:06)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code c8cbcf9d969e98dbc998d192ccce9ecfcccbc9cec1)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 1866          1730135826669 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730135826670 2024.10.28 20:47:06)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code d8db8c8bd58fdfce8988c9828ddedcdedddfdadbdc)
	(_ent
		(_time 1730135826667)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 2 )
		(_inst gxor2i 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst gfulladder 0 72(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(sum(_object 0)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 2 0 70(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1225          1730135826686 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826687 2024.10.28 20:47:06)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code e7e4b3b5e5b0e0f1b6b5f6bdb2e1e3e1e2e0e5e2b1)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730135826690 2024.10.28 20:47:06)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code e7e5b1b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730135826705 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826706 2024.10.28 20:47:06)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code f7f4a4a7a5a0a7e4f7f6eeaef0f0f3f1f5f1f6f1a2)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730135826709 2024.10.28 20:47:06)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code f7f5a1a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 805           1730135826726 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826727 2024.10.28 20:47:06)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 070401015651571404031e5e000003010501520151)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730135826730 2024.10.28 20:47:06)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 07055001055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730135826743 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826744 2024.10.28 20:47:06)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 2625212229707a3526253f7f21212220242072202f)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730135826747 2024.10.28 20:47:06)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 26247122257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1098          1730135826752 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826753 2024.10.28 20:47:06)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 26252323227471302d72607d732024207021242525)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730135826756 2024.10.28 20:47:06)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 26247122257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730135826770 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826771 2024.10.28 20:47:06)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 36346d336660602536362f6f3131323034313e3060)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730135826774 2024.10.28 20:47:06)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 45471247451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1567          1730135826785 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135826786 2024.10.28 20:47:06)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 45461046451242531417541f104341434042474641)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((cout)(cout))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)(2)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027)
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 504 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730135826789 2024.10.28 20:47:06)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 45471247451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((cout)(cout))
					((sum)(sum))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 834           1730135958034 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135958035 2024.10.28 20:49:18)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code f7f4f1a7a6a1a7e4f4f3eeaef0f0f3f1f5f1a2f1a1)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((i0)(_string \"1"\)))(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730135958041 2024.10.28 20:49:18)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 07055701055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 581           1730135968093 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730135968094 2024.10.28 20:49:28)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 464817441610165547165f1c42401041424547404f)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000056 55 834           1730135968355 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730135968356 2024.10.28 20:49:28)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 4f411f4d4f191f5c4c4b561648484b494d491a4919)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((i0)(_string \"1"\)))(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730135968359 2024.10.28 20:49:28)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 4f404e4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1562          1730136010865 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136010866 2024.10.28 20:50:10)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 535707515504544502014209065557555654515057)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((cout)(cout))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((cin)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 504 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730136010874 2024.10.28 20:50:10)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6366356365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((cout)(cout))
					((sum)(sum))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 1866          1730136018208 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730136018209 2024.10.28 20:50:18)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 03010d040554041552531259560507050604010007)
	(_ent
		(_time 1730135826666)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 2 )
		(_inst gxor2i 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst gfulladder 0 72(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(sum(_object 0)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 2 0 70(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1562          1730136018474 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136018475 2024.10.28 20:50:18)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 1c1e131a4a4b1b0a4d4e0d46491a181a191b1e1f18)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((cout)(cout))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((cin)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 504 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730136018478 2024.10.28 20:50:18)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 1c1f111b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((cout)(cout))
					((sum)(sum))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1562          1730136031201 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136031202 2024.10.28 20:50:31)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code cbca9c9f9c9cccdd9a99da919ecdcfcdceccc9c8cf)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((cout)(cout))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((cin)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 504 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730136031205 2024.10.28 20:50:31)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code cbcb9e9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((cout)(cout))
					((sum)(sum))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1562          1730136050757 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136050758 2024.10.28 20:50:50)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 26732723257121307774377c732022202321242522)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((cout)(cout))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((cin)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 504 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730136050761 2024.10.28 20:50:50)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 26722522257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((cout)(cout))
					((sum)(sum))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 1866          1730136062203 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730136062204 2024.10.28 20:51:02)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code e3b3e6b1e5b4e4f5b2b3f2b9b6e5e7e5e6e4e1e0e7)
	(_ent
		(_time 1730135826666)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 70(_for 2 )
		(_inst gxor2i 0 71(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst gfulladder 0 72(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(sum(_object 0)))
				((cout)(c(_index 0)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 2 0 70(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 70(_scalar (_to i 0 i 3))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1562          1730136062459 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136062460 2024.10.28 20:51:02)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code edbdefbfbcbaeafbbcbffcb7b8ebe9ebe8eaefeee9)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_ent . fulladder4i)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((cout)(cout))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((cin)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 504 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730136062463 2024.10.28 20:51:02)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code edbcedbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((cout)(cout))
					((sum)(sum))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2433          1730136895138 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730136895139 2024.10.28 21:04:55)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 8dda8282dcda8a9bdcdd9cd7d88b898b888a8f8e89)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730136916953 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730136916954 2024.10.28 21:05:16)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code c1919594959691d2c2c7d89b91c794c7c5c2c3c7c8)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730136916970 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730136916971 2024.10.28 21:05:16)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code d1808c83868787c2d2d7c88a88d787d6d3d2d3d7d8)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730136916987 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730136916988 2024.10.28 21:05:16)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code e0b0e3b2e2b2b7f6e8e7a6bbb3e3e3e6e9e6b6e7e2)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730136917010 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730136917011 2024.10.28 21:05:17)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 00505007055707165150115a550604060507020606)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730136917019 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730136917020 2024.10.28 21:05:17)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 0050020609565c130007195a050609070803020609)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730136917025 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730136917026 2024.10.28 21:05:17)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 0f5f0c090f595f1c0e5f16550b0959080b0c0e0906)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2433          1730136917035 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730136917036 2024.10.28 21:05:17)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0f5f5f085c5808195e5f1e555a090b090a080d0c0b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1225          1730136917041 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917042 2024.10.28 21:05:17)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 1f4f4f194c4818094e4d0e454a191b191a181d1a49)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730136917045 2024.10.28 21:05:17)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 1f4e4d184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730136917053 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917054 2024.10.28 21:05:17)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 2e7e792a2e797e3d2e2f377729292a282c282f287b)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730136917057 2024.10.28 21:05:17)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 2e7f7c2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 834           1730136917073 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917074 2024.10.28 21:05:17)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 3e6e3d3b3d686e2d3d3a276739393a383c386b3868)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((i0)(_string \"1"\)))(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730136917077 2024.10.28 21:05:17)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 3e6f6c3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730136917087 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917088 2024.10.28 21:05:17)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 4e1e4c4c1218125d4e4d571749494a484c481a4847)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730136917091 2024.10.28 21:05:17)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 4e1f1c4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1098          1730136917096 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917097 2024.10.28 21:05:17)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 4e1e4e4d191c1958451a08151b484c4818494c4d4d)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730136917100 2024.10.28 21:05:17)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 4e1f1c4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730136917110 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917111 2024.10.28 21:05:17)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 5d0c035e5f0b0b4e5d5d44045a5a595b5f5a555b0b)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730136917115 2024.10.28 21:05:17)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 6d3c3f6d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1553          1730136917136 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730136917137 2024.10.28 21:05:17)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 7d2d2d7d2c2a7a6b2c2f6c27287b797b787a7f7e79)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int cin -1 0 13(_ent (_in))))
				(_port(_int cout -1 0 14(_ent (_out))))
				(_port(_int x 0 0 15(_ent (_in))))
				(_port(_int y 0 0 16(_ent (_in))))
				(_port(_int sum 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((cin)(cin))
			((cout)(cout))
			((x)(x))
			((y)(y))
			((sum)(sum))
		)
		(_use(_implicit)
			(_port
				((cin)(cin))
				((cout)(cout))
				((x)(x))
				((y)(y))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int cin -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 22(_arch(_uni))))
		(_sig(_int y 1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int sum 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((cin)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000046 55 585           1730137076943 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730137076944 2024.10.28 21:07:56)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code c1c19694959691d2c2c7d89b91c794c7c5c2c3c7c8)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730137076963 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730137076964 2024.10.28 21:07:56)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code d1d08f83868787c2d2d7c88a88d787d6d3d2d3d7d8)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730137076977 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730137076978 2024.10.28 21:07:56)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code e0e0e0b2e2b2b7f6e8e7a6bbb3e3e3e6e9e6b6e7e2)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730137077002 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730137077003 2024.10.28 21:07:57)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code f0f0a0a1f5a7f7e6a1a0e1aaa5f6f4f6f5f7f2f6f6)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730137077011 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730137077012 2024.10.28 21:07:57)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 0001540609565c130007195a050609070803020609)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730137077017 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730137077018 2024.10.28 21:07:57)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 00015506565650130150195a040656070403010609)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2433          1730137077027 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730137077028 2024.10.28 21:07:57)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0f0e09085c5808195e5f1e555a090b090a080d0c0b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1225          1730137077033 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077034 2024.10.28 21:07:57)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 0f0e09085c5808195e5d1e555a090b090a080d0a59)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730137077037 2024.10.28 21:07:57)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 0f0f0b095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730137077043 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077044 2024.10.28 21:07:57)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 1f1e1e181c484f0c1f1e064618181b191d191e194a)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730137077047 2024.10.28 21:07:57)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 1f1f1b184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 834           1730137077061 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077062 2024.10.28 21:07:57)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 2e2f7b2a2d787e3d2d2a377729292a282c287b2878)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((i0)(_string \"1"\)))(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730137077065 2024.10.28 21:07:57)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 2e2e2a2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 793           1730137077076 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077077 2024.10.28 21:07:57)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 3e3f6a3b6268622d3e3d276739393a383c386a3837)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730137077080 2024.10.28 21:07:57)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code 3e3e3a3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1098          1730137077085 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077086 2024.10.28 21:07:57)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 3e3f683a696c6928356a78656b383c3868393c3d3d)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730137077089 2024.10.28 21:07:57)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code 4e4e4a4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 954           1730137077096 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077097 2024.10.28 21:07:57)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 4e4e464c4d18185d4e4e571749494a484c49464818)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730137077100 2024.10.28 21:07:57)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 5d5d595e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1453          1730137077116 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137077117 2024.10.28 21:07:57)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6d6c6b6c3c3a6a7b3c3f7c37386b696b686a6f6e69)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730137077126 2024.10.28 21:07:57)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6d6d696d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2433          1730137089379 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730137089380 2024.10.28 21:08:09)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 47104144451040511617561d124143414240454443)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1453          1730137089662 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137089663 2024.10.28 21:08:09)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 70277770752777662122612a257674767577727374)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730137089666 2024.10.28 21:08:09)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 70267571752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2441          1730137234057 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730137234058 2024.10.28 21:10:34)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 76247576752171602726672c237072707371747572)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1453          1730137238633 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137238634 2024.10.28 21:10:38)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 590a585b550e5e4f080b48030c5f5d5f5c5e5b5a5d)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730137238637 2024.10.28 21:10:38)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 590b5a5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2441          1730137251587 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730137251588 2024.10.28 21:10:51)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code f2f5fda3f5a5f5e4a3a2e3a8a7f4f6f4f7f5f0f1f6)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1453          1730137251839 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137251840 2024.10.28 21:10:51)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code ecebbbbebabbebfabdbefdb6b9eae8eae9ebeeefe8)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730137251846 2024.10.28 21:10:51)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code eceab9bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1467          1730137383835 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137383836 2024.10.28 21:13:03)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 8c8bdf83dadb8b9addde9dd6d98a888a898b8e8f88)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730137383842 2024.10.28 21:13:03)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 8c8add82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2441          1730137391721 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730137391722 2024.10.28 21:13:11)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 4f4a1d4c1c1848591e1f5e151a494b494a484d4c4b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730137391980 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730137391981 2024.10.28 21:13:11)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 585d0b5a550f5f4e090a49020d5e5c5e5d5f5a5b5c)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730137391984 2024.10.28 21:13:11)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 585c095b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2441          1730704409110 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730704409111 2024.11.04 10:43:29)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 14171312154313024544054e411210121113161710)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730704409197 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730704409198 2024.11.04 10:43:29)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 727175727525756423206328277476747775707176)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730704409205 2024.11.04 10:43:29)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 7270777375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 725           1730704903774 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730704903775 2024.11.04 10:51:43)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 5507555755025242505f410f065301525053065251)
	(_ent
		(_time 1730704903769)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730705242765 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730705242766 2024.11.04 10:57:22)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 8d8b85838cdadd9e8e8b94d7dd8bd88b898e8f8b84)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730705242809 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730705242810 2024.11.04 10:57:22)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code bcbbbde8b9eaeaafbfbaa5e7e5baeabbbebfbebab5)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730705242844 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730705242845 2024.11.04 10:57:22)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code dbdd84888b898ccdd3dc9d8088d8d8ddd2dd8ddcd9)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730705242904 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730705242905 2024.11.04 10:57:22)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 191f4e1f154e1e0f484908434c1f1d1f1c1e1b1f1f)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730705242940 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730705242941 2024.11.04 10:57:22)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 393f3c3c396f652a393e20633c3f303e313a3b3f30)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730705242960 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730705242961 2024.11.04 10:57:22)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 484e4c4a161e185b491851124c4e1e4f4c4b494e41)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2441          1730705243027 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705243028 2024.11.04 10:57:23)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 8781d08885d08091d6d796ddd28183818280858483)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730705243061 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730705243062 2024.11.04 10:57:23)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code b6b0b3e3b5e1b1a1b3bca2ece5b0e2b1b3b0e5b1b2)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1225          1730705243099 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243100 2024.11.04 10:57:23)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code d5d38286d582d2c38487c48f80d3d1d3d0d2d7d083)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730705243120 2024.11.04 10:57:23)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code f4f3a1a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 954           1730705243177 TB_ARCHITECTURE
(_unit VHDL(and2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243178 2024.11.04 10:57:23)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 232570277574733023223a7a242427252125222576)
	(_ent
		(_time 1730044085231)
	)
	(_comp
		(and2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . and2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000038 55 366 0 testbench_for_and2i
(_configuration VHDL (testbench_for_and2i 0 42 (and2i_tb))
	(_version vef)
	(_time 1730705243193 2024.11.04 10:57:23)
	(_source(\../src/TestBench/and2i_TB.vhd\))
	(_parameters tan)
	(_code 3334653635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and2i and2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 834           1730705243236 TB_ARCHITECTURE
(_unit VHDL(not1i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243237 2024.11.04 10:57:23)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 616766613637317262657838666665676367346737)
	(_ent
		(_time 1730045203874)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int q -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp not1i)
		(_port
			((i0)(i0))
			((q)(q))
		)
		(_use(_ent . not1i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 18(_arch(_uni))))
		(_sig(_int q -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((i0)(_string \"1"\)))(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000038 55 366 0 testbench_for_not1i
(_configuration VHDL (testbench_for_not1i 0 37 (not1i_tb))
	(_version vef)
	(_time 1730705243246 2024.11.04 10:57:23)
	(_source(\../src/TestBench/not1i_TB.vhd\))
	(_parameters tan)
	(_code 71762770752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . not1i not1i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 793           1730705243307 TB_ARCHITECTURE
(_unit VHDL(mix2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243308 2024.11.04 10:57:23)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code a0a6a6f7a9f6fcb3a0a3b9f9a7a7a4a6a2a6f4a6a9)
	(_ent
		(_time 1730045245710)
	)
	(_comp
		(mix2i
			(_object
				(_port(_int a -1 0 13(_ent (_in))))
				(_port(_int b -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp mix2i)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . mix2i)
		)
	)
	(_object
		(_sig(_int a -1 0 19(_arch(_uni))))
		(_sig(_int b -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000038 55 366 0 testbench_for_mix2i
(_configuration VHDL (testbench_for_mix2i 0 40 (mix2i_tb))
	(_version vef)
	(_time 1730705243317 2024.11.04 10:57:23)
	(_source(\../src/TestBench/mix2i_TB.vhd\))
	(_parameters tan)
	(_code b0b7e6e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mix2i mix2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1098          1730705243339 TB_ARCHITECTURE
(_unit VHDL(or3i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243340 2024.11.04 10:57:23)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code cfc9cb9b9b9d98d9c49b89949ac9cdc999c8cdcccc)
	(_ent
		(_time 1730045245755)
	)
	(_comp
		(or3i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int i2 -1 0 15(_ent (_in))))
				(_port(_int q -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp or3i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 20(_arch(_uni))))
		(_sig(_int i1 -1 0 21(_arch(_uni))))
		(_sig(_int i2 -1 0 22(_arch(_uni))))
		(_sig(_int q -1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(0)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(1)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 361 0 testbench_for_or3i
(_configuration VHDL (testbench_for_or3i 0 45 (or3i_tb))
	(_version vef)
	(_time 1730705243356 2024.11.04 10:57:23)
	(_source(\../src/TestBench/or3i_TB.vhd\))
	(_parameters tan)
	(_code ded9888c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . or3i or3i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 954           1730705243412 TB_ARCHITECTURE
(_unit VHDL(xor2i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243413 2024.11.04 10:57:23)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 0d0a560b0f5b5b1e0d0d14540a0a090b0f0a050b5b)
	(_ent
		(_time 1730045245799)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 13(_ent (_in))))
				(_port(_int i1 -1 0 14(_ent (_in))))
				(_port(_int q -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp xor2i)
		(_port
			((i0)(i0))
			((i1)(i1))
			((q)(q))
		)
		(_use(_ent . xor2i)
		)
	)
	(_object
		(_sig(_int i0 -1 0 19(_arch(_uni))))
		(_sig(_int i1 -1 0 20(_arch(_uni))))
		(_sig(_int q -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000038 55 366 0 testbench_for_xor2i
(_configuration VHDL (testbench_for_xor2i 0 41 (xor2i_tb))
	(_version vef)
	(_time 1730705243426 2024.11.04 10:57:23)
	(_source(\../src/TestBench/xor2i_TB.vhd\))
	(_parameters tan)
	(_code 1d1a4a1a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . xor2i xor2i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1467          1730705243479 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705243480 2024.11.04 10:57:23)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 5b5d0e590c0c5c4d0a094a010e5d5f5d5e5c59585f)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730705243491 2024.11.04 10:57:23)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 5b5c0c580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 725           1730705252231 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730705252232 2024.11.04 10:57:32)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 898d888685de8e9e8c839dd3da8fdd8e8c8fda8e8d)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 2441          1730705306952 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705306953 2024.11.04 10:58:26)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 484e4a4b451f4f5e191859121d4e4c4e4d4f4a4b4c)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 2441          1730705348256 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705348257 2024.11.04 10:59:08)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 99ce9a9795ce9e8fc8c988c3cc9f9d9f9c9e9b9a9d)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730705397214 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730705397215 2024.11.04 10:59:57)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code d2d2d780858582c1d1d4cb8882d487d4d6d1d0d4db)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730705397230 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730705397231 2024.11.04 10:59:57)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code f1f0fda1a6a7a7e2f2f7e8aaa8f7a7f6f3f2f3f7f8)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730705397247 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730705397248 2024.11.04 10:59:57)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 01015206025356170906475a520202070807570603)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730705397265 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730705397266 2024.11.04 10:59:57)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 11111217154616074041004b441715171416131717)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730705397280 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730705397281 2024.11.04 10:59:57)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 2020712429767c332027397a252629272823222629)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730705397294 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730705397295 2024.11.04 10:59:57)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 30306035666660233160296a343666373433313639)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2441          1730705397332 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705397333 2024.11.04 10:59:57)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 4f4f4c4c1c1848591e1f5e151a494b494a484d4c4b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730705397360 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730705397361 2024.11.04 10:59:57)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 6e6e3f6f3e3969796b647a343d683a696b683d696a)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730705474947 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730705474948 2024.11.04 11:01:14)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 79767c78252e296a7a7f6023297f2c7f7d7a7b7f70)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730705474971 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730705474972 2024.11.04 11:01:14)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 98969497c6cece8b9b9e81c3c19ece9f9a9b9a9e91)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730705474985 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730705474986 2024.11.04 11:01:14)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code a7a8f5f1a2f5f0b1afa0e1fcf4a4a4a1aea1f1a0a5)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730705475001 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730705475002 2024.11.04 11:01:14)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code b7b8b5e2b5e0b0a1e6e7a6ede2b1b3b1b2b0b5b1b1)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730705475007 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730705475008 2024.11.04 11:01:14)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code b7b8e7e3b9e1eba4b7b0aeedb2b1beb0bfb4b5b1be)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730705475013 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730705475014 2024.11.04 11:01:14)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code b7b8e6e3e6e1e7a4b6e7aeedb3b1e1b0b3b4b6b1be)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2441          1730705475031 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705475032 2024.11.04 11:01:15)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code d6d9d485d581d1c08786c78c83d0d2d0d3d1d4d5d2)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730705475037 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730705475038 2024.11.04 11:01:15)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code d6d98685d581d1c1d3dcc28c85d082d1d3d085d1d2)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730705475095 2024.11.04 11:01:15)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 151b1412154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730705500074 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730705500075 2024.11.04 11:01:40)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code adfdaafaacfafdbeaeabb4f7fdabf8aba9aeafaba4)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730705500092 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730705500093 2024.11.04 11:01:40)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code bdecb3e9bfebebaebebba4e6e4bbebbabfbebfbbb4)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730705500109 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730705500110 2024.11.04 11:01:40)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code bdedede8ebefeaabb5bafbe6eebebebbb4bbebbabf)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730705500134 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730705500135 2024.11.04 11:01:40)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code dc8cdc8f8a8bdbca8d8ccd8689dad8dad9dbdedada)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730705500149 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730705500150 2024.11.04 11:01:40)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code fbaba9aba0ada7e8fbfce2a1fefdf2fcf3f8f9fdf2)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730705500162 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730705500163 2024.11.04 11:01:40)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code fbaba8abffadabe8faabe2a1fffdadfcfff8fafdf2)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2441          1730705500187 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705500188 2024.11.04 11:01:40)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0b5b0a0c5c5c0c1d5a5b1a515e0d0f0d0e0c09080f)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730705500193 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730705500194 2024.11.04 11:01:40)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 1b4b481d4c4c1c0c1e110f41481d4f1c1e1d481c1f)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730705500217 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705500218 2024.11.04 11:01:40)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 3a6a3b3e6e6d3d2c6b682b606f3c3e3c3f3d38393e)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730705500238 2024.11.04 11:01:40)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 49184a4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2441          1730705507204 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705507205 2024.11.04 11:01:47)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 8285868d85d58594d3d293d8d78486848785808186)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730705507396 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705507397 2024.11.04 11:01:47)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 3e393b3a6e6939286f6c2f646b383a383b393c3d3a)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730705507400 2024.11.04 11:01:47)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 4d4b4a4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730705800008 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730705800009 2024.11.04 11:06:40)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 3f316f3a3c686f2c3c3926656f396a393b3c3d3936)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730705800038 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730705800039 2024.11.04 11:06:40)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 5e51075d5d08084d5d584705075808595c5d5c5857)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730705800059 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730705800060 2024.11.04 11:06:40)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 6e60696f393c3978666928353d6d6d68676838696c)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730705800096 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730705800097 2024.11.04 11:06:40)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 9d93ca93ccca9a8bcccd8cc7c89b999b989a9f9b9b)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730705800103 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730705800104 2024.11.04 11:06:40)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 9d939892c0cbc18e9d9a84c7989b949a959e9f9b94)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730705800109 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730705800110 2024.11.04 11:06:40)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code aca2a8fba9fafcbfadfcb5f6a8aafaaba8afadaaa5)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2572          1730705800136 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705800137 2024.11.04 11:06:40)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code ccc29b989a9bcbda9d9cdd9699cac8cac9cbcecfc8)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000047 55 725           1730705800181 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730705800182 2024.11.04 11:06:40)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code ebe5eeb9bcbcecfceee1ffb1b8edbfeceeedb8ecef)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730705800187 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705800188 2024.11.04 11:06:40)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code fbf5acaaacacfcedaaa9eaa1aefdfffdfefcf9f8ff)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730705800192 2024.11.04 11:06:40)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code fbf4aeabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2572          1730705922233 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730705922234 2024.11.04 11:08:42)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code b9b9b8ecb5eebeafe8e9a8e3ecbfbdbfbcbebbbabd)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000056 55 1467          1730705922541 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730705922542 2024.11.04 11:08:42)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code f2f2fca3f5a5f5e4a3a0e3a8a7f4f6f4f7f5f0f1f6)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730705922545 2024.11.04 11:08:42)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code f2f3fea2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730706022828 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730706022829 2024.11.04 11:10:22)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code abfbaafcacfcfbb8a8adb2f1fbadfeadafa8a9ada2)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730706022854 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730706022855 2024.11.04 11:10:22)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code ca9bc29fcd9c9cd9c9ccd39193cc9ccdc8c9c8ccc3)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730706022881 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730706022882 2024.11.04 11:10:22)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code da8a8c8989888dccd2dd9c8189d9d9dcd3dc8cddd8)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730706022908 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730706022909 2024.11.04 11:10:22)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code f9a9ffa8f5aefeefa8a9e8a3acfffdfffcfefbffff)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730706022914 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730706022915 2024.11.04 11:10:22)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code f9a9ada9f9afa5eaf9fee0a3fcfff0fef1fafbfff0)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730706022920 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730706022921 2024.11.04 11:10:22)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 09595d0f565f591a085910530d0f5f0e0d0a080f00)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2572          1730706022954 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730706022955 2024.11.04 11:10:22)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 28782f2d257f2f3e797839727d2e2c2e2d2f2a2b2c)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(c(0)))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 1 -1)
)
I 000047 55 725           1730706022975 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730706022976 2024.11.04 11:10:22)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 38686d3c356f3f2f3d322c626b3e6c3f3d3e6b3f3c)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730706022989 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706022990 2024.11.04 11:10:22)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 47174044451040511615561d124143414240454443)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730706023001 2024.11.04 11:10:22)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 57065254550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730706119882 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730706119883 2024.11.04 11:11:59)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code c2c29197959592d1c1c4db9892c497c4c6c1c0c4cb)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730706119910 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730706119911 2024.11.04 11:11:59)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code e1e0bbb2b6b7b7f2e2e7f8bab8e7b7e6e3e2e3e7e8)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730706119946 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730706119947 2024.11.04 11:11:59)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 01010406025356170906475a520202070807570603)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730706119968 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730706119969 2024.11.04 11:11:59)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 20207525257727367170317a752624262527222626)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730706119980 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730706119981 2024.11.04 11:11:59)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 2f2f282b7079733c2f2836752a292628272c2d2926)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730706119986 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730706119987 2024.11.04 11:11:59)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 2f2f292b2f797f3c2e7f36752b2979282b2c2e2926)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2440          1730706120024 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730706120025 2024.11.04 11:12:00)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 4f4f1a4c1c1848591e1f5e151a494b494a484d4c4b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(cin))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730706120037 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730706120038 2024.11.04 11:12:00)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 5e5e595c0e0959495b544a040d580a595b580d595a)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730706120043 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706120044 2024.11.04 11:12:00)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6e6e3b6f3e3969783f3c7f343b686a686b696c6d6a)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730706120047 2024.11.04 11:12:00)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6e6f396e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730706145491 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730706145492 2024.11.04 11:12:25)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code cb9e9c9ecc9c9bd8c8cdd2919bcd9ecdcfc8c9cdc2)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730706145506 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730706145507 2024.11.04 11:12:25)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code db8f8589df8d8dc8d8ddc28082dd8ddcd9d8d9ddd2)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730706145530 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730706145531 2024.11.04 11:12:25)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code faaffaaba9a8adecf2fdbca1a9f9f9fcf3fcacfdf8)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730706145552 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730706145553 2024.11.04 11:12:25)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 0a580c0d5e5d0d1c5b5a1b505f0c0e0c0f0d080c0c)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730706145574 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730706145575 2024.11.04 11:12:25)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 297b7d2d297f753a292e30732c2f202e212a2b2f20)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730706145580 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730706145581 2024.11.04 11:12:25)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 297b7c2d767f793a287930732d2f7f2e2d2a282f20)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2440          1730706145594 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730706145595 2024.11.04 11:12:25)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 396b3f3d356e3e2f686928636c3f3d3f3c3e3b3a3d)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(cin))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730706145617 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730706145618 2024.11.04 11:12:25)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 481a1c4b451f4f5f4d425c121b4e1c4f4d4e1b4f4c)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730706145629 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706145630 2024.11.04 11:12:25)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 580a5e5a550f5f4e090a49020d5e5c5e5d5f5a5b5c)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730706145639 2024.11.04 11:12:25)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 683b6c68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2440          1730706155537 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730706155538 2024.11.04 11:12:35)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0a5a0b0d5e5d0d1c5b5a1b505f0c0e0c0f0d08090e)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(cin))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730706155774 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706155775 2024.11.04 11:12:35)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code f5a5f4a4f5a2f2e3a4a7e4afa0f3f1f3f0f2f7f6f1)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730706155778 2024.11.04 11:12:35)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code f5a4f6a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730706344710 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730706344711 2024.11.04 11:15:44)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code feacf6aefea9aeedfdf8e7a4aef8abf8fafdfcf8f7)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730706344730 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730706344731 2024.11.04 11:15:44)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 1d4e441a1f4b4b0e1e1b0446441b4b1a1f1e1f1b14)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730706344752 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730706344753 2024.11.04 11:15:44)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 2d7f2a287b7f7a3b252a6b767e2e2e2b242b7b2a2f)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730706344781 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730706344782 2024.11.04 11:15:44)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 4c1e1b4f1a1b4b5a1d1c5d16194a484a494b4e4a4a)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730706344792 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730706344793 2024.11.04 11:15:44)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 5c0e595f060a004f5c5b4506595a555b545f5e5a55)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730706344798 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730706344799 2024.11.04 11:15:44)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 5c0e585f590a0c4f5d0c4506585a0a5b585f5d5a55)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2440          1730706344825 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730706344826 2024.11.04 11:15:44)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 6c3e3b6d3a3b6b7a3d3c7d36396a686a696b6e6f68)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(cin))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 725           1730706344836 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730706344837 2024.11.04 11:15:44)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 7b297e7b2c2c7c6c7e716f21287d2f7c7e7d287c7f)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730706344842 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706344843 2024.11.04 11:15:44)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 7b292c7b2c2c7c6d2a296a212e7d7f7d7e7c79787f)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730706344855 2024.11.04 11:15:44)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 8bd8de85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2440          1730706358213 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730706358214 2024.11.04 11:15:58)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code babce9efeeedbdacebeaabe0efbcbebcbfbdb8b9be)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst u1 0 62(_comp xor2i)
		(_port
			((i0)(y(0)))
			((i1)(cin))
			((q)(sig(0)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 63(_comp xor2i)
		(_port
			((i0)(y(1)))
			((i1)(cin))
			((q)(sig(1)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 64(_comp xor2i)
		(_port
			((i0)(y(2)))
			((i1)(cin))
			((q)(sig(2)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u4 0 65(_comp xor2i)
		(_port
			((i0)(y(3)))
			((i1)(cin))
			((q)(sig(3)))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u5 0 66(_comp fulladder)
		(_port
			((x)(x(0)))
			((y)(sig(0)))
			((cin)(cin))
			((s)(s(0)))
			((cout)(c(1)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u6 0 67(_comp fulladder)
		(_port
			((x)(x(1)))
			((y)(sig(1)))
			((cin)(c(1)))
			((s)(s(1)))
			((cout)(c(2)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u7 0 68(_comp fulladder)
		(_port
			((x)(x(2)))
			((y)(sig(2)))
			((cin)(c(2)))
			((s)(s(2)))
			((cout)(c(3)))
		)
		(_use(_ent . fulladder)
		)
	)
	(_inst u8 0 69(_comp fulladder)
		(_port
			((x)(x(3)))
			((y)(sig(3)))
			((cin)(c(3)))
			((s)(s(3)))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_sig(_int c 1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730706358463 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706358464 2024.11.04 11:15:58)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code b4b2e4e1b5e3b3a2e5e6a5eee1b2b0b2b1b3b6b7b0)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33686019)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730706358467 2024.11.04 11:15:58)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code c4c39691c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1311          1730706575436 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706575437 2024.11.04 11:19:35)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 3d3e6d396c6a3a2b6c6f2c67683b393b383a3f386b)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((x)(_string \"0"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_alias((y)(_string \"1"\)))(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730706575446 2024.11.04 11:19:35)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 4d4f1f4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000050 55 2004          1730706583453 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730706583454 2024.11.04 11:19:43)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 9c9dcf92cacb9b8acdcc8dc6c99a989a999b9e9a9a)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1311          1730706583715 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706583716 2024.11.04 11:19:43)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code a6a7f6f0a5f1a1b0f7f4b7fcf3a0a2a0a3a1a4a3f0)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((x)(_string \"0"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_alias((y)(_string \"1"\)))(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730706583719 2024.11.04 11:19:43)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code a6a6f4f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1311          1730706615611 TB_ARCHITECTURE
(_unit VHDL(fulladder_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730706615612 2024.11.04 11:20:15)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 38686d3c356f3f2e696a29626d3e3c3e3d3f3a3d6e)
	(_ent
		(_time 1730044085194)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 13(_ent (_in))))
				(_port(_int y -1 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int s -1 0 16(_ent (_out))))
				(_port(_int cout -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((s)(s))
			((cout)(cout))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int x -1 0 21(_arch(_uni))))
		(_sig(_int y -1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int s -1 0 25(_arch(_uni))))
		(_sig(_int cout -1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((x)(_string \"1"\)))(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_alias((y)(_string \"1"\)))(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 386 0 testbench_for_fulladder
(_configuration VHDL (testbench_for_fulladder 0 48 (fulladder_tb))
	(_version vef)
	(_time 1730706615624 2024.11.04 11:20:15)
	(_source(\../src/TestBench/fulladder_TB.vhd\))
	(_parameters tan)
	(_code 48191f4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder fulladder
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730707445729 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730707445730 2024.11.04 11:34:05)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code e5b2e2b6b5b2b5f6e6e3fcbfb5e3b0e3e1e6e7e3ec)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 585           1730707445768 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730707445769 2024.11.04 11:34:05)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 05530a035653531606031c5e5c035302070607030c)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730707445792 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730707445793 2024.11.04 11:34:05)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 14434512124643021c13524f471717121d12421316)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730707445829 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730707445830 2024.11.04 11:34:05)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 431442404514445512135219164547454644414545)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730707445844 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730707445845 2024.11.04 11:34:05)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 5304005059050f4053544a0956555a545b5051555a)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730707445858 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730707445859 2024.11.04 11:34:05)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 623530623634327163327b3866643465666163646b)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1730707445900 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730707445901 2024.11.04 11:34:05)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 91c6909f95c69687c09e80cbc49795979496939295)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1730707445942 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730707445943 2024.11.04 11:34:05)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code b1e6e2e4b5e6b6a6b4bba5ebe2b7e5b6b4b7e2b6b5)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 585           1730707478416 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730707478417 2024.11.04 11:34:38)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 8581828bd5d2d59686839cdfd583d083818687838c)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
V 000046 55 585           1730707478432 xor2i
(_unit VHDL(xor2i 0 28(xor2i 0 38))
	(_version vef)
	(_time 1730707478433 2024.11.04 11:34:38)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 95909b9ac6c3c38696938ccecc93c392979697939c)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2i 1 -1)
)
I 000045 55 623           1730707478457 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730707478458 2024.11.04 11:34:38)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code b4b0e4e1b2e6e3a2bcb3f2efe7b7b7b2bdb2e2b3b6)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730707478487 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730707478488 2024.11.04 11:34:38)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code d3d7d380d584d4c58283c28986d5d7d5d6d4d1d5d5)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730707478493 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730707478494 2024.11.04 11:34:38)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code d3d78181d9858fc0d3d4ca89d6d5dad4dbd0d1d5da)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730707478499 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730707478500 2024.11.04 11:34:38)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code d3d78081868583c0d283ca89d7d585d4d7d0d2d5da)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1730707478523 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730707478524 2024.11.04 11:34:38)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code f3f7f3a2f5a4f4e5a2fce2a9a6f5f7f5f6f4f1f0f7)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1730707478551 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730707478552 2024.11.04 11:34:38)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 121641141545150517180648411446151714411516)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1189          1730707478559 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730707478560 2024.11.04 11:34:38)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 121613141545150443460348471416141715101116)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 46 (fulladder4i_tb))
	(_version vef)
	(_time 1730707478569 2024.11.04 11:34:38)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 2227212625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2159          1730707485560 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730707485561 2024.11.04 11:34:45)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 7a787e7a2e2d7d6c2b756b202f7c7e7c7f7d78797e)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000056 55 1189          1730707485839 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730707485840 2024.11.04 11:34:45)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 8381868c85d48495d2d792d9d68587858684818087)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 46 (fulladder4i_tb))
	(_version vef)
	(_time 1730707485843 2024.11.04 11:34:45)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9390949c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730707656453 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730707656454 2024.11.04 11:37:36)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 045650025553541707021d5e54025102000706020d)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1730707656469 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1730707656470 2024.11.04 11:37:36)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 144749134642420717120d4f4d124213161716121d)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1730707656518 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730707656519 2024.11.04 11:37:36)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 43114040421114554b440518104040454a45154441)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730707656573 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730707656574 2024.11.04 11:37:36)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 81d3d28e85d68697d0d190dbd48785878486838787)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730707656608 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730707656609 2024.11.04 11:37:36)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code a0f2a1f7a9f6fcb3a0a7b9faa5a6a9a7a8a3a2a6a9)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730707656642 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730707656643 2024.11.04 11:37:36)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code c092c095969690d3c190d99ac4c696c7c4c3c1c6c9)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1730707656697 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730707656698 2024.11.04 11:37:36)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code efbdbcbdbcb8e8f9bee0feb5bae9ebe9eae8edeceb)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1730707656730 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730707656731 2024.11.04 11:37:36)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 1d4f1f1b4c4a1a0a181709474e1b491a181b4e1a19)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1189          1730707656751 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730707656752 2024.11.04 11:37:36)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 2d7f7d287c7a2a3b7c793c77782b292b282a2f2e29)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 46 (fulladder4i_tb))
	(_version vef)
	(_time 1730707656760 2024.11.04 11:37:36)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 3d6e6f386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1730707732622 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1730707732623 2024.11.04 11:38:52)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 9096969fc5c7c083939689cac096c5969493929699)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1730707732639 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1730707732640 2024.11.04 11:38:52)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code a0a7aff7f6f6f6b3a3a6b9fbf9a6f6a7a2a3a2a6a9)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1730707732652 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1730707732653 2024.11.04 11:38:52)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code afa9fef9fbfdf8b9a7a8e9f4fcacaca9a6a9f9a8ad)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1730707732666 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1730707732667 2024.11.04 11:38:52)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code bfb9beeaece8b8a9eeefaee5eab9bbb9bab8bdb9b9)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1730707732674 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1730707732675 2024.11.04 11:38:52)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code bfb9ecebe0e9e3acbfb8a6e5bab9b6b8b7bcbdb9b6)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1730707732680 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1730707732681 2024.11.04 11:38:52)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code bfb9edebbfe9efacbeefa6e5bbb9e9b8bbbcbeb9b6)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1730707732699 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730707732700 2024.11.04 11:38:52)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code ded8df8d8e89d9c88fd1cf848bd8dad8dbd9dcddda)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1730707732738 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1730707732739 2024.11.04 11:38:52)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code fdfbaeacacaafaeaf8f7e9a7aefba9faf8fbaefaf9)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 1467          1730707732744 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730707732745 2024.11.04 11:38:52)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code fdfbfcacacaafaebacafeca7a8fbf9fbf8fafffef9)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730707732761 2024.11.04 11:38:52)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 1d1a111a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2159          1730707739107 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1730707739108 2024.11.04 11:38:59)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code e4e0e2b6e5b3e3f2b5ebf5beb1e2e0e2e1e3e6e7e0)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000056 55 1467          1730707739355 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1730707739356 2024.11.04 11:38:59)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code cfcbc89b9c98c8d99e9dde959ac9cbc9cac8cdcccb)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1730707739359 2024.11.04 11:38:59)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code dedbdb8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1731915597069 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1731915597070 2024.11.18 11:09:57)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 99969096c5cec98a9a9f80c3c99fcc9f9d9a9b9f90)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000046 55 710           1731915664351 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1731915664352 2024.11.18 11:11:04)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 6b653f6b3c3c3878626d7930386d6e6d6c68636d69)
	(_ent
		(_time 1731915664349)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 1 -1)
)
I 000046 55 1382          1731915736910 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1731915736911 2024.11.18 11:12:16)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code ce9b9d9b9e999dddc7cfdc959dc8cbc8c9cdc6c8cc)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000046 55 585           1731915839726 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1731915839727 2024.11.18 11:13:59)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 6a68386a6e3d3a79696c73303a6c3f6c6e69686c63)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1731915839763 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1731915839764 2024.11.18 11:13:59)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 999ac296c6cfcf8a9a9f80c2c09fcf9e9b9a9b9f90)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1731915839813 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1731915839814 2024.11.18 11:13:59)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code c8cacd9cc29a9fdec0cf8e939bcbcbcec1ce9ecfca)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1731915839886 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1731915839887 2024.11.18 11:13:59)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 16144410154111004746074c431012101311141010)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1731915839909 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1731915839910 2024.11.18 11:13:59)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 2624262229707a3526213f7c23202f212e2524202f)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1731915839928 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1731915839929 2024.11.18 11:13:59)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 353734306663652634652c6f31336332313634333c)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1731915839968 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1731915839969 2024.11.18 11:13:59)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 6466366565336372356b753e316260626163666760)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1731915840043 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1731915840044 2024.11.18 11:14:00)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code b2b0b2e7b5e5b5a5b7b8a6e8e1b4e6b5b7b4e1b5b6)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1731915840063 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1731915840064 2024.11.18 11:14:00)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code c2c19497c59591d1cbc3d09991c4c7c4c5c1cac4c0)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000056 55 1467          1731915840121 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731915840122 2024.11.18 11:14:00)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 00025307055707165152115a550604060507020304)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1731915840140 2024.11.18 11:14:00)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 10134117154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1101          1731915955794 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731915955795 2024.11.18 11:15:55)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code d8dedb8ad58f8bcbd2dbca81dfdfdcdedadfdadedd)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 40 (reg8b_tb))
	(_version vef)
	(_time 1731915955802 2024.11.18 11:15:55)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code e8eeedbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1731915974903 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731915974904 2024.11.18 11:16:14)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 7e7c2f7f2e292d6d747d6c2779797a787c797c787b)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1731916112629 2024.11.18 11:18:32)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 8484868a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1194          1731916133964 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731916133965 2024.11.18 11:18:53)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code d480df86d58387c7ded4c68dd3d3d0d2d6d3d6d2d1)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1731916133974 2024.11.18 11:18:53)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code e4b0e9b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1731916154106 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1731916154107 2024.11.18 11:19:14)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 8186888fd5d6d192828798dbd187d4878582838788)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1731916154140 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1731916154141 2024.11.18 11:19:14)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code a0a6a0f7f6f6f6b3a3a6b9fbf9a6f6a7a2a3a2a6a9)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1731916154170 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1731916154171 2024.11.18 11:19:14)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code bfb8e1eaebede8a9b7b8f9e4ecbcbcb9b6b9e9b8bd)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1731916154199 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1731916154200 2024.11.18 11:19:14)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code ded9d08d8e89d9c88f8ecf848bd8dad8dbd9dcd8d8)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1731916154205 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1731916154206 2024.11.18 11:19:14)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code ded9828c828882cdded9c784dbd8d7d9d6dddcd8d7)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1731916154211 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1731916154212 2024.11.18 11:19:14)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code ded9838cdd888ecddf8ec784dad888d9dadddfd8d7)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1731916154249 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1731916154250 2024.11.18 11:19:14)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0d0a020a5c5a0a1b5c021c57580b090b080a0f0e09)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1731916154277 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1731916154278 2024.11.18 11:19:14)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 2d2a70287c7a2a3a282739777e2b792a282b7e2a29)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1731916154293 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1731916154294 2024.11.18 11:19:14)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 3c3a37396a6b6f2f353d2e676f3a393a3b3f343a3e)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000056 55 1467          1731916154343 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731916154344 2024.11.18 11:19:14)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6b6c646a3c3c6c7d3a397a313e6d6f6d6e6c69686f)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1731916154347 2024.11.18 11:19:14)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6b6d666b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1194          1731916154398 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731916154399 2024.11.18 11:19:14)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 9a9c9195cecdc989909a88c39d9d9e9c989d989c9f)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1731916154414 2024.11.18 11:19:14)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code b9bfb4edb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 1382          1731916236117 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1731916236118 2024.11.18 11:20:36)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code e0e2eab3e5b7b3f3e9e1f2bbb3e6e5e6e7e3e8e6e2)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000056 55 1142          1731916290028 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731916290029 2024.11.18 11:21:30)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 73762372752420607973612a747477757174717576)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1731916290032 2024.11.18 11:21:30)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 7376257275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1194          1731916404819 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1731916404820 2024.11.18 11:23:24)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code d0828082d58783c3dad0c289d7d7d4d6d2d7d2d6d5)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1731916404823 2024.11.18 11:23:24)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code df8d898d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1732513150504 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732513150505 2024.11.25 09:09:10)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code b7b9bfe3e5e0e7a4b4b1aeede7b1e2b1b3b4b5b1be)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732513150581 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732513150582 2024.11.25 09:09:10)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code f5faf4a5a6a3a3e6f6f3ecaeacf3a3f2f7f6f7f3fc)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732513150645 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732513150646 2024.11.25 09:09:10)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 343a3330326663223c33726f673737323d32623336)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732513150722 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732513150723 2024.11.25 09:09:10)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 828cd58d85d58594d3d293d8d78486848785808484)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732513150758 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732513150759 2024.11.25 09:09:10)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code b1bfb4e5b9e7eda2b1b6a8ebb4b7b8b6b9b2b3b7b8)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732513150800 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732513150801 2024.11.25 09:09:10)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code e0eee4b3b6b6b0f3e1b0f9bae4e6b6e7e4e3e1e6e9)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732513150852 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732513150853 2024.11.25 09:09:10)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 0f015b085c5808195e001e555a090b090a080d0c0b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732513150951 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732513150952 2024.11.25 09:09:10)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 6c626a6d3a3b6b7b696678363f6a386b696a3f6b68)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732513150995 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732513150996 2024.11.25 09:09:10)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 9b94cb94ccccc888929a89c0c89d9e9d9c98939d99)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000048 55 273           1732513151079 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513151080 2024.11.25 09:09:11)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code e9e6bbbae1bebeffbbe6fbb3eeefbdeee9efe8efea)
	(_ent
		(_time 1732513151065)
	)
	(_use(std(standard)))
)
I 000056 55 1467          1732513151151 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732513151152 2024.11.25 09:09:11)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 38366d3c356f3f2e696a29626d3e3c3e3d3f3a3b3c)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732513151170 2024.11.25 09:09:11)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 47481045451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732513151238 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732513151239 2024.11.25 09:09:11)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 8689d78885d1d5958c8694df818182808481848083)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732513151255 2024.11.25 09:09:11)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 959ac29a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1732513188744 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732513188745 2024.11.25 09:09:48)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 11164616454641021217084b411744171512131718)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732513188762 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732513188763 2024.11.25 09:09:48)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 21277f25767777322227387a782777262322232728)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732513188801 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732513188802 2024.11.25 09:09:48)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 40474043421217564847061b134343464946164742)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732513188841 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732513188842 2024.11.25 09:09:48)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 6f683f6e3c3868793e3f7e353a696b696a686d6969)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732513188848 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732513188849 2024.11.25 09:09:48)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 6f686d6f3039337c6f6876356a696668676c6d6966)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732513188864 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732513188865 2024.11.25 09:09:48)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 7f787c7e7f292f6c7e2f66257b7929787b7c7e7976)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732513188890 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732513188891 2024.11.25 09:09:48)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 9e99ce90cec99988cf918fc4cb989a989b999c9d9a)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732513188919 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732513188920 2024.11.25 09:09:48)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code bdbabfe8eceabaaab8b7a9e7eebbe9bab8bbeebab9)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732513188925 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732513188926 2024.11.25 09:09:48)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code bdbbe9e9eceaeeaeb4bcafe6eebbb8bbbabeb5bbbf)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000048 55 273           1732513188945 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513188946 2024.11.25 09:09:48)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code dcda8a8e8e8b8bca8ed3ce86dbda88dbdcdadddadf)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000056 55 1467          1732513188971 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732513188972 2024.11.25 09:09:48)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code ecebbcbebabbebfabdbefdb6b9eae8eae9ebeeefe8)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732513188986 2024.11.25 09:09:48)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code fcfaaeacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732513189042 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732513189043 2024.11.25 09:09:49)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 3a3f383f6e6d6929303a28633d3d3e3c383d383c3f)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732513189056 2024.11.25 09:09:49)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 4a4f4e481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000048 55 273           1732513201612 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513201613 2024.11.25 09:10:01)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code 4d4f4c4f181a1a5b1f425f174a4b194a4d4b4c4b4e)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513214116 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513214117 2024.11.25 09:10:14)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code 212e232521767637732e337b262775262127202722)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513377753 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513377754 2024.11.25 09:12:57)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code 595e585a510e0e4f0b564b035e5f0d5e595f585f5a)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513427258 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513427259 2024.11.25 09:13:47)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code c591c790c19292d397cad79fc2c391c2c5c3c4c3c6)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513488014 packrom
(_unit VHDL(packrom 0 27(packrom 0 32))
	(_version vef)
	(_time 1732513488015 2024.11.25 09:14:48)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code 1346131411444405411c0149141547141315121510)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513510418 packrom
(_unit VHDL(packrom 0 27(packrom 0 39))
	(_version vef)
	(_time 1732513510419 2024.11.25 09:15:10)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code 999e9e9691cece8fcb968bc39e9fcd9e999f989f9a)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513578090 packrom
(_unit VHDL(packrom 0 27(packrom 0 39))
	(_version vef)
	(_time 1732513578091 2024.11.25 09:16:18)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code f1f6a7a1f1a6a6e7a3fee3abf6f7a5f6f1f7f0f7f2)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000048 55 273           1732513660483 packrom
(_unit VHDL(packrom 0 27(packrom 0 39))
	(_version vef)
	(_time 1732513660484 2024.11.25 09:17:40)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code c8cac99dc19f9fde9ac7da92cfce9ccfc8cec9cecb)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
V 000048 55 273           1732513678696 packrom
(_unit VHDL(packrom 0 27(packrom 0 39))
	(_version vef)
	(_time 1732513678697 2024.11.25 09:17:58)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code f2fcfaa2f1a5a5e4a0fde0a8f5f4a6f5f2f4f3f4f1)
	(_ent
		(_time 1732513151064)
	)
	(_use(std(standard)))
)
I 000046 55 585           1732513844886 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732513844887 2024.11.25 09:20:44)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 1e1a1d191e494e0d1d1807444e184b181a1d1c1817)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732513844906 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732513844907 2024.11.25 09:20:44)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 2e2b242a2d78783d2d283775772878292c2d2c2827)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732513844934 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732513844935 2024.11.25 09:20:44)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 4d49194e1b1f1a5b454a0b161e4e4e4b444b1b4a4f)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732513844963 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732513844964 2024.11.25 09:20:44)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 6c68686d3a3b6b7a3d3c7d36396a686a696b6e6a6a)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732513844969 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732513844970 2024.11.25 09:20:44)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 6c683a6c363a307f6c6b7536696a656b646f6e6a65)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732513844975 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732513844976 2024.11.25 09:20:44)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 6c683b6c693a3c7f6d3c7536686a3a6b686f6d6a65)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732513844991 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732513844992 2024.11.25 09:20:44)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 7c78787c2a2b7b6a2d736d26297a787a797b7e7f78)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732513845017 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732513845018 2024.11.25 09:20:45)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 9b9fcd95cccc9c8c9e918fc1c89dcf9c9e9dc89c9f)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732513845023 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732513845024 2024.11.25 09:20:45)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code abaeabfcfcfcf8b8a2aab9f0f8adaeadaca8a3ada9)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000056 55 1467          1732513845074 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732513845075 2024.11.25 09:20:45)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code d9dddd8ad58edecf888bc8838cdfdddfdcdedbdadd)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732513845083 2024.11.25 09:20:45)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code e9ecefbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732513845117 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732513845118 2024.11.25 09:20:45)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code f9fcf9a9f5aeaaeaf3f9eba0fefefdfffbfefbfffc)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732513845128 2024.11.25 09:20:45)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 080d0f0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000034 55 806 1732513906257 rom
(_unit VHDL(rom 0 27)
	(_version vef)
	(_time 1732513906258 2024.11.25 09:21:46)
	(_source(\../src/packrom.vhd\))
	(_parameters tan)
	(_code dddbde8fdf8addcadfd29b87d8dadfdb8bdb89dadf)
	(_object
		(_cnst(_int rom_length -1 0 28(_ent((i 8)))))
		(_cnst(_int word_length -1 0 29(_ent((i 8)))))
		(_type(_int rom_word 0 30(_array -2((_dto i 7 i 0)))))
		(_type(_int rom_table 0 31(_array 0((_to i 0 i 7)))))
		(_cnst(_int rom 1 0 32(_ent(((_string \"00000000"\))((_string \"00000010"\))((_string \"00000100"\))((_string \"00000110"\))((_string \"00001000"\))((_string \"10100000"\))((_string \"10100010"\))((_string \"10100100"\))))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1732514480624 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732514480625 2024.11.25 09:31:20)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 742670752523246777726d2e24722172707776727d)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732514480691 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732514480692 2024.11.25 09:31:20)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code b3e0bee7e6e5e5a0b0b5aae8eab5e5b4b1b0b1b5ba)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732514480760 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732514480761 2024.11.25 09:31:20)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 01535106025356170906475a520202070807570603)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732514480816 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732514480817 2024.11.25 09:31:20)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 30623034356737266160216a653634363537323636)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732514480833 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732514480834 2024.11.25 09:31:20)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 4f1d1d4d1019135c4f4856154a494648474c4d4946)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732514480852 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732514480853 2024.11.25 09:31:20)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 5f0d0c5c5f090f4c5e0f46055b5909585b5c5e5956)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732514480896 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732514480897 2024.11.25 09:31:20)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 8edc8e81ded98998df819fd4db888a888b898c8d8a)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732514480965 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732514480966 2024.11.25 09:31:20)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code cc9e9e989a9bcbdbc9c6d8969fca98cbc9ca9fcbc8)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732514481000 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732514481001 2024.11.25 09:31:20)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code ebb8efb8bcbcb8f8e2eaf9b0b8edeeedece8e3ede9)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000056 55 1467          1732514481143 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732514481144 2024.11.25 09:31:21)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 782a7978752f7f6e292a69222d7e7c7e7d7f7a7b7c)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732514481152 2024.11.25 09:31:21)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 88db8b8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732514481199 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732514481200 2024.11.25 09:31:21)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code b6e5b3e2b5e1e5a5bcb6a4efb1b1b2b0b4b1b4b0b3)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732514481209 2024.11.25 09:31:21)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code b6e5b5e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 874           1732514540294 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1732514540295 2024.11.25 09:32:20)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 8cd9db8289db8c9f8c899ed68b8ad88f8d8b8e8ada)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000046 55 585           1732514544892 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732514544893 2024.11.25 09:32:24)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 7e2c7f7f7e292e6d7d7867242e782b787a7d7c7877)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732514544917 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732514544918 2024.11.25 09:32:24)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 9dce95929fcbcb8e9e9b84c6c49bcb9a9f9e9f9b94)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732514544938 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732514544939 2024.11.25 09:32:24)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code adfffbfbfbfffabba5aaebf6feaeaeaba4abfbaaaf)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732514544970 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732514544971 2024.11.25 09:32:24)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code cc9eca989a9bcbda9d9cdd9699cac8cac9cbcecaca)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732514544984 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732514544985 2024.11.25 09:32:24)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code dc8e888e868a80cfdcdbc586d9dad5dbd4dfdedad5)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732514544990 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732514544991 2024.11.25 09:32:24)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code dc8e898ed98a8ccfdd8cc586d8da8adbd8dfdddad5)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732514545016 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732514545017 2024.11.25 09:32:25)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code fba9fdaaacacfcedaaf4eaa1aefdfffdfefcf9f8ff)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732514545056 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732514545057 2024.11.25 09:32:25)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 2a787f2f7e7d2d3d2f203e70792c7e2d2f2c792d2e)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732514545062 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732514545063 2024.11.25 09:32:25)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 2a79292e7e7d7939232b3871792c2f2c2d29222c28)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1732514545087 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1732514545088 2024.11.25 09:32:25)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 491a4a4b161e495a494c5b134e4f1d4a484e4b4f1f)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000056 55 1467          1732514545134 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732514545135 2024.11.25 09:32:25)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 782a7f78752f7f6e292a69222d7e7c7e7d7f7a7b7c)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732514545146 2024.11.25 09:32:25)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 88db8d8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732514545187 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732514545188 2024.11.25 09:32:25)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code a7f4a4f0a5f0f4b4ada7b5fea0a0a3a1a5a0a5a1a2)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732514545201 2024.11.25 09:32:25)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code b6e5b3e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 585           1732515197052 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732515197053 2024.11.25 09:43:17)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code faaff8aafeadaae9f9fce3a0aafcaffcfef9f8fcf3)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732515197081 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732515197082 2024.11.25 09:43:17)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 194d151e464f4f0a1a1f0042401f4f1e1b1a1b1f10)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732515197109 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732515197110 2024.11.25 09:43:17)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 396c6b3d326b6e2f313e7f626a3a3a3f303f6f3e3b)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732515197136 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732515197137 2024.11.25 09:43:17)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 580d5a5a550f5f4e090849020d5e5c5e5d5f5a5e5e)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732515197148 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732515197149 2024.11.25 09:43:17)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 580d085b590e044b585f41025d5e515f505b5a5e51)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732515197162 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732515197163 2024.11.25 09:43:17)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 772226762621276476276e2d73712170737476717e)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732515197189 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732515197190 2024.11.25 09:43:17)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 87d2858885d08091d68896ddd28183818280858483)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732515197229 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732515197230 2024.11.25 09:43:17)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code b6e3e6e3b5e1b1a1b3bca2ece5b0e2b1b3b0e5b1b2)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732515197235 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732515197236 2024.11.25 09:43:17)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code b6e2b0e2b5e1e5a5bfb7a4ede5b0b3b0b1b5beb0b4)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1732515197259 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1732515197260 2024.11.25 09:43:17)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code d581d3878682d5c6d5d0c78fd2d381d6d4d2d7d383)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000056 55 1467          1732515197284 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732515197285 2024.11.25 09:43:17)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code e5b0e7b7e5b2e2f3b4b7f4bfb0e3e1e3e0e2e7e6e1)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732515197288 2024.11.25 09:43:17)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code f4a0f4a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732515197315 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732515197316 2024.11.25 09:43:17)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 04500302055357170e04165d030300020603060201)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732515197319 2024.11.25 09:43:17)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 04500502055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1104          1732515239063 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515239064 2024.11.25 09:43:59)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 1a1b101d1d4d1a0919175c414f1c181d181c4c1c4e)
	(_ent
		(_time 1732515239061)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515239076 2024.11.25 09:43:59)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 2928252d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000056 55 1104          1732515280507 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515280508 2024.11.25 09:44:40)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 0700540156500714040a415c520105000501510153)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197122)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515280511 2024.11.25 09:44:40)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 07005201055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000056 55 1104          1732515285666 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515285667 2024.11.25 09:44:45)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 2b2d7c2f2f7c2b3828266d707e2d292c292d7d2d7f)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197122)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515373665 2024.11.25 09:46:13)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code ebebeab8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000056 55 1104          1732515386733 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515386734 2024.11.25 09:46:26)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code f2a4f8a2a6a5f2e1f1ffb4a9a7f4f0f5f0f4a4f4a6)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515386737 2024.11.25 09:46:26)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code f2a4fea2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000056 55 1104          1732515439204 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515439205 2024.11.25 09:47:19)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code e6e6e1b5b6b1e6f5e5eba0bdb3e0e4e1e4e0b0e0b2)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515439208 2024.11.25 09:47:19)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code e6e6e7b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000046 55 585           1732515595278 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732515595279 2024.11.25 09:49:55)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 95c7939ac5c2c58696938ccfc593c093919697939c)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1732515595325 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732515595326 2024.11.25 09:49:55)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code c390cc96969595d0c0c5da989ac595c4c1c0c1c5ca)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1732515595350 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732515595351 2024.11.25 09:49:55)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code d3818280d28184c5dbd4958880d0d0d5dad585d4d1)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1732515595389 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732515595390 2024.11.25 09:49:55)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 02500c050555051453521358570406040705000404)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1732515595404 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732515595405 2024.11.25 09:49:55)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 12404e1519444e0112150b4817141b151a1110141b)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1732515595410 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732515595411 2024.11.25 09:49:55)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 12404f154644420113420b4816144415161113141b)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000052 55 2159          1732515595449 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732515595450 2024.11.25 09:49:55)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 40124e4345174756114f511a154644464547424344)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1732515595490 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732515595491 2024.11.25 09:49:55)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 60323c6165376777656a743a336634676566336764)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1732515595496 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732515595497 2024.11.25 09:49:55)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 6f3c656f3c383c7c666e7d343c696a69686c67696d)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1732515595526 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1732515595527 2024.11.25 09:49:55)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 8fdc85818fd88f9c8f8a9dd58889db8c8e888d89d9)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000056 55 1467          1732515595544 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732515595545 2024.11.25 09:49:55)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9ecc9090cec99988cfcc8fc4cb989a989b999c9d9a)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732515595548 2024.11.25 09:49:55)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 9ecd9291cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1142          1732515595572 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732515595573 2024.11.25 09:49:55)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code bdeeb7e9eceaeeaeb7bdafe4babab9bbbfbabfbbb8)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732515595576 2024.11.25 09:49:55)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code bdeeb1e9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1104          1732515595600 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515595601 2024.11.25 09:49:55)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code dd8ed78fdf8addceded09b8688dbdfdadfdb8bdb89)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515595604 2024.11.25 09:49:55)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code dd8ed18f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000045 55 874           1732515635478 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1732515635479 2024.11.25 09:50:35)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code a0a0a6f7f6f7a0b3a0a5b2faa7a6f4a3a1a7a2a6f6)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000056 55 1104          1732515635746 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515635747 2024.11.25 09:50:35)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code a9a9aefef6fea9baaaa4eff2fcafabaeabafffaffd)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515635750 2024.11.25 09:50:35)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code a9a9a8fea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
V 000046 55 585           1732515715379 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1732515715380 2024.11.25 09:51:55)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code b2e5e0e6e5e5e2a1b1b4abe8e2b4e7b4b6b1b0b4bb)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
V 000045 55 583           1732515715401 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1732515715402 2024.11.25 09:51:55)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code d2848980868484c1d1d4cb898bd484d5d0d1d0d4db)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
V 000045 55 623           1732515715437 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1732515715438 2024.11.25 09:51:55)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code f1a6f4a0f2a3a6e7f9f6b7aaa2f2f2f7f8f7a7f6f3)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
V 000050 55 2004          1732515715465 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1732515715466 2024.11.25 09:51:55)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 10474216154717064140014a451614161517121616)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 1234          1732515715471 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1732515715472 2024.11.25 09:51:55)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 1047101719464c031017094a151619171813121619)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 581           1732515715477 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1732515715478 2024.11.25 09:51:55)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 10471117464640031140094a141646171413111619)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
V 000052 55 2159          1732515715500 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1732515715501 2024.11.25 09:51:55)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 2f787d2a7c7828397e203e757a292b292a282d2c2b)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
V 000047 55 643           1732515715523 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1732515715524 2024.11.25 09:51:55)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 4f184f4c1c1848584a455b151c491b484a491c484b)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 1382          1732515715529 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1732515715530 2024.11.25 09:51:55)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 4f19194d1c181c5c464e5d141c494a49484c47494d)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
V 000045 55 874           1732515715547 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1732515715548 2024.11.25 09:51:55)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 5e08085d5d095e4d5e5b4c0459580a5d5f595c5808)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
V 000056 55 1467          1732515715563 TB_ARCHITECTURE
(_unit VHDL(fulladder4i_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732515715564 2024.11.25 09:51:55)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6e393c6f3e3969783f3c7f343b686a686b696c6d6a)
	(_ent
		(_time 1730101434522)
	)
	(_comp
		(fulladder4i
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 14(_ent (_in))))
				(_port(_int cin -1 0 15(_ent (_in))))
				(_port(_int cout -1 0 16(_ent (_out))))
				(_port(_int s 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp fulladder4i)
		(_port
			((x)(x))
			((y)(y))
			((cin)(cin))
			((cout)(cout))
			((s)(s))
		)
		(_use(_ent . fulladder4i)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 21(_arch(_uni))))
		(_sig(_int y 1 0 22(_arch(_uni))))
		(_sig(_int cin -1 0 23(_arch(_uni))))
		(_sig(_int cout -1 0 25(_arch(_uni))))
		(_sig(_int s 1 0 26(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(0)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cin)(_string \"0"\)))(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000044 55 396 0 testbench_for_fulladder4i
(_configuration VHDL (testbench_for_fulladder4i 0 48 (fulladder4i_tb))
	(_version vef)
	(_time 1732515715567 2024.11.25 09:51:55)
	(_source(\../src/TestBench/fulladder4i_TB.vhd\))
	(_parameters tan)
	(_code 6e383e6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . fulladder4i fulladder4i
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1142          1732515715582 TB_ARCHITECTURE
(_unit VHDL(reg8b_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1732515715583 2024.11.25 09:51:55)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 7d2b2b7c2c2a2e6e777d6f247a7a797b7f7a7f7b78)
	(_ent
		(_time 1731915840182)
	)
	(_comp
		(reg8b
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int q 0 0 14(_ent (_out))))
				(_port(_int d 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp reg8b)
		(_port
			((clk)(clk))
			((q)(q))
			((d)(d))
		)
		(_use(_ent . reg8b)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int d 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000038 55 366 0 testbench_for_reg8b
(_configuration VHDL (testbench_for_reg8b 0 41 (reg8b_tb))
	(_version vef)
	(_time 1732515715586 2024.11.25 09:51:55)
	(_source(\../src/TestBench/reg8b_TB.vhd\))
	(_parameters tan)
	(_code 7d2b2d7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . reg8b reg8b
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 976           1732515715607 TB_ARCHITECTURE
(_unit VHDL(rom1_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1732515715608 2024.11.25 09:51:55)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 9dcbcb929fca9d8e9e90dbc6c89b9f9a9f9bcb9bc9)
	(_ent
		(_time 1732515239060)
	)
	(_comp
		(rom1
			(_object
				(_port(_int data -1 0 16(_ent (_out))))
				(_port(_int address 0 0 17(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 30(_comp rom1)
		(_port
			((data)(data))
			((address)(address))
		)
		(_use(_ent . rom1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -2((_dto i 2 i 0)))))
		(_sig(_int address 1 0 21(_arch(_uni))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000037 55 395 0 testbench_for_rom1
(_configuration VHDL (testbench_for_rom1 0 43 (rom1_tb))
	(_version vef)
	(_time 1732515715611 2024.11.25 09:51:55)
	(_source(\../src/TestBench/rom1_TB.vhd\))
	(_parameters tan)
	(_code 9dcbcd92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . rom1 rom1
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(rom)))
)
I 000046 55 585           1733805298503 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733805298504 2024.12.10 08:04:58)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code d8d9d18a858f88cbdbdec18288de8ddedcdbdaded1)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733805298540 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733805298541 2024.12.10 08:04:58)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 070706015651511404011e5c5e015100050405010e)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733805298581 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733805298582 2024.12.10 08:04:58)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 36376932326461203e31706d653535303f30603134)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733805298626 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733805298627 2024.12.10 08:04:58)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 55545a57550252430405440f005351535052575353)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733805298647 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733805298648 2024.12.10 08:04:58)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 757428747923296675726c2f70737c727d7677737c)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733805298665 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733805298666 2024.12.10 08:04:58)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 8485d88ad6d2d49785d49dde8082d283808785828d)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
V 000052 55 2159          1733805298709 fulladder4i
(_unit VHDL(fulladder4i 0 28(fulladder4i 0 40))
	(_version vef)
	(_time 1733805298710 2024.12.10 08:04:58)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code b3b2bce6b5e4b4a5e2bca2e9e6b5b7b5b6b4b1b0b7)
	(_ent
		(_time 1730136769818)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 52(_ent (_in))))
				(_port(_int i1 -1 0 53(_ent (_in))))
				(_port(_int q -1 0 54(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_in))))
				(_port(_int cin -1 0 45(_ent (_in))))
				(_port(_int s -1 0 46(_ent (_out))))
				(_port(_int cout -1 0 47(_ent (_out))))
			)
		)
	)
	(_generate g1 0 62(_for 3 )
		(_inst x1 0 63(_comp xor2i)
			(_port
				((i0)(y(_object 0)))
				((i1)(cin))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst x2 0 64(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(c(_object 0)))
				((s)(s(_object 0)))
				((cout)(c(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 62(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_port(_int y 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_port(_int s 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 62(_scalar (_to i 0 i 3))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((c(0))(cin)))(_trgt(6(0)))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(3))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fulladder4i 3 -1)
)
I 000047 55 643           1733805298754 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1733805298755 2024.12.10 08:04:58)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code e2e3bfb0e5b5e5f5e7e8f6b8b1e4b6e5e7e4b1e5e6)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1733805298776 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733805298777 2024.12.10 08:04:58)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code f2f2f9a2f5a5a1e1fbf3e0a9a1f4f7f4f5f1faf4f0)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733805298838 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733805298839 2024.12.10 08:04:58)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 30306335666730233035226a373664333137323666)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000044 55 2368          1733806508791 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806508792 2024.12.10 08:25:08)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 91c1989f96c6c7879a9f85c8969797969497c297c2)
	(_ent
		(_time 1733806508788)
	)
	(_comp
		(gate_xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(full_adder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int c_in -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int c_out -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp gate_xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((i0)(i0))
					((i1)(i1))
					((q)(q))
				)
			)
		)
		(_inst fa_i 0 62(_comp full_adder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((c_in)(carry(_object 0)))
				((s)(sum(_object 0)))
				((c_out)(carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((x)(x))
					((y)(y))
					((c_in)(c_in))
					((s)(s))
					((c_out)(c_out))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 2368          1733806511070 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806511071 2024.12.10 08:25:11)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 7b2b7b7b2f2c2d6d70756f227c7d7d7c7e7d287d28)
	(_ent
		(_time 1733806508787)
	)
	(_comp
		(gate_xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(full_adder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int c_in -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int c_out -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp gate_xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((i0)(i0))
					((i1)(i1))
					((q)(q))
				)
			)
		)
		(_inst fa_i 0 62(_comp full_adder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((c_in)(carry(_object 0)))
				((s)(sum(_object 0)))
				((c_out)(carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((x)(x))
					((y)(y))
					((c_in)(c_in))
					((s)(s))
					((c_out)(c_out))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 2291          1733806548742 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806548743 2024.12.10 08:25:48)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code a2acf8f4a6f5f4b4a9acb6fba5a4a4a5a7a4f1a4f1)
	(_ent
		(_time 1733806508787)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int c_in -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int c_out -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((c_in)(carry(_object 0)))
				((s)(sum(_object 0)))
				((c_out)(carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((x)(x))
					((y)(y))
					((c_in)(c_in))
					((s)(s))
					((c_out)(c_out))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 2291          1733806549965 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806549966 2024.12.10 08:25:49)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 656a6d64663233736e6b713c626363626063366336)
	(_ent
		(_time 1733806508787)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int c_in -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int c_out -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((c_in)(carry(_object 0)))
				((s)(sum(_object 0)))
				((c_out)(carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((x)(x))
					((y)(y))
					((c_in)(c_in))
					((s)(s))
					((c_out)(c_out))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 2186          1733806572068 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806572069 2024.12.10 08:26:12)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code c390cd97c69495d5c8cdd79ac4c5c5c4c6c590c590)
	(_ent
		(_time 1733806508787)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 2186          1733806599075 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806599076 2024.12.10 08:26:39)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 3b38333f6f6c6d2d30352f623c3d3d3c3e3d683d68)
	(_ent
		(_time 1733806508787)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000046 55 585           1733806600978 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733806600979 2024.12.10 08:26:40)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code adaea4faacfafdbeaeabb4f7fdabf8aba9aeafaba4)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733806601015 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733806601016 2024.12.10 08:26:41)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code cccecc99c99a9adfcfcad59795ca9acbcecfcecac5)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733806601054 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733806601055 2024.12.10 08:26:41)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code fbf8a5aaaba9acedf3fcbda0a8f8f8fdf2fdadfcf9)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733806601106 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733806601107 2024.12.10 08:26:41)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 2a29252f7e7d2d3c7b7a3b707f2c2e2c2f2d282c2c)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733806601124 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733806601125 2024.12.10 08:26:41)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 393a643c396f652a393e20633c3f303e313a3b3f30)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733806601143 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733806601144 2024.12.10 08:26:41)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 494a154b161f195a481950134d4f1f4e4d4a484f40)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
V 000044 55 2186          1733806601179 str
(_unit VHDL(ivbit_full_adder 0 28(str 0 40))
	(_version vef)
	(_time 1733806601180 2024.12.10 08:26:41)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 787b7878762f2e6e73766c217f7e7e7f7d7e2b7e2b)
	(_ent
		(_time 1733806508787)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(c_in))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int c_in -1 0 30(_ent(_in))))
		(_port(_int c_out -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(c_in)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((c_out)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000047 55 643           1733806601207 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1733806601208 2024.12.10 08:26:41)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 9794ca9995c09080929d83cdc491c3909291c49093)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1733806601225 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733806601226 2024.12.10 08:26:41)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code a7a5acf0a5f0f4b4aea6b5fcf4a1a2a1a0a4afa1a5)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733806601277 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733806601278 2024.12.10 08:26:41)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code d6d4dd848681d6c5d6d3c48cd1d082d5d7d1d4d080)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000046 55 585           1733807654662 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733807654663 2024.12.10 08:44:14)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code a4a4f6f3f5f3f4b7a7a2bdfef4a2f1a2a0a7a6a2ad)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733807654678 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733807654679 2024.12.10 08:44:14)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code b4b5efe0e6e2e2a7b7b2adefedb2e2b3b6b7b6b2bd)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733807654697 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733807654698 2024.12.10 08:44:14)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code c4c4c190c29693d2ccc3829f97c7c7c2cdc292c3c6)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733807654714 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733807654715 2024.12.10 08:44:14)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code d3d38680d584d4c58283c28986d5d7d5d6d4d1d5d5)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733807654720 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733807654721 2024.12.10 08:44:14)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code d3d3d481d9858fc0d3d4ca89d6d5dad4dbd0d1d5da)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733807654727 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733807654728 2024.12.10 08:44:14)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code e3e3e5b0b6b5b3f0e2b3fab9e7e5b5e4e7e0e2e5ea)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000047 55 643           1733807654768 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1733807654769 2024.12.10 08:44:14)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 121212141545150517180648411446151714411516)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1733807654786 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733807654787 2024.12.10 08:44:14)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 21207725257672322820337a722724272622292723)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733807654825 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733807654826 2024.12.10 08:44:14)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 41401743161641524144531b464715424046434717)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000046 55 585           1733807659904 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733807659905 2024.12.10 08:44:19)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 171917104540470414110e4d47114211131415111e)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733807659922 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733807659923 2024.12.10 08:44:19)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 26292f227670703525203f7d7f207021242524202f)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733807659938 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733807659939 2024.12.10 08:44:19)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 36386132326461203e31706d653535303f30603134)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733807659954 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733807659955 2024.12.10 08:44:19)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 46484145451141501716571c134042404341444040)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733807659960 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733807659961 2024.12.10 08:44:19)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 555b00565903094655524c0f50535c525d5657535c)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733807659966 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733807659967 2024.12.10 08:44:19)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 555b01560603054654054c0f51530352515654535c)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000044 55 2176          1733807659977 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733807659978 2024.12.10 08:44:19)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 656b626465326273346a743f306361636062676661)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
V 000047 55 643           1733807660001 mult4b
(_unit VHDL(mult4b 0 28(mult4b 0 38))
	(_version vef)
	(_time 1733807660002 2024.12.10 08:44:19)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 747a217475237363717e602e277220737172277370)
	(_ent
		(_time 1730704903768)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1382          1733807660019 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733807660020 2024.12.10 08:44:20)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 949b979b95c3c7879d9586cfc792919293979c9296)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733807660062 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733807660063 2024.12.10 08:44:20)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code b3bcb0e7e6e4b3a0b3b6a1e9b4b5e7b0b2b4b1b5e5)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000044 55 5416          1733808439678 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733808439679 2024.12.10 08:57:19)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 1c1c4f1a4a4b1b0b1b4e08464f1a481b191a4f1b18)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
I 000046 55 585           1733808441781 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733808441782 2024.12.10 08:57:21)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 4a4a1d484e1d1a59494c53101a4c1f4c4e49484c43)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733808441810 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733808441811 2024.12.10 08:57:21)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 69683769363f3f7a6a6f7032306f3f6e6b6a6b6f60)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733808441837 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733808441838 2024.12.10 08:57:21)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 8888888782dadf9e808fced3db8b8b8e818ede8f8a)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733808441873 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733808441874 2024.12.10 08:57:21)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code a7a7f7f1a5f0a0b1f6f7b6fdf2a1a3a1a2a0a5a1a1)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733808441893 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733808441894 2024.12.10 08:57:21)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code b7b7b5e3b9e1eba4b7b0aeedb2b1beb0bfb4b5b1be)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733808441899 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733808441900 2024.12.10 08:57:21)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code c7c7c492969197d4c697de9dc3c191c0c3c4c6c1ce)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000044 55 2176          1733808441925 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733808441926 2024.12.10 08:57:21)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code e6e6b6b4e5b1e1f0b7e9f7bcb3e0e2e0e3e1e4e5e2)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 5416          1733808441961 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733808441962 2024.12.10 08:57:21)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 05045102055202120257115f560351020003560201)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
I 000046 55 1382          1733808442010 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733808442011 2024.12.10 08:57:22)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 34343631356367273d35266f6732313233373c3236)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733808442087 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733808442088 2024.12.10 08:57:22)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 8282808cd6d58291828790d88584d68183858084d4)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000044 55 5416          1733808562770 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733808562771 2024.12.10 08:59:22)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code f2f0a1a3f5a5f5e5f5a0e6a8a1f4a6f5f7f4a1f5f6)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
I 000046 55 585           1733808564286 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733808564287 2024.12.10 08:59:24)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code dddf888fdc8a8dcededbc4878ddb88dbd9dedfdbd4)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733808564314 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733808564315 2024.12.10 08:59:24)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code edeeb1beefbbbbfeeeebf4b6b4ebbbeaefeeefebe4)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733808564345 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733808564346 2024.12.10 08:59:24)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 0c0e0f0b5d5e5b1a040b4a575f0f0f0a050a5a0b0e)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733808564390 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733808564391 2024.12.10 08:59:24)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 3b39683f6c6c3c2d6a6b2a616e3d3f3d3e3c393d3d)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733808564397 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733808564398 2024.12.10 08:59:24)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 4b494a49101d17584b4c52114e4d424c4348494d42)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733808564413 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733808564414 2024.12.10 08:59:24)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 5a585a595d0c0a495b0a43005e5c0c5d5e595b5c53)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000044 55 2176          1733808564436 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733808564437 2024.12.10 08:59:24)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 6a68396b3e3d6d7c3b657b303f6c6e6c6f6d68696e)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 5416          1733808564465 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733808564466 2024.12.10 08:59:24)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 898b888685de8e9e8edb9dd3da8fdd8e8c8fda8e8d)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
I 000046 55 1382          1733808564504 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733808564505 2024.12.10 08:59:24)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code b8bbefecb5efebabb1b9aae3ebbebdbebfbbb0beba)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733808564549 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733808564550 2024.12.10 08:59:24)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code d7d480858680d7c4d7d2c58dd0d183d4d6d0d5d181)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
V 000046 55 585           1733825702048 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733825702049 2024.12.10 13:45:02)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 959b9c9ac5c2c58696938ccfc593c093919697939c)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
V 000045 55 583           1733825702067 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733825702068 2024.12.10 13:45:02)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code a5aaa5f2f6f3f3b6a6a3bcfefca3f3a2a7a6a7a3ac)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
V 000045 55 623           1733825702098 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733825702099 2024.12.10 13:45:02)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code c4ca9a90c29693d2ccc3829f97c7c7c2cdc292c3c6)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
V 000050 55 2004          1733825702119 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733825702120 2024.12.10 13:45:02)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code e3ededb1e5b4e4f5b2b3f2b9b6e5e7e5e6e4e1e5e5)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 1234          1733825702128 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733825702129 2024.12.10 13:45:02)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code e3edbfb0e9b5bff0e3e4fab9e6e5eae4ebe0e1e5ea)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 581           1733825702138 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733825702139 2024.12.10 13:45:02)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code f3fdaea3a6a5a3e0f2a3eaa9f7f5a5f4f7f0f2f5fa)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
V 000044 55 2176          1733825702154 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733825702155 2024.12.10 13:45:02)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 020c0d0505550514530d1358570406040705000106)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
V 000044 55 5416          1733825702170 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733825702171 2024.12.10 13:45:02)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 121c4f141545150515400648411446151714411516)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
V 000046 55 1382          1733825702209 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733825702210 2024.12.10 13:45:02)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 313e3a34356662223830236a623734373632393733)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
V 000045 55 874           1733825702229 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733825702230 2024.12.10 13:45:02)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 505f5b53060750435055420a575604535157525606)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000046 55 585           1733826890118 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733826890119 2024.12.10 14:04:50)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code 4c181e4e4a1b1c5f4f4a55161c4a194a484f4e4a45)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733826890176 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733826890177 2024.12.10 14:04:50)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 8adfd1848ddcdc99898c93d1d38cdc8d8889888c83)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733826890247 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733826890248 2024.12.10 14:04:50)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code d88cdd8bd28a8fced0df9e838bdbdbded1de8edfda)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733826890312 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733826890313 2024.12.10 14:04:50)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 17434511154010014647064d421113111210151111)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733826890337 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733826890338 2024.12.10 14:04:50)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 2672262229707a3526213f7c23202f212e2524202f)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733826890379 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733826890380 2024.12.10 14:04:50)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 550154560603054654054c0f51530352515654535c)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000044 55 2176          1733826890442 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733826890443 2024.12.10 14:04:50)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 94c0c69a95c39382c59b85cec19290929193969790)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 5416          1733826890512 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733826890513 2024.12.10 14:04:50)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code e2b6e2b0e5b5e5f5e5b0f6b8b1e4b6e5e7e4b1e5e6)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
I 000046 55 1382          1733826890581 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733826890582 2024.12.10 14:04:50)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code 20757724257773332921327b732625262723282622)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733826890687 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733826890688 2024.12.10 14:04:50)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code 8edbd9808dd98e9d8e8b9cd48988da8d8f898c88d8)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000051 55 759           1733915488994 Behavioral
(_unit VHDL(mux8to1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1733915488995 2024.12.11 14:41:28)
	(_source(\../src/mult8in1.vhd\))
	(_parameters tan)
	(_code a7f0f6f1a5f1fbb4aef2b3fda0a4a6a1f3a0a2a0af)
	(_ent
		(_time 1733915488991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 7(_ent(_in))))
		(_port(_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000046 55 585           1733915569681 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733915569682 2024.12.11 14:42:49)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code e6b5e7b5b5b1b6f5e5e0ffbcb6e0b3e0e2e5e4e0ef)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
I 000045 55 583           1733915569719 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733915569720 2024.12.11 14:42:49)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 05570c035653531606031c5e5c035302070607030c)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
I 000045 55 623           1733915569744 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733915569745 2024.12.11 14:42:49)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 15464213124742031d12534e461616131c13431217)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
I 000050 55 2004          1733915569767 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733915569768 2024.12.11 14:42:49)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 34673330356333226564256e613230323133363232)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1234          1733915569777 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733915569778 2024.12.11 14:42:49)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 346761313962682734332d6e31323d333c3736323d)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 581           1733915569800 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733915569801 2024.12.11 14:42:49)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 530007500605034052034a0957550554575052555a)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
I 000044 55 2176          1733915569828 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733915569829 2024.12.11 14:42:49)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 7221757275257564237d6328277476747775707176)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
I 000044 55 5416          1733915569859 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733915569860 2024.12.11 14:42:49)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 92c1c79c95c5958595c086c8c194c6959794c19596)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
I 000046 55 1382          1733915569883 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733915569884 2024.12.11 14:42:49)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code a1f3a2f6a5f6f2b2a8a0b3faf2a7a4a7a6a2a9a7a3)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
I 000045 55 874           1733915569915 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733915569916 2024.12.11 14:42:49)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code c193c2949696c1d2c1c4d39bc6c795c2c0c6c3c797)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000051 55 759           1733915569947 Behavioral
(_unit VHDL(mux8to1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1733915569948 2024.12.11 14:42:49)
	(_source(\../src/mult8in1.vhd\))
	(_parameters tan)
	(_code e0b3b5b2e5b6bcf3e9b5f4bae7e3e1e6b4e7e5e7e8)
	(_ent
		(_time 1733915488990)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 7(_ent(_in))))
		(_port(_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 963           1733916145383 and4bit
(_unit VHDL(and4bit 0 28(and4bit 0 38))
	(_version vef)
	(_time 1733916145384 2024.12.11 14:52:25)
	(_source(\../src/and4bit.vhd\))
	(_parameters tan)
	(_code adfaa5faacfafdbea8a8bff7f5aaa9abacabf8aba9)
	(_ent
		(_time 1733916145381)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0)))(_sens(0(0))(1(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1)))(_sens(0(1))(1(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2)))(_sens(0(2))(1(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3)))(_sens(0(3))(1(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (1(0))(0(0))(1(1))(0(1))(1(2))(0(2))(1(3))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4bit 4 -1)
)
I 000056 55 1158          1733916262993 TB_ARCHITECTURE
(_unit VHDL(and4bit_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1733916262994 2024.12.11 14:54:22)
	(_source(\../src/TestBench/and4bit_TB.vhd\))
	(_parameters tan)
	(_code 17161310454047041117054d4f1013124110131115)
	(_ent
		(_time 1733916242921)
	)
	(_comp
		(and4bit
			(_object
				(_port(_int a 0 0 13(_ent (_in))))
				(_port(_int b 0 0 14(_ent (_in))))
				(_port(_int q 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and4bit)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . and4bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 1 0 19(_arch(_uni))))
		(_sig(_int b 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 376 0 testbench_for_and4bit
(_configuration VHDL (testbench_for_and4bit 0 41 (and4bit_tb))
	(_version vef)
	(_time 1733916263002 2024.12.11 14:54:22)
	(_source(\../src/TestBench/and4bit_TB.vhd\))
	(_parameters tan)
	(_code 26262722257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and4bit and4bit
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000048 55 963           1733916282450 and4bit
(_unit VHDL(and4bit 0 28(and4bit 0 38))
	(_version vef)
	(_time 1733916282451 2024.12.11 14:54:42)
	(_source(\../src/and4bit.vhd\))
	(_parameters tan)
	(_code 2376232775747330262631797b2427252225762527)
	(_ent
		(_time 1733916145380)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0)))(_sens(0(0))(1(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1)))(_sens(0(1))(1(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2)))(_sens(0(2))(1(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3)))(_sens(0(3))(1(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (1(0))(0(0))(1(1))(0(1))(1(2))(0(2))(1(3))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4bit 4 -1)
)
I 000056 55 1158          1733916282673 TB_ARCHITECTURE
(_unit VHDL(and4bit_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1733916282674 2024.12.11 14:54:42)
	(_source(\../src/TestBench/and4bit_TB.vhd\))
	(_parameters tan)
	(_code efbaefbcecb8bffce9effdb5b7e8ebeab9e8ebe9ed)
	(_ent
		(_time 1733916242921)
	)
	(_comp
		(and4bit
			(_object
				(_port(_int a 0 0 13(_ent (_in))))
				(_port(_int b 0 0 14(_ent (_in))))
				(_port(_int q 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and4bit)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . and4bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 1 0 19(_arch(_uni))))
		(_sig(_int b 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 376 0 testbench_for_and4bit
(_configuration VHDL (testbench_for_and4bit 0 41 (and4bit_tb))
	(_version vef)
	(_time 1733916282677 2024.12.11 14:54:42)
	(_source(\../src/TestBench/and4bit_TB.vhd\))
	(_parameters tan)
	(_code feaafbaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and4bit and4bit
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 959           1733916434286 or4bit
(_unit VHDL(or4bit 0 28(or4bit 0 38))
	(_version vef)
	(_time 1733916434287 2024.12.11 14:57:14)
	(_source(\../src/or4bit.vhd\))
	(_parameters tan)
	(_code 383f6c3c326a682e3b3d21636d3e6e3f3a3b3c3e3a)
	(_ent
		(_time 1733916434282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0)))(_sens(0(0))(1(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1)))(_sens(0(1))(1(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2)))(_sens(0(2))(1(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3)))(_sens(0(3))(1(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (1(0))(0(0))(1(1))(0(1))(1(2))(0(2))(1(3))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or4bit 4 -1)
)
V 000046 55 585           1733916448301 and2i
(_unit VHDL(and2i 0 28(and2i 0 38))
	(_version vef)
	(_time 1733916448302 2024.12.11 14:57:28)
	(_source(\../src/and2i.vhd\))
	(_parameters tan)
	(_code f7f5fea7a5a0a7e4f4f1eeada7f1a2f1f3f4f5f1fe)
	(_ent
		(_time 1729495543277)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2i 1 -1)
)
V 000045 55 583           1733916448323 xori
(_unit VHDL(xor2i 0 28(xori 0 38))
	(_version vef)
	(_time 1733916448324 2024.12.11 14:57:28)
	(_source(\../src/xor2i.vhd\))
	(_parameters tan)
	(_code 070406015651511404011e5c5e015100050405010e)
	(_ent
		(_time 1729495577878)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xori 1 -1)
)
V 000045 55 623           1733916448351 or3i
(_unit VHDL(or3i 0 28(or3i 0 39))
	(_version vef)
	(_time 1733916448352 2024.12.11 14:57:28)
	(_source(\../src/or3i.vhd\))
	(_parameters tan)
	(_code 26247923227471302e21607d752525202f20702124)
	(_ent
		(_time 1729495625669)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int i1 -1 0 31(_ent(_in))))
		(_port(_int i2 -1 0 32(_ent(_in))))
		(_port(_int q -1 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3i 1 -1)
)
V 000050 55 2004          1733916448373 fulladder
(_unit VHDL(fulladder 0 28(fulladder 0 40))
	(_version vef)
	(_time 1733916448374 2024.12.11 14:57:28)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 45474a46451242531415541f104341434042474343)
	(_ent
		(_time 1729497186277)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 54(_ent (_in))))
				(_port(_int i1 -1 0 55(_ent (_in))))
				(_port(_int q -1 0 56(_ent (_out))))
			)
		)
		(and2i
			(_object
				(_port(_int i0 -1 0 61(_ent (_in))))
				(_port(_int i1 -1 0 62(_ent (_in))))
				(_port(_int q -1 0 63(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 46(_ent (_in))))
				(_port(_int i1 -1 0 47(_ent (_in))))
				(_port(_int i2 -1 0 48(_ent (_in))))
				(_port(_int q -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst u1 0 68(_comp xor2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s1))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u2 0 69(_comp xor2i)
		(_port
			((i0)(s1))
			((i1)(cin))
			((q)(s))
		)
		(_use(_ent . xor2i)
		)
	)
	(_inst u3 0 70(_comp and2i)
		(_port
			((i0)(x))
			((i1)(y))
			((q)(s2))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u4 0 71(_comp and2i)
		(_port
			((i0)(x))
			((i1)(cin))
			((q)(s3))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u5 0 72(_comp and2i)
		(_port
			((i0)(y))
			((i1)(cin))
			((q)(s4))
		)
		(_use(_ent . and2i)
		)
	)
	(_inst u6 0 73(_comp or3i)
		(_port
			((i0)(s2))
			((i1)(s3))
			((i2)(s4))
			((q)(cout))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int x -1 0 30(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int s -1 0 33(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_sig(_int s1 -1 0 66(_arch(_uni))))
		(_sig(_int s2 -1 0 66(_arch(_uni))))
		(_sig(_int s3 -1 0 66(_arch(_uni))))
		(_sig(_int s4 -1 0 66(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 1234          1733916448379 mix2i
(_unit VHDL(mix2i 0 28(mix2i 0 38))
	(_version vef)
	(_time 1733916448380 2024.12.11 14:57:28)
	(_source(\../src/mix2i.vhd\))
	(_parameters tan)
	(_code 454718474913195645425c1f40434c424d4647434c)
	(_ent
		(_time 1730044742929)
	)
	(_comp
		(not1i
			(_object
				(_port(_int i0 -1 0 51(_ent (_in))))
				(_port(_int q -1 0 52(_ent (_out))))
			)
		)
		(or3i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int i2 -1 0 45(_ent (_in))))
				(_port(_int q -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst u1 0 57(_comp not1i)
		(_port
			((i0)(a))
			((q)(s1))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u2 0 58(_comp not1i)
		(_port
			((i0)(b))
			((q)(s2))
		)
		(_use(_ent . not1i)
		)
	)
	(_inst u3 0 59(_comp or3i)
		(_port
			((i0)(s1))
			((i1)(s2))
			((i2)(s1))
			((q)(q))
		)
		(_use(_ent . or3i)
		)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 31(_ent(_in))))
		(_port(_int q -1 0 32(_ent(_out))))
		(_sig(_int s1 -1 0 55(_arch(_uni))))
		(_sig(_int s2 -1 0 55(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000046 55 581           1733916448385 not1i
(_unit VHDL(not1i 0 28(not1i 0 37))
	(_version vef)
	(_time 1733916448386 2024.12.11 14:57:28)
	(_source(\../src/not1i.vhd\))
	(_parameters tan)
	(_code 454719471613155644155c1f41431342414644434c)
	(_ent
		(_time 1730044588883)
	)
	(_object
		(_port(_int i0 -1 0 30(_ent(_in))))
		(_port(_int q -1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((q)(i0)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not1i 1 -1)
)
V 000044 55 2176          1733916448406 str
(_unit VHDL(fulladder4i 0 28(str 0 40))
	(_version vef)
	(_time 1733916448407 2024.12.11 14:57:28)
	(_source(\../src/fulladder4i.vhd\))
	(_parameters tan)
	(_code 65676a6465326273346a743f306361636062676661)
	(_ent
		(_time 1733807654738)
	)
	(_comp
		(xor2i
			(_object
				(_port(_int i0 -1 0 43(_ent (_in))))
				(_port(_int i1 -1 0 44(_ent (_in))))
				(_port(_int q -1 0 45(_ent (_out))))
			)
		)
		(fulladder
			(_object
				(_port(_int x -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_in))))
				(_port(_int cin -1 0 52(_ent (_in))))
				(_port(_int s -1 0 53(_ent (_out))))
				(_port(_int cout -1 0 54(_ent (_out))))
			)
		)
	)
	(_generate labal1 0 60(_for 3 )
		(_inst xor_i 0 61(_comp xor2i)
			(_port
				((i0)(cin))
				((i1)(y(_object 0)))
				((q)(sig(_object 0)))
			)
			(_use(_ent . xor2i)
			)
		)
		(_inst fa_i 0 62(_comp fulladder)
			(_port
				((x)(x(_object 0)))
				((y)(sig(_object 0)))
				((cin)(carry(_object 0)))
				((s)(sum(_object 0)))
				((cout)(carry(_index 2)))
			)
			(_use(_ent . fulladder)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_object
		(_port(_int cin -1 0 30(_ent(_in))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 32(_ent(_in))))
		(_port(_int y 0 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig 1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int carry 2 0 58(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 60(_scalar (_to i 0 i 3))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((carry(0))(cin)))(_trgt(6(0)))(_sens(0)))))
			(line__65(_arch 1 0 65(_assignment(_alias((cout)(carry(4))))(_simpleassign BUF)(_trgt(1))(_sens(6(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 3 -1)
)
V 000044 55 5416          1733916448429 str
(_unit VHDL(mult4b 0 28(str 0 38))
	(_version vef)
	(_time 1733916448430 2024.12.11 14:57:28)
	(_source(\../src/mult4b.vhd\))
	(_parameters tan)
	(_code 74762974752373637326602e277220737172277370)
	(_ent
		(_time 1730704903768)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_in))))
				(_port(_int cin -1 0 47(_ent (_in))))
				(_port(_int cout -1 0 48(_ent (_out))))
				(_port(_int s -1 0 49(_ent (_out))))
			)
		)
	)
	(_generate g1 0 53(_for 6 )
		(_generate g2 0 54(_for 10 )
			(_object
				(_cnst(_int j 10 0 54(_arch)))
				(_prcs
					(line__55(_arch 0 0 55(_assignment(_trgt(3(_object 0(_object 1))))(_sens(0(_object 1))(1(_object 0)))(_read(0(_object 1))(1(_object 0))))))
				)
			)
			(_part (1(_object 0))(0(_object 1))
			)
		)
		(_object
			(_cnst(_int i 6 0 53(_arch)))
			(_type(_int ~INTEGER~range~0~to~3~133 0 54(_scalar (_to i 0 i 3))))
		)
	)
	(_generate g3 0 58(_for 7 )
		(_inst FA_k 0 59(_comp fulladder)
			(_port
				((x)(x(_object 2(_index 9))))
				((y)(x(_index 10(_index 11))))
				((cin)((i 2)))
				((cout)(carry(_index 12(_object 2))))
				((s)(sum(_index 13(_object 2))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int k 7 0 58(_arch)))
		)
	)
	(_generate g4 0 61(_for 8 )
		(_generate g5 0 62(_for 11 )
			(_inst FALN 0 63(_comp fulladder)
				(_port
					((x)(x(_object 4(_index 14))))
					((y)(sum(_object 3(_index 15))))
					((cin)(carry(_object 3(_object 4))))
					((cout)(carry(_index 16(_object 4))))
					((s)(sum(_index 17(_object 4))))
				)
				(_use(_ent . fulladder)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((s)(s))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int n 11 0 62(_arch)))
			)
		)
		(_object
			(_cnst(_int l 8 0 61(_arch)))
			(_type(_int ~INTEGER~range~0~to~1~134 0 62(_scalar (_to i 0 i 1))))
		)
	)
	(_generate g6 0 66(_for 9 )
		(_inst F_AP 0 67(_comp fulladder)
			(_port
				((x)(x(_index 18(_index 19))))
				((y)(x(_index 20(_index 21))))
				((cin)(carry(_object 5(_index 22))))
				((cout)(carry(_index 23(_index 24))))
				((s)(sum(_index 25(_index 26))))
			)
			(_use(_ent . fulladder)
				(_port
					((x)(x))
					((y)(y))
					((cin)(cin))
					((s)(s))
					((cout)(cout))
				)
			)
		)
		(_object
			(_cnst(_int p 9 0 66(_arch)))
		)
	)
	(_inst g7 0 69(_comp fulladder)
		(_port
			((x)((i 2)))
			((y)(sum(2_1)))
			((cin)(carry(2_0)))
			((cout)(carry(3_0)))
			((s)(sum(3_0)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g8 0 70(_comp fulladder)
		(_port
			((x)(carry(3_0)))
			((y)(sum(2_2)))
			((cin)(carry(2_1)))
			((cout)(carry(3_1)))
			((s)(sum(3_1)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_inst g9 0 71(_comp fulladder)
		(_port
			((x)(carry(3_1)))
			((y)(x(3_3)))
			((cin)(carry(2_2)))
			((cout)(carry(3_2)))
			((s)(sum(3_2)))
		)
		(_use(_ent . fulladder)
			(_port
				((x)(x))
				((y)(y))
				((cin)(cin))
				((s)(s))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int p 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int M1 0 39(_array 2((_to i 0 i 3)))))
		(_sig(_int X 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 41(_array -1((_to i 0 i 2)))))
		(_type(_int M2 0 41(_array 4((_to i 0 i 3)))))
		(_sig(_int sum 5 0 42(_arch(_uni))))
		(_sig(_int carry 5 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 53(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 58(_scalar (_to i 0 i 2))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 61(_scalar (_to i 0 i 1))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 66(_scalar (_to i 0 i 1))))
		(_prcs
			(line__73(_arch 1 0 73(_assignment(_alias((p(0))(x(0_0))))(_trgt(2(0)))(_sens(3(0_0))))))
			(line__74(_arch 2 0 74(_assignment(_alias((p(1))(sum(0_0))))(_trgt(2(1)))(_sens(4(0_0))))))
			(line__75(_arch 3 0 75(_assignment(_alias((p(2))(sum(1_0))))(_trgt(2(2)))(_sens(4(1_0))))))
			(line__76(_arch 4 0 76(_assignment(_alias((p(3))(sum(2_0))))(_trgt(2(3)))(_sens(4(2_0))))))
			(line__77(_arch 5 0 77(_assignment(_alias((p(4))(sum(3_0))))(_trgt(2(4)))(_sens(4(3_0))))))
			(line__78(_arch 6 0 78(_assignment(_alias((p(5))(sum(3_1))))(_trgt(2(5)))(_sens(4(3_1))))))
			(line__79(_arch 7 0 79(_assignment(_alias((p(6))(sum(3_2))))(_trgt(2(6)))(_sens(4(3_2))))))
			(line__80(_arch 8 0 80(_assignment(_alias((p(7))(carry(3_2))))(_trgt(2(7)))(_sens(5(3_2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0_0))(4(0_0))(4(1_0))(4(2_0))(4(3_0))(4(3_1))(4(3_2))(5(3_2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . str 27 -1)
)
V 000046 55 1382          1733916448469 reg8b
(_unit VHDL(reg8b 0 28(reg8b 0 38))
	(_version vef)
	(_time 1733916448470 2024.12.11 14:57:28)
	(_source(\../src/reg8b.vhd\))
	(_parameters tan)
	(_code a3a0a8f4a5f4f0b0aaa2b1f8f0a5a6a5a4a0aba5a1)
	(_ent
		(_time 1731915664348)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int q 0 0 31(_ent(_out))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((q(0))(d(0))))(_trgt(1(0)))(_sens(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_alias((q(1))(d(1))))(_trgt(1(1)))(_sens(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((q(2))(d(2))))(_trgt(1(2)))(_sens(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_alias((q(3))(d(3))))(_trgt(1(3)))(_sens(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_alias((q(4))(d(4))))(_trgt(1(4)))(_sens(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_alias((q(5))(d(5))))(_trgt(1(5)))(_sens(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_alias((q(6))(d(6))))(_trgt(1(6)))(_sens(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_alias((q(7))(d(7))))(_trgt(1(7)))(_sens(2(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . reg8b 8 -1)
)
V 000045 55 874           1733916448513 rom1
(_unit VHDL(rom1 0 31(rom1 0 40))
	(_version vef)
	(_time 1733916448514 2024.12.11 14:57:28)
	(_source(\../src/rom1.vhd\))
	(_parameters tan)
	(_code d2d1d9808685d2c1d2d7c088d5d486d1d3d5d0d484)
	(_ent
		(_time 1732514518643)
	)
	(_object
		(_port(_int data -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -2((_dto i 2 i 0)))))
		(_port(_int address 0 0 34(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(1))(_mon))))
		)
		(_type(_ext test.rom.rom_word(0 rom_word)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext test.rom.rom_table(0 rom_table)))
		(_var(_ext test.rom.rom(0 rom)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(.(rom))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rom1 1 -1)
)
I 000051 55 759           1733916448547 Behavioral
(_unit VHDL(mux8to1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1733916448548 2024.12.11 14:57:28)
	(_source(\../src/mult8in1.vhd\))
	(_parameters tan)
	(_code f1f3aca0f5a7ade2f8a4e5abf6f2f0f7a5f6f4f6f9)
	(_ent
		(_time 1733915488990)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 7(_ent(_in))))
		(_port(_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000044 55 261           1733916448597 alu
(_unit VHDL(alu 0 27(alu 0 32))
	(_version vef)
	(_time 1733916448598 2024.12.11 14:57:28)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2022702473767136212e637b742621267327252621)
	(_ent
		(_time 1733916448589)
	)
	(_use(std(standard)))
)
V 000048 55 963           1733916448622 and4bit
(_unit VHDL(and4bit 0 28(and4bit 0 38))
	(_version vef)
	(_time 1733916448623 2024.12.11 14:57:28)
	(_source(\../src/and4bit.vhd\))
	(_parameters tan)
	(_code 30326035656760233535226a683734363136653634)
	(_ent
		(_time 1733916145380)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0)))(_sens(0(0))(1(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1)))(_sens(0(1))(1(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2)))(_sens(0(2))(1(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3)))(_sens(0(3))(1(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (1(0))(0(0))(1(1))(0(1))(1(2))(0(2))(1(3))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4bit 4 -1)
)
V 000047 55 959           1733916448654 or4bit
(_unit VHDL(or4bit 0 28(or4bit 0 38))
	(_version vef)
	(_time 1733916448655 2024.12.11 14:57:28)
	(_source(\../src/or4bit.vhd\))
	(_parameters tan)
	(_code 4f4d484c1b1d1f594c4a56141a4919484d4c4b494d)
	(_ent
		(_time 1733916434281)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 30(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int q 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0)))(_sens(0(0))(1(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1)))(_sens(0(1))(1(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2)))(_sens(0(2))(1(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3)))(_sens(0(3))(1(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (1(0))(0(0))(1(1))(0(1))(1(2))(0(2))(1(3))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or4bit 4 -1)
)
V 000056 55 1158          1733916448685 TB_ARCHITECTURE
(_unit VHDL(and4bit_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1733916448686 2024.12.11 14:57:28)
	(_source(\../src/TestBench/and4bit_TB.vhd\))
	(_parameters tan)
	(_code 7e7c2e7f7e292e6d787e6c2426797a7b28797a787c)
	(_ent
		(_time 1733916242921)
	)
	(_comp
		(and4bit
			(_object
				(_port(_int a 0 0 13(_ent (_in))))
				(_port(_int b 0 0 14(_ent (_in))))
				(_port(_int q 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp and4bit)
		(_port
			((a)(a))
			((b)(b))
			((q)(q))
		)
		(_use(_ent . and4bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 1 0 19(_arch(_uni))))
		(_sig(_int b 1 0 20(_arch(_uni))))
		(_sig(_int q 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000040 55 376 0 testbench_for_and4bit
(_configuration VHDL (testbench_for_and4bit 0 41 (and4bit_tb))
	(_version vef)
	(_time 1733916448694 2024.12.11 14:57:28)
	(_source(\../src/TestBench/and4bit_TB.vhd\))
	(_parameters tan)
	(_code 7e7d2b7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . and4bit and4bit
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1340          1733916632264 TB_ARCHITECTURE
(_unit VHDL(mux8to1_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1733916632265 2024.12.11 15:00:32)
	(_source(\../src/TestBench/mux8to1_TB.vhd\))
	(_parameters tan)
	(_code 989fcb9695cec48b92998cc29f9b999dce9f9c9e9a)
	(_ent
		(_time 1733916632259)
	)
	(_comp
		(Mux8to1
			(_object
				(_port(_int D 0 0 13(_ent (_in))))
				(_port(_int Sel 1 0 14(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Mux8to1)
		(_port
			((D)(D))
			((Sel)(Sel))
			((Y)(Y))
		)
		(_use(_ent . Mux8to1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Sel 3 0 20(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(131586)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 379 0 testbench_for_mux8to1
(_configuration VHDL (testbench_for_mux8to1 0 41 (mux8to1_tb))
	(_version vef)
	(_time 1733916632275 2024.12.11 15:00:32)
	(_source(\../src/TestBench/mux8to1_TB.vhd\))
	(_parameters tan)
	(_code 989e9b9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mux8to1 behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000051 55 759           1733916646564 Behavioral
(_unit VHDL(mux8to1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1733916646565 2024.12.11 15:00:46)
	(_source(\../src/mult8in1.vhd\))
	(_parameters tan)
	(_code 7173737175272d627824652b767270772576747679)
	(_ent
		(_time 1733915488990)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 7(_ent(_in))))
		(_port(_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000056 55 1340          1733916646831 TB_ARCHITECTURE
(_unit VHDL(mux8to1_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1733916646832 2024.12.11 15:00:46)
	(_source(\../src/TestBench/mux8to1_TB.vhd\))
	(_parameters tan)
	(_code 7a792e7a2e2c2669707b6e207d797b7f2c7d7e7c78)
	(_ent
		(_time 1733916632258)
	)
	(_comp
		(Mux8to1
			(_object
				(_port(_int D 0 0 13(_ent (_in))))
				(_port(_int Sel 1 0 14(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Mux8to1)
		(_port
			((D)(D))
			((Sel)(Sel))
			((Y)(Y))
		)
		(_use(_ent . Mux8to1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Sel 3 0 20(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529027)
		(131586)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000040 55 379 0 testbench_for_mux8to1
(_configuration VHDL (testbench_for_mux8to1 0 41 (mux8to1_tb))
	(_version vef)
	(_time 1733916646835 2024.12.11 15:00:46)
	(_source(\../src/TestBench/mux8to1_TB.vhd\))
	(_parameters tan)
	(_code 7a787e7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mux8to1 behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
