#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016d645720c0 .scope module, "riscv_pipeline_tb" "riscv_pipeline_tb" 2 3;
 .timescale -9 -12;
v0000016d645eb690_0 .var "clock", 0 0;
v0000016d645ebff0_0 .var "reset", 0 0;
S_0000016d64572250 .scope module, "DUT" "riscv_pipeline" 2 11, 3 1 0, S_0000016d645720c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v0000016d645e82b0_0 .net "alu_result_ex_mem", 31 0, v0000016d644ab120_0;  1 drivers
v0000016d645e92f0_0 .net "clock", 0 0, v0000016d645eb690_0;  1 drivers
v0000016d645e9570_0 .net "flag_beq_ex_mem", 0 0, v0000016d6452a810_0;  1 drivers
v0000016d645ea150_0 .net "forward_alu_ex_mem", 31 0, L_0000016d6451bd70;  1 drivers
v0000016d645e9d90_0 .net "forward_ex_mem_reg_rd", 4 0, L_0000016d6451b590;  1 drivers
v0000016d645ea0b0_0 .net "forward_ex_mem_reg_write", 0 0, L_0000016d6451bec0;  1 drivers
v0000016d645e8350_0 .net "forward_mem_wb_reg_rd", 4 0, L_0000016d6451b600;  1 drivers
v0000016d645e9e30_0 .net "forward_mem_wb_reg_write", 0 0, L_0000016d6451bfa0;  1 drivers
v0000016d645e83f0_0 .net "mux2_result_ex_mem", 31 0, L_0000016d6451bd00;  1 drivers
v0000016d645ea010_0 .net "reg_rd_ex_mem", 4 0, v0000016d645bf4f0_0;  1 drivers
v0000016d645ea1f0_0 .net "reset", 0 0, v0000016d645ebff0_0;  1 drivers
v0000016d645e8530_0 .net "s_IF_flush", 0 0, L_0000016d64537e20;  1 drivers
v0000016d645e85d0_0 .net "s_addr_rs1", 4 0, v0000016d645d0240_0;  1 drivers
v0000016d645e8670_0 .net "s_addr_rs2", 4 0, v0000016d645d0880_0;  1 drivers
v0000016d645e8710_0 .net "s_addr_rsd_id_ex", 4 0, v0000016d645ccf00_0;  1 drivers
v0000016d645eb5f0_0 .net "s_aluOp", 1 0, v0000016d645ce1c0_0;  1 drivers
v0000016d645eb190_0 .net "s_aluSrc", 0 0, v0000016d645cd720_0;  1 drivers
v0000016d645ec9f0_0 .net "s_alu_data_mem_wb", 31 0, L_0000016d6464ecb0;  1 drivers
v0000016d645eabf0_0 .net "s_alu_result_mem_wb", 31 0, v0000016d645e65a0_0;  1 drivers
v0000016d645eb550_0 .net "s_beq_instruction_ex_mem", 0 0, v0000016d644ab440_0;  1 drivers
v0000016d645ea6f0_0 .net "s_beq_instruction_id_ex", 0 0, v0000016d645cea80_0;  1 drivers
v0000016d645ea970_0 .net "s_funct3", 2 0, v0000016d645cef80_0;  1 drivers
v0000016d645eb730_0 .net "s_funct7", 6 0, v0000016d645cd0e0_0;  1 drivers
v0000016d645eaa10_0 .net "s_immediate", 31 0, v0000016d645ce260_0;  1 drivers
v0000016d645eb910_0 .net "s_instruction", 31 0, v0000016d645e57e0_0;  1 drivers
v0000016d645eb9b0_0 .net "s_load_if_id_register", 0 0, v0000016d645ce760_0;  1 drivers
v0000016d645eba50_0 .net "s_load_pc", 0 0, v0000016d645cd860_0;  1 drivers
v0000016d645eaab0_0 .net "s_mem_read_ex_mem", 0 0, v0000016d645bfe50_0;  1 drivers
v0000016d645ea830_0 .net "s_mem_read_id_ex", 0 0, v0000016d645cec60_0;  1 drivers
v0000016d645ec310_0 .net "s_mem_to_reg_ex_mem", 0 0, L_0000016d6451b910;  1 drivers
v0000016d645ebc30_0 .net "s_mem_to_reg_id_ex", 0 0, v0000016d645ccaa0_0;  1 drivers
v0000016d645ea650_0 .net "s_mem_to_reg_mem_wb", 0 0, v0000016d645e7540_0;  1 drivers
o0000016d64573368 .functor BUFZ 1, C4<z>; HiZ drive
v0000016d645eafb0_0 .net "s_mem_write_ex_mem", 0 0, o0000016d64573368;  0 drivers
v0000016d645ec630_0 .net "s_mem_write_id_ex", 0 0, v0000016d645ccdc0_0;  1 drivers
v0000016d645eb0f0_0 .net "s_mux_IF", 0 0, L_0000016d64537cd0;  1 drivers
v0000016d645ebaf0_0 .net "s_pcSrc", 0 0, L_0000016d64650470;  1 drivers
v0000016d645ebb90_0 .net "s_pc_branch_value", 31 0, L_0000016d645ef970;  1 drivers
o0000016d6457a6b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016d645ea3d0_0 .net "s_pc_branch_value_IF", 31 0, o0000016d6457a6b8;  0 drivers
v0000016d645eb050_0 .net "s_pc_value", 31 0, v0000016d645e5b00_0;  1 drivers
v0000016d645eb7d0_0 .net "s_rd_ex", 4 0, L_0000016d64538ad0;  1 drivers
v0000016d645ebf50_0 .net "s_read_data_mem_wb", 31 0, v0000016d645e7220_0;  1 drivers
v0000016d645ec1d0_0 .net "s_reg_a", 31 0, v0000016d645cfa20_0;  1 drivers
v0000016d645ebeb0_0 .net "s_reg_b", 31 0, v0000016d645cf5c0_0;  1 drivers
v0000016d645ebe10_0 .net "s_reg_rb_mem_wb", 4 0, v0000016d645e7360_0;  1 drivers
v0000016d645ebcd0_0 .net "s_reg_write_ex_mem", 0 0, v0000016d645bfbd0_0;  1 drivers
v0000016d645ec6d0_0 .net "s_reg_write_id_ex", 0 0, v0000016d645d0100_0;  1 drivers
v0000016d645ea8d0_0 .net "s_reg_write_mem_wb", 0 0, L_0000016d6464ec10;  1 drivers
S_0000016d6446d840 .scope module, "EX_stage" "EX" 3 117, 4 8 0, S_0000016d64572250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "reg_a_in";
    .port_info 3 /INPUT 32 "reg_b_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "beq_instruction_in";
    .port_info 9 /INPUT 1 "aluSrc_in";
    .port_info 10 /INPUT 2 "aluOp_in";
    .port_info 11 /INPUT 7 "funct7_in";
    .port_info 12 /INPUT 3 "funct3_in";
    .port_info 13 /INPUT 5 "reg_rs1_in";
    .port_info 14 /INPUT 5 "reg_rs2_in";
    .port_info 15 /INPUT 5 "reg_rd_in";
    .port_info 16 /INPUT 32 "immediate_in";
    .port_info 17 /INPUT 5 "ex_mem_reg_rd";
    .port_info 18 /INPUT 1 "ex_mem_reg_write";
    .port_info 19 /INPUT 5 "mem_wb_reg_rd";
    .port_info 20 /INPUT 1 "mem_wb_reg_write";
    .port_info 21 /INPUT 32 "alu_ex_mem";
    .port_info 22 /INPUT 32 "alu_data_mem_wb";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "reg_write_out";
    .port_info 25 /OUTPUT 1 "mem_read_out";
    .port_info 26 /OUTPUT 1 "mem_write_out";
    .port_info 27 /OUTPUT 1 "beq_instruction_out";
    .port_info 28 /OUTPUT 5 "rd_ex";
    .port_info 29 /OUTPUT 32 "alu_result_out";
    .port_info 30 /OUTPUT 32 "mux2_result_out";
    .port_info 31 /OUTPUT 5 "reg_rd_out";
    .port_info 32 /OUTPUT 1 "flag_beq_out";
L_0000016d64538ad0 .functor BUFZ 5, v0000016d645ccf00_0, C4<00000>, C4<00000>, C4<00000>;
v0000016d645ca4b0_0 .net "aluOp_in", 1 0, v0000016d645ce1c0_0;  alias, 1 drivers
v0000016d645ca550_0 .net "aluSrc_in", 0 0, v0000016d645cd720_0;  alias, 1 drivers
v0000016d645c91f0_0 .net "alu_data_mem_wb", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645ca5f0_0 .net "alu_ex_mem", 31 0, L_0000016d6451bd70;  alias, 1 drivers
v0000016d645ca690_0 .net "alu_result", 31 0, L_0000016d646506f0;  1 drivers
v0000016d645ca870_0 .net "alu_result_out", 31 0, v0000016d644ab120_0;  alias, 1 drivers
v0000016d645c8bb0_0 .net "beq_instruction_in", 0 0, v0000016d645cea80_0;  alias, 1 drivers
v0000016d645c8c50_0 .net "beq_instruction_out", 0 0, v0000016d644ab440_0;  alias, 1 drivers
v0000016d645cb700_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645cbfc0_0 .net "ex_mem_reg_rd", 4 0, L_0000016d6451b590;  alias, 1 drivers
v0000016d645cbde0_0 .net "ex_mem_reg_write", 0 0, L_0000016d6451bec0;  alias, 1 drivers
v0000016d645cbe80_0 .net "flag_beq", 0 0, L_0000016d64650150;  1 drivers
v0000016d645cc880_0 .net "flag_beq_out", 0 0, v0000016d6452a810_0;  alias, 1 drivers
v0000016d645cb0c0_0 .net "forwardA", 1 0, L_0000016d6464f6b0;  1 drivers
v0000016d645cb160_0 .net "forwardB", 1 0, L_0000016d6464f7f0;  1 drivers
v0000016d645cc560_0 .net "funct3_in", 2 0, v0000016d645cef80_0;  alias, 1 drivers
v0000016d645cc100_0 .net "funct7_in", 6 0, v0000016d645cd0e0_0;  alias, 1 drivers
v0000016d645cc1a0_0 .net "immediate_in", 31 0, v0000016d645ce260_0;  alias, 1 drivers
v0000016d645cc240_0 .net "mem_read_in", 0 0, v0000016d645cec60_0;  alias, 1 drivers
v0000016d645cbb60_0 .net "mem_read_out", 0 0, v0000016d645bfe50_0;  alias, 1 drivers
v0000016d645cb5c0_0 .net "mem_to_reg_in", 0 0, v0000016d645ccaa0_0;  alias, 1 drivers
v0000016d645cc2e0_0 .net "mem_to_reg_out", 0 0, L_0000016d6451b910;  alias, 1 drivers
v0000016d645cb340_0 .net "mem_wb_reg_rd", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645ca9e0_0 .net "mem_wb_reg_write", 0 0, L_0000016d6451bfa0;  alias, 1 drivers
v0000016d645caa80_0 .net "mem_write_in", 0 0, v0000016d645ccdc0_0;  alias, 1 drivers
v0000016d645cab20_0 .net "mem_write_out", 0 0, o0000016d64573368;  alias, 0 drivers
v0000016d645cae40_0 .net "mux1_out", 31 0, L_0000016d645ef5b0;  1 drivers
v0000016d645cb480_0 .net "mux2_out", 31 0, L_0000016d64650790;  1 drivers
v0000016d645cb7a0_0 .net "mux2_result_out", 31 0, L_0000016d6451bd00;  alias, 1 drivers
v0000016d645cbc00_0 .net "mux3_out", 31 0, L_0000016d6464ed50;  1 drivers
v0000016d645cbca0_0 .net "op_alu", 3 0, v0000016d64558790_0;  1 drivers
v0000016d645cbd40_0 .net "rd_ex", 4 0, L_0000016d64538ad0;  alias, 1 drivers
v0000016d645cc380_0 .net "reg_a_in", 31 0, v0000016d645cfa20_0;  alias, 1 drivers
v0000016d645cc420_0 .net "reg_b_in", 31 0, v0000016d645cf5c0_0;  alias, 1 drivers
v0000016d645cc4c0_0 .net "reg_rd_in", 4 0, v0000016d645ccf00_0;  alias, 1 drivers
v0000016d645cc600_0 .net "reg_rd_out", 4 0, v0000016d645bf4f0_0;  alias, 1 drivers
v0000016d645cabc0_0 .net "reg_rs1_in", 4 0, v0000016d645d0240_0;  alias, 1 drivers
v0000016d645cb200_0 .net "reg_rs2_in", 4 0, v0000016d645d0880_0;  alias, 1 drivers
v0000016d645cac60_0 .net "reg_write_in", 0 0, v0000016d645d0100_0;  alias, 1 drivers
v0000016d645cb2a0_0 .net "reg_write_out", 0 0, v0000016d645bfbd0_0;  alias, 1 drivers
v0000016d645cbf20_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d64465940 .scope module, "alu_control_ex" "alu_control" 4 103, 5 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "aluOp";
    .port_info 3 /OUTPUT 4 "op";
v0000016d64558fb0_0 .net "aluOp", 1 0, v0000016d645ce1c0_0;  alias, 1 drivers
v0000016d645580b0_0 .net "funct3", 2 0, v0000016d645cef80_0;  alias, 1 drivers
v0000016d645585b0_0 .net "funct7", 6 0, v0000016d645cd0e0_0;  alias, 1 drivers
v0000016d64558790_0 .var "op", 3 0;
E_0000016d64564320 .event anyedge, v0000016d64558fb0_0, v0000016d645585b0_0, v0000016d645580b0_0;
S_0000016d64465ad0 .scope module, "alu_ex" "alu" 4 95, 6 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "flag";
L_0000016d64538a60 .functor NOT 32, L_0000016d6464ed50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d64538b40 .functor AND 32, L_0000016d645ef5b0, L_0000016d6464ed50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000016d64538c90 .functor OR 32, L_0000016d645ef5b0, L_0000016d6464ed50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d645f4638 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000016d64558a10_0 .net/2u *"_ivl_0", 3 0, L_0000016d645f4638;  1 drivers
v0000016d64558830_0 .net *"_ivl_10", 31 0, L_0000016d64538a60;  1 drivers
L_0000016d645f46c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016d645588d0_0 .net/2u *"_ivl_12", 31 0, L_0000016d645f46c8;  1 drivers
v0000016d64558ab0_0 .net *"_ivl_14", 31 0, L_0000016d6464edf0;  1 drivers
v0000016d6451afb0_0 .net *"_ivl_16", 31 0, L_0000016d6464fd90;  1 drivers
L_0000016d645f4710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000016d6451abf0_0 .net/2u *"_ivl_18", 3 0, L_0000016d645f4710;  1 drivers
v0000016d6451a970_0 .net *"_ivl_2", 0 0, L_0000016d6464ea30;  1 drivers
v0000016d64519430_0 .net *"_ivl_20", 0 0, L_0000016d64650330;  1 drivers
v0000016d6451a1f0_0 .net *"_ivl_22", 31 0, L_0000016d64538b40;  1 drivers
L_0000016d645f4758 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000016d64519e30_0 .net/2u *"_ivl_24", 3 0, L_0000016d645f4758;  1 drivers
v0000016d6451a330_0 .net *"_ivl_26", 0 0, L_0000016d6464f610;  1 drivers
v0000016d64519bb0_0 .net *"_ivl_28", 31 0, L_0000016d64538c90;  1 drivers
L_0000016d645f47a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d6451add0_0 .net/2u *"_ivl_30", 31 0, L_0000016d645f47a0;  1 drivers
v0000016d64519cf0_0 .net *"_ivl_32", 31 0, L_0000016d646501f0;  1 drivers
v0000016d6451a3d0_0 .net *"_ivl_34", 31 0, L_0000016d64650a10;  1 drivers
v0000016d6451b0f0_0 .net *"_ivl_36", 31 0, L_0000016d6464f4d0;  1 drivers
v0000016d6451b230_0 .net *"_ivl_4", 31 0, L_0000016d6464f430;  1 drivers
L_0000016d645f47e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645197f0_0 .net/2u *"_ivl_40", 31 0, L_0000016d645f47e8;  1 drivers
v0000016d64519570_0 .net *"_ivl_42", 0 0, L_0000016d646505b0;  1 drivers
L_0000016d645f4830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016d6451ac90_0 .net/2s *"_ivl_44", 1 0, L_0000016d645f4830;  1 drivers
L_0000016d645f4878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d6451ae70_0 .net/2s *"_ivl_46", 1 0, L_0000016d645f4878;  1 drivers
v0000016d64519ed0_0 .net *"_ivl_48", 1 0, L_0000016d6464f390;  1 drivers
L_0000016d645f4680 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000016d64519890_0 .net/2u *"_ivl_6", 3 0, L_0000016d645f4680;  1 drivers
v0000016d64519d90_0 .net *"_ivl_8", 0 0, L_0000016d64650c90;  1 drivers
v0000016d6451a470_0 .net "a", 31 0, L_0000016d645ef5b0;  alias, 1 drivers
v0000016d6451a510_0 .net "b", 31 0, L_0000016d6464ed50;  alias, 1 drivers
v0000016d6451a5b0_0 .net "flag", 0 0, L_0000016d64650150;  alias, 1 drivers
v0000016d6451a650_0 .net "op", 3 0, v0000016d64558790_0;  alias, 1 drivers
v0000016d6451a790_0 .net "res", 31 0, L_0000016d646506f0;  alias, 1 drivers
L_0000016d6464ea30 .cmp/eq 4, v0000016d64558790_0, L_0000016d645f4638;
L_0000016d6464f430 .arith/sum 32, L_0000016d645ef5b0, L_0000016d6464ed50;
L_0000016d64650c90 .cmp/eq 4, v0000016d64558790_0, L_0000016d645f4680;
L_0000016d6464edf0 .arith/sum 32, L_0000016d64538a60, L_0000016d645f46c8;
L_0000016d6464fd90 .arith/sum 32, L_0000016d645ef5b0, L_0000016d6464edf0;
L_0000016d64650330 .cmp/eq 4, v0000016d64558790_0, L_0000016d645f4710;
L_0000016d6464f610 .cmp/eq 4, v0000016d64558790_0, L_0000016d645f4758;
L_0000016d646501f0 .functor MUXZ 32, L_0000016d645f47a0, L_0000016d64538c90, L_0000016d6464f610, C4<>;
L_0000016d64650a10 .functor MUXZ 32, L_0000016d646501f0, L_0000016d64538b40, L_0000016d64650330, C4<>;
L_0000016d6464f4d0 .functor MUXZ 32, L_0000016d64650a10, L_0000016d6464fd90, L_0000016d64650c90, C4<>;
L_0000016d646506f0 .functor MUXZ 32, L_0000016d6464f4d0, L_0000016d6464f430, L_0000016d6464ea30, C4<>;
L_0000016d646505b0 .cmp/eq 32, L_0000016d646506f0, L_0000016d645f47e8;
L_0000016d6464f390 .functor MUXZ 2, L_0000016d645f4878, L_0000016d645f4830, L_0000016d646505b0, C4<>;
L_0000016d64650150 .part L_0000016d6464f390, 0, 1;
S_0000016d64465c60 .scope module, "ex_mem_reg" "ex_mem_register" 4 121, 7 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 5 "reg_rd_in";
    .port_info 10 /INPUT 1 "flag_beq_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mux2_result_out";
    .port_info 18 /OUTPUT 5 "reg_rd_out";
    .port_info 19 /OUTPUT 1 "flag_beq_out";
L_0000016d6451b910 .functor BUFZ 1, v0000016d645bfb30_0, C4<0>, C4<0>, C4<0>;
L_0000016d6451bd00 .functor BUFZ 32, v0000016d645be9b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016d644ac480_0 .net "alu_result_in", 31 0, L_0000016d646506f0;  alias, 1 drivers
v0000016d644aca20_0 .net "alu_result_out", 31 0, v0000016d644ab120_0;  alias, 1 drivers
v0000016d644ab120_0 .var "alu_result_value", 31 0;
v0000016d644ac520_0 .net "beq_instruction_in", 0 0, v0000016d645cea80_0;  alias, 1 drivers
v0000016d644ab260_0 .net "beq_instruction_out", 0 0, v0000016d644ab440_0;  alias, 1 drivers
v0000016d644ab440_0 .var "beq_instruction_value", 0 0;
v0000016d644ab580_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d644ab760_0 .net "flag_beq_in", 0 0, L_0000016d64650150;  alias, 1 drivers
v0000016d64529af0_0 .net "flag_beq_out", 0 0, v0000016d6452a810_0;  alias, 1 drivers
v0000016d6452a810_0 .var "flag_beq_value", 0 0;
v0000016d64529d70_0 .net "mem_read_in", 0 0, v0000016d645cec60_0;  alias, 1 drivers
v0000016d64529730_0 .net "mem_read_out", 0 0, v0000016d645bfe50_0;  alias, 1 drivers
v0000016d645bfe50_0 .var "mem_read_value", 0 0;
v0000016d645c07b0_0 .net "mem_to_reg_in", 0 0, v0000016d645ccaa0_0;  alias, 1 drivers
v0000016d645bfd10_0 .net "mem_to_reg_out", 0 0, L_0000016d6451b910;  alias, 1 drivers
v0000016d645bfb30_0 .var "mem_to_reg_value", 0 0;
v0000016d645bfdb0_0 .net "mem_write_in", 0 0, v0000016d645ccdc0_0;  alias, 1 drivers
v0000016d645bea50_0 .net "mem_write_out", 0 0, o0000016d64573368;  alias, 0 drivers
v0000016d645c00d0_0 .net "mux2_result_in", 31 0, L_0000016d64650790;  alias, 1 drivers
v0000016d645bf270_0 .net "mux2_result_out", 31 0, L_0000016d6451bd00;  alias, 1 drivers
v0000016d645be9b0_0 .var "mux2_result_value", 31 0;
v0000016d645bfef0_0 .net "reg_rd_in", 4 0, v0000016d645ccf00_0;  alias, 1 drivers
v0000016d645bf3b0_0 .net "reg_rd_out", 4 0, v0000016d645bf4f0_0;  alias, 1 drivers
v0000016d645bf4f0_0 .var "reg_rd_value", 4 0;
v0000016d645c0530_0 .net "reg_write_in", 0 0, v0000016d645d0100_0;  alias, 1 drivers
v0000016d645c02b0_0 .net "reg_write_out", 0 0, v0000016d645bfbd0_0;  alias, 1 drivers
v0000016d645bfbd0_0 .var "reg_write_value", 0 0;
v0000016d645becd0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
E_0000016d64563ce0 .event posedge, v0000016d644ab580_0;
S_0000016d6443bda0 .scope module, "forward" "forwarding_unit" 4 110, 8 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_ex_reg_rs1";
    .port_info 1 /INPUT 5 "id_ex_reg_rs2";
    .port_info 2 /INPUT 1 "ex_mem_reg_write";
    .port_info 3 /INPUT 5 "ex_mem_reg_rd";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 5 "mem_wb_reg_rd";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
L_0000016d64538bb0 .functor AND 1, L_0000016d6451bec0, L_0000016d6464e530, C4<1>, C4<1>;
L_0000016d64538c20 .functor AND 1, L_0000016d64538bb0, L_0000016d6464e710, C4<1>, C4<1>;
L_0000016d64538980 .functor AND 1, L_0000016d6451bfa0, L_0000016d6464f250, C4<1>, C4<1>;
L_0000016d6451b6e0 .functor AND 1, L_0000016d64538980, L_0000016d6464e990, C4<1>, C4<1>;
L_0000016d6451c080 .functor AND 1, L_0000016d6451bec0, L_0000016d6464f2f0, C4<1>, C4<1>;
L_0000016d6451bde0 .functor AND 1, L_0000016d6451c080, L_0000016d6464fc50, C4<1>, C4<1>;
L_0000016d6451b830 .functor AND 1, L_0000016d6451bfa0, L_0000016d6464f750, C4<1>, C4<1>;
L_0000016d6451bc20 .functor AND 1, L_0000016d6451b830, L_0000016d6464eb70, C4<1>, C4<1>;
v0000016d645bf310_0 .net *"_ivl_0", 31 0, L_0000016d64650290;  1 drivers
v0000016d645c05d0_0 .net *"_ivl_10", 0 0, L_0000016d6464e710;  1 drivers
v0000016d645c0350_0 .net *"_ivl_13", 0 0, L_0000016d64538c20;  1 drivers
L_0000016d645f4950 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000016d645bf9f0_0 .net/2u *"_ivl_14", 1 0, L_0000016d645f4950;  1 drivers
v0000016d645bf630_0 .net *"_ivl_16", 31 0, L_0000016d6464f570;  1 drivers
L_0000016d645f4998 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645bfc70_0 .net *"_ivl_19", 26 0, L_0000016d645f4998;  1 drivers
L_0000016d645f49e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645bf590_0 .net/2u *"_ivl_20", 31 0, L_0000016d645f49e0;  1 drivers
v0000016d645bf450_0 .net *"_ivl_22", 0 0, L_0000016d6464f250;  1 drivers
v0000016d645bff90_0 .net *"_ivl_25", 0 0, L_0000016d64538980;  1 drivers
v0000016d645beaf0_0 .net *"_ivl_26", 0 0, L_0000016d6464e990;  1 drivers
v0000016d645beb90_0 .net *"_ivl_29", 0 0, L_0000016d6451b6e0;  1 drivers
L_0000016d645f48c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645beeb0_0 .net *"_ivl_3", 26 0, L_0000016d645f48c0;  1 drivers
L_0000016d645f4a28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016d645c0490_0 .net/2u *"_ivl_30", 1 0, L_0000016d645f4a28;  1 drivers
L_0000016d645f4a70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645c0030_0 .net/2u *"_ivl_32", 1 0, L_0000016d645f4a70;  1 drivers
v0000016d645bf6d0_0 .net *"_ivl_34", 1 0, L_0000016d6464ead0;  1 drivers
v0000016d645c0210_0 .net *"_ivl_38", 31 0, L_0000016d6464efd0;  1 drivers
L_0000016d645f4908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645c03f0_0 .net/2u *"_ivl_4", 31 0, L_0000016d645f4908;  1 drivers
L_0000016d645f4ab8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645c0670_0 .net *"_ivl_41", 26 0, L_0000016d645f4ab8;  1 drivers
L_0000016d645f4b00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645c0710_0 .net/2u *"_ivl_42", 31 0, L_0000016d645f4b00;  1 drivers
v0000016d645c0170_0 .net *"_ivl_44", 0 0, L_0000016d6464f2f0;  1 drivers
v0000016d645c0850_0 .net *"_ivl_47", 0 0, L_0000016d6451c080;  1 drivers
v0000016d645bec30_0 .net *"_ivl_48", 0 0, L_0000016d6464fc50;  1 drivers
v0000016d645bf1d0_0 .net *"_ivl_51", 0 0, L_0000016d6451bde0;  1 drivers
L_0000016d645f4b48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000016d645bef50_0 .net/2u *"_ivl_52", 1 0, L_0000016d645f4b48;  1 drivers
v0000016d645bf770_0 .net *"_ivl_54", 31 0, L_0000016d6464ff70;  1 drivers
L_0000016d645f4b90 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645bed70_0 .net *"_ivl_57", 26 0, L_0000016d645f4b90;  1 drivers
L_0000016d645f4bd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645bee10_0 .net/2u *"_ivl_58", 31 0, L_0000016d645f4bd8;  1 drivers
v0000016d645beff0_0 .net *"_ivl_6", 0 0, L_0000016d6464e530;  1 drivers
v0000016d645bf810_0 .net *"_ivl_60", 0 0, L_0000016d6464f750;  1 drivers
v0000016d645bf090_0 .net *"_ivl_63", 0 0, L_0000016d6451b830;  1 drivers
v0000016d645bf130_0 .net *"_ivl_64", 0 0, L_0000016d6464eb70;  1 drivers
v0000016d645bf8b0_0 .net *"_ivl_67", 0 0, L_0000016d6451bc20;  1 drivers
L_0000016d645f4c20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016d645bf950_0 .net/2u *"_ivl_68", 1 0, L_0000016d645f4c20;  1 drivers
L_0000016d645f4c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645bfa90_0 .net/2u *"_ivl_70", 1 0, L_0000016d645f4c68;  1 drivers
v0000016d645c9830_0 .net *"_ivl_72", 1 0, L_0000016d64650ab0;  1 drivers
v0000016d645c9510_0 .net *"_ivl_9", 0 0, L_0000016d64538bb0;  1 drivers
v0000016d645c9970_0 .net "ex_mem_reg_rd", 4 0, L_0000016d6451b590;  alias, 1 drivers
v0000016d645c8cf0_0 .net "ex_mem_reg_write", 0 0, L_0000016d6451bec0;  alias, 1 drivers
v0000016d645c9a10_0 .net "forwardA", 1 0, L_0000016d6464f6b0;  alias, 1 drivers
v0000016d645c93d0_0 .net "forwardB", 1 0, L_0000016d6464f7f0;  alias, 1 drivers
v0000016d645c9010_0 .net "id_ex_reg_rs1", 4 0, v0000016d645d0240_0;  alias, 1 drivers
v0000016d645c95b0_0 .net "id_ex_reg_rs2", 4 0, v0000016d645d0880_0;  alias, 1 drivers
v0000016d645c9470_0 .net "mem_wb_reg_rd", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645c8e30_0 .net "mem_wb_reg_write", 0 0, L_0000016d6451bfa0;  alias, 1 drivers
L_0000016d64650290 .concat [ 5 27 0 0], L_0000016d6451b590, L_0000016d645f48c0;
L_0000016d6464e530 .cmp/ne 32, L_0000016d64650290, L_0000016d645f4908;
L_0000016d6464e710 .cmp/eq 5, L_0000016d6451b590, v0000016d645d0240_0;
L_0000016d6464f570 .concat [ 5 27 0 0], L_0000016d6451b600, L_0000016d645f4998;
L_0000016d6464f250 .cmp/ne 32, L_0000016d6464f570, L_0000016d645f49e0;
L_0000016d6464e990 .cmp/eq 5, L_0000016d6451b600, v0000016d645d0240_0;
L_0000016d6464ead0 .functor MUXZ 2, L_0000016d645f4a70, L_0000016d645f4a28, L_0000016d6451b6e0, C4<>;
L_0000016d6464f6b0 .functor MUXZ 2, L_0000016d6464ead0, L_0000016d645f4950, L_0000016d64538c20, C4<>;
L_0000016d6464efd0 .concat [ 5 27 0 0], L_0000016d6451b590, L_0000016d645f4ab8;
L_0000016d6464f2f0 .cmp/ne 32, L_0000016d6464efd0, L_0000016d645f4b00;
L_0000016d6464fc50 .cmp/eq 5, L_0000016d6451b590, v0000016d645d0880_0;
L_0000016d6464ff70 .concat [ 5 27 0 0], L_0000016d6451b600, L_0000016d645f4b90;
L_0000016d6464f750 .cmp/ne 32, L_0000016d6464ff70, L_0000016d645f4bd8;
L_0000016d6464eb70 .cmp/eq 5, L_0000016d6451b600, v0000016d645d0880_0;
L_0000016d64650ab0 .functor MUXZ 2, L_0000016d645f4c68, L_0000016d645f4c20, L_0000016d6451bc20, C4<>;
L_0000016d6464f7f0 .functor MUXZ 2, L_0000016d64650ab0, L_0000016d645f4b48, L_0000016d6451bde0, C4<>;
S_0000016d6443bf30 .scope module, "mux1" "mux_3_values" 4 68, 9 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 32 "D2";
    .port_info 4 /OUTPUT 32 "D_out";
P_0000016d64564c60 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0000016d645c9290_0 .net "D0", 31 0, v0000016d645cfa20_0;  alias, 1 drivers
v0000016d645c8d90_0 .net "D1", 31 0, L_0000016d6451bd70;  alias, 1 drivers
v0000016d645c9b50_0 .net "D2", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645c9dd0_0 .net "D_out", 31 0, L_0000016d645ef5b0;  alias, 1 drivers
L_0000016d645f4440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645c9ab0_0 .net/2u *"_ivl_0", 1 0, L_0000016d645f4440;  1 drivers
v0000016d645c8a70_0 .net *"_ivl_10", 0 0, L_0000016d645ef330;  1 drivers
v0000016d645c8ed0_0 .net *"_ivl_12", 31 0, L_0000016d645ef510;  1 drivers
v0000016d645c9650_0 .net *"_ivl_14", 31 0, L_0000016d645ef470;  1 drivers
v0000016d645c96f0_0 .net *"_ivl_2", 0 0, L_0000016d645ef830;  1 drivers
L_0000016d645f4488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016d645c9790_0 .net/2u *"_ivl_4", 1 0, L_0000016d645f4488;  1 drivers
v0000016d645c98d0_0 .net *"_ivl_6", 0 0, L_0000016d645ef8d0;  1 drivers
L_0000016d645f44d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000016d645c9bf0_0 .net/2u *"_ivl_8", 1 0, L_0000016d645f44d0;  1 drivers
v0000016d645ca7d0_0 .net "sel", 1 0, L_0000016d6464f6b0;  alias, 1 drivers
L_0000016d645ef830 .cmp/eq 2, L_0000016d6464f6b0, L_0000016d645f4440;
L_0000016d645ef8d0 .cmp/eq 2, L_0000016d6464f6b0, L_0000016d645f4488;
L_0000016d645ef330 .cmp/eq 2, L_0000016d6464f6b0, L_0000016d645f44d0;
L_0000016d645ef510 .functor MUXZ 32, v0000016d645cfa20_0, L_0000016d6464ecb0, L_0000016d645ef330, C4<>;
L_0000016d645ef470 .functor MUXZ 32, L_0000016d645ef510, L_0000016d6451bd70, L_0000016d645ef8d0, C4<>;
L_0000016d645ef5b0 .functor MUXZ 32, L_0000016d645ef470, v0000016d645cfa20_0, L_0000016d645ef830, C4<>;
S_0000016d6448dff0 .scope module, "mux2" "mux_3_values" 4 78, 9 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 32 "D2";
    .port_info 4 /OUTPUT 32 "D_out";
P_0000016d64564360 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0000016d645c9c90_0 .net "D0", 31 0, v0000016d645cf5c0_0;  alias, 1 drivers
v0000016d645c9d30_0 .net "D1", 31 0, L_0000016d6451bd70;  alias, 1 drivers
v0000016d645c8f70_0 .net "D2", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645ca230_0 .net "D_out", 31 0, L_0000016d64650790;  alias, 1 drivers
L_0000016d645f4518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645c9e70_0 .net/2u *"_ivl_0", 1 0, L_0000016d645f4518;  1 drivers
v0000016d645c90b0_0 .net *"_ivl_10", 0 0, L_0000016d646500b0;  1 drivers
v0000016d645c9f10_0 .net *"_ivl_12", 31 0, L_0000016d64650970;  1 drivers
v0000016d645c9fb0_0 .net *"_ivl_14", 31 0, L_0000016d64650bf0;  1 drivers
v0000016d645ca410_0 .net *"_ivl_2", 0 0, L_0000016d645ef650;  1 drivers
L_0000016d645f4560 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016d645c89d0_0 .net/2u *"_ivl_4", 1 0, L_0000016d645f4560;  1 drivers
v0000016d645c9150_0 .net *"_ivl_6", 0 0, L_0000016d6464e670;  1 drivers
L_0000016d645f45a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000016d645ca050_0 .net/2u *"_ivl_8", 1 0, L_0000016d645f45a8;  1 drivers
v0000016d645ca0f0_0 .net "sel", 1 0, L_0000016d6464f7f0;  alias, 1 drivers
L_0000016d645ef650 .cmp/eq 2, L_0000016d6464f7f0, L_0000016d645f4518;
L_0000016d6464e670 .cmp/eq 2, L_0000016d6464f7f0, L_0000016d645f4560;
L_0000016d646500b0 .cmp/eq 2, L_0000016d6464f7f0, L_0000016d645f45a8;
L_0000016d64650970 .functor MUXZ 32, v0000016d645cf5c0_0, L_0000016d6464ecb0, L_0000016d646500b0, C4<>;
L_0000016d64650bf0 .functor MUXZ 32, L_0000016d64650970, L_0000016d6451bd70, L_0000016d6464e670, C4<>;
L_0000016d64650790 .functor MUXZ 32, L_0000016d64650bf0, v0000016d645cf5c0_0, L_0000016d645ef650, C4<>;
S_0000016d6446fda0 .scope module, "mux3" "mux_2_values" 4 88, 10 1 0, S_0000016d6446d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_0000016d645642a0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0000016d645f45f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000016d645389f0 .functor XNOR 1, v0000016d645cd720_0, L_0000016d645f45f0, C4<0>, C4<0>;
v0000016d645c9330_0 .net "D0", 31 0, L_0000016d64650790;  alias, 1 drivers
v0000016d645c8b10_0 .net "D1", 31 0, v0000016d645ce260_0;  alias, 1 drivers
v0000016d645ca190_0 .net "D_out", 31 0, L_0000016d6464ed50;  alias, 1 drivers
v0000016d645ca730_0 .net/2u *"_ivl_0", 0 0, L_0000016d645f45f0;  1 drivers
v0000016d645ca2d0_0 .net *"_ivl_2", 0 0, L_0000016d645389f0;  1 drivers
v0000016d645ca370_0 .net "sel", 0 0, v0000016d645cd720_0;  alias, 1 drivers
L_0000016d6464ed50 .functor MUXZ 32, L_0000016d64650790, v0000016d645ce260_0, L_0000016d645389f0, C4<>;
S_0000016d6445b920 .scope module, "ID_stage" "decode" 3 84, 11 8 0, S_0000016d64572250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "Din";
    .port_info 6 /INPUT 5 "dest_ex_mem";
    .port_info 7 /INPUT 5 "dest_mem_wb";
    .port_info 8 /INPUT 5 "reg_destino_exe";
    .port_info 9 /OUTPUT 1 "pc_enable";
    .port_info 10 /OUTPUT 1 "if_id_enable";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 1 "aluSrc_out";
    .port_info 17 /OUTPUT 2 "aluOp_out";
    .port_info 18 /OUTPUT 5 "rs1_out";
    .port_info 19 /OUTPUT 5 "rs2_out";
    .port_info 20 /OUTPUT 5 "rd_out";
    .port_info 21 /OUTPUT 32 "imediato_out";
    .port_info 22 /OUTPUT 32 "pc_branch_value";
    .port_info 23 /OUTPUT 32 "reg_a_out";
    .port_info 24 /OUTPUT 32 "reg_b_out";
    .port_info 25 /OUTPUT 7 "funct7_out";
    .port_info 26 /OUTPUT 3 "funct3_out";
    .port_info 27 /OUTPUT 1 "mux_sel_IF";
    .port_info 28 /OUTPUT 1 "IF_flush";
    .port_info 29 /OUTPUT 1 "stall_pipeline_debug";
P_0000016d645723e0 .param/l "ITYPE" 0 11 44, C4<0000011>;
P_0000016d64572418 .param/l "RTYPE" 0 11 41, C4<0110011>;
P_0000016d64572450 .param/l "SBTYPE" 0 11 43, C4<1100011>;
P_0000016d64572488 .param/l "STYPE" 0 11 42, C4<0100011>;
L_0000016d64537b10 .functor AND 1, L_0000016d645ef3d0, L_0000016d645ef6f0, C4<1>, C4<1>;
L_0000016d64537cd0 .functor BUFZ 1, L_0000016d64537b10, C4<0>, C4<0>, C4<0>;
L_0000016d64537e20 .functor BUFZ 1, L_0000016d64537b10, C4<0>, C4<0>, C4<0>;
L_0000016d64536d80 .functor BUFZ 1, v0000016d645cd400_0, C4<0>, C4<0>, C4<0>;
v0000016d645dc890_0 .net "Din", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645dd650_0 .net "IF_flush", 0 0, L_0000016d64537e20;  alias, 1 drivers
L_0000016d645f4290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dc930_0 .net/2u *"_ivl_12", 0 0, L_0000016d645f4290;  1 drivers
L_0000016d645f42d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dd290_0 .net/2u *"_ivl_16", 0 0, L_0000016d645f42d8;  1 drivers
L_0000016d645f4320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dd330_0 .net/2u *"_ivl_20", 0 0, L_0000016d645f4320;  1 drivers
L_0000016d645f4368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dcf70_0 .net/2u *"_ivl_24", 0 0, L_0000016d645f4368;  1 drivers
L_0000016d645f43b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645dcb10_0 .net/2u *"_ivl_28", 1 0, L_0000016d645f43b0;  1 drivers
L_0000016d645f4200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dc2f0_0 .net/2u *"_ivl_4", 0 0, L_0000016d645f4200;  1 drivers
v0000016d645dd010_0 .net *"_ivl_45", 6 0, L_0000016d645ef290;  1 drivers
L_0000016d645f43f8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000016d645dd790_0 .net/2u *"_ivl_46", 6 0, L_0000016d645f43f8;  1 drivers
v0000016d645dd3d0_0 .net *"_ivl_48", 0 0, L_0000016d645ef3d0;  1 drivers
v0000016d645dd6f0_0 .net *"_ivl_50", 0 0, L_0000016d645ef6f0;  1 drivers
L_0000016d645f4248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dd830_0 .net/2u *"_ivl_8", 0 0, L_0000016d645f4248;  1 drivers
v0000016d645dd8d0_0 .net "aluOp_interno", 1 0, v0000016d645cc060_0;  1 drivers
v0000016d645e4520_0 .net "aluOp_out", 1 0, v0000016d645ce1c0_0;  alias, 1 drivers
v0000016d645e4980_0 .net "aluSrc_interno", 0 0, v0000016d645cb3e0_0;  1 drivers
v0000016d645e6140_0 .net "aluSrc_out", 0 0, v0000016d645cd720_0;  alias, 1 drivers
v0000016d645e5880_0 .net "beq_instruction_interno", 0 0, v0000016d645cada0_0;  1 drivers
v0000016d645e4b60_0 .net "beq_instruction_out", 0 0, v0000016d645cea80_0;  alias, 1 drivers
v0000016d645e42a0_0 .net "branch_taken_flag_interno", 0 0, L_0000016d64537b10;  1 drivers
v0000016d645e5d80_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e4a20_0 .net "dest_ex_mem", 4 0, v0000016d645bf4f0_0;  alias, 1 drivers
v0000016d645e4c00_0 .net "dest_mem_wb", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645e3da0_0 .net "funct3_out", 2 0, v0000016d645cef80_0;  alias, 1 drivers
v0000016d645e5f60_0 .net "funct7_out", 6 0, v0000016d645cd0e0_0;  alias, 1 drivers
v0000016d645e4020_0 .net "if_id_enable", 0 0, v0000016d645ce760_0;  alias, 1 drivers
v0000016d645e4de0_0 .net "imediato_interno", 31 0, L_0000016d645ea470;  1 drivers
v0000016d645e47a0_0 .net "imediato_out", 31 0, v0000016d645ce260_0;  alias, 1 drivers
v0000016d645e40c0_0 .net "instruction", 31 0, v0000016d645e57e0_0;  alias, 1 drivers
v0000016d645e4ac0_0 .net "mem_read_interno", 0 0, v0000016d645cb840_0;  1 drivers
v0000016d645e5420_0 .net "mem_read_out", 0 0, v0000016d645cec60_0;  alias, 1 drivers
v0000016d645e4340_0 .net "mem_to_reg_interno", 0 0, v0000016d645cc6a0_0;  1 drivers
v0000016d645e4e80_0 .net "mem_to_reg_out", 0 0, v0000016d645ccaa0_0;  alias, 1 drivers
v0000016d645e4ca0_0 .net "mem_write_interno", 0 0, v0000016d645cb8e0_0;  1 drivers
v0000016d645e3e40_0 .net "mem_write_out", 0 0, v0000016d645ccdc0_0;  alias, 1 drivers
v0000016d645e3bc0_0 .net "mux_sel_IF", 0 0, L_0000016d64537cd0;  alias, 1 drivers
v0000016d645e4160_0 .net "pc", 31 0, v0000016d645e5b00_0;  alias, 1 drivers
v0000016d645e4d40_0 .net "pc_branch_value", 31 0, L_0000016d645ef970;  alias, 1 drivers
v0000016d645e4f20_0 .net "pc_enable", 0 0, v0000016d645cd860_0;  alias, 1 drivers
v0000016d645e3a80_0 .net "ra_interno", 4 0, L_0000016d645eebb0;  1 drivers
v0000016d645e4fc0_0 .net "ra_saida_interno", 31 0, L_0000016d64538750;  1 drivers
v0000016d645e5100_0 .net "rb_interno", 4 0, L_0000016d645ef0b0;  1 drivers
v0000016d645e51a0_0 .net "rb_saida_interno", 31 0, L_0000016d64537250;  1 drivers
v0000016d645e5060_0 .net "rd_interno", 4 0, L_0000016d645ed170;  1 drivers
v0000016d645e5240_0 .net "rd_out", 4 0, v0000016d645ccf00_0;  alias, 1 drivers
v0000016d645e56a0_0 .net "reg_a_out", 31 0, v0000016d645cfa20_0;  alias, 1 drivers
v0000016d645e5560_0 .net "reg_b_out", 31 0, v0000016d645cf5c0_0;  alias, 1 drivers
v0000016d645e5ba0_0 .net "reg_destino_exe", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645e52e0_0 .net "reg_write_interno", 0 0, v0000016d645cad00_0;  1 drivers
v0000016d645e3ee0_0 .net "reg_write_out", 0 0, v0000016d645d0100_0;  alias, 1 drivers
v0000016d645e5380_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
v0000016d645e54c0_0 .net "rs1_out", 4 0, v0000016d645d0240_0;  alias, 1 drivers
v0000016d645e5600_0 .net "rs2_out", 4 0, v0000016d645d0880_0;  alias, 1 drivers
v0000016d645e4840_0 .net "stall_pipeline_debug", 0 0, L_0000016d64536d80;  1 drivers
v0000016d645e5740_0 .net "stall_pipeline_interno", 0 0, v0000016d645cd400_0;  1 drivers
v0000016d645e43e0_0 .net "write_enable", 0 0, L_0000016d6451bfa0;  alias, 1 drivers
L_0000016d645eea70 .part v0000016d645e57e0_0, 0, 7;
L_0000016d645ef010 .part v0000016d645e57e0_0, 0, 7;
L_0000016d645ecc70 .functor MUXZ 1, v0000016d645cc6a0_0, L_0000016d645f4200, v0000016d645cd400_0, C4<>;
L_0000016d645ee2f0 .functor MUXZ 1, v0000016d645cad00_0, L_0000016d645f4248, v0000016d645cd400_0, C4<>;
L_0000016d645eeb10 .functor MUXZ 1, v0000016d645cb840_0, L_0000016d645f4290, v0000016d645cd400_0, C4<>;
L_0000016d645ecf90 .functor MUXZ 1, v0000016d645cb8e0_0, L_0000016d645f42d8, v0000016d645cd400_0, C4<>;
L_0000016d645ecdb0 .functor MUXZ 1, v0000016d645cada0_0, L_0000016d645f4320, v0000016d645cd400_0, C4<>;
L_0000016d645ed3f0 .functor MUXZ 1, v0000016d645cb3e0_0, L_0000016d645f4368, v0000016d645cd400_0, C4<>;
L_0000016d645ed490 .functor MUXZ 2, v0000016d645cc060_0, L_0000016d645f43b0, v0000016d645cd400_0, C4<>;
L_0000016d645ee390 .part v0000016d645e57e0_0, 25, 7;
L_0000016d645ee430 .part v0000016d645e57e0_0, 12, 3;
L_0000016d645eebb0 .part v0000016d645e57e0_0, 15, 5;
L_0000016d645ef0b0 .part v0000016d645e57e0_0, 20, 5;
L_0000016d645ed170 .part v0000016d645e57e0_0, 7, 5;
L_0000016d645ef970 .arith/sum 32, v0000016d645e5b00_0, L_0000016d645ea470;
L_0000016d645ef290 .part v0000016d645e57e0_0, 0, 7;
L_0000016d645ef3d0 .cmp/eq 7, L_0000016d645ef290, L_0000016d645f43f8;
L_0000016d645ef6f0 .cmp/eq 32, L_0000016d64538750, L_0000016d64537250;
S_0000016d64463040 .scope module, "control" "controle" 11 78, 12 1 0, S_0000016d6445b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "mem_to_reg_out";
    .port_info 4 /OUTPUT 1 "reg_write_out";
    .port_info 5 /OUTPUT 1 "mem_read_out";
    .port_info 6 /OUTPUT 1 "mem_write_out";
    .port_info 7 /OUTPUT 1 "beq_instruction_out";
    .port_info 8 /OUTPUT 1 "aluSrc_out";
    .port_info 9 /OUTPUT 2 "aluOp_out";
v0000016d645cc060_0 .var "aluOp_out", 1 0;
v0000016d645cb3e0_0 .var "aluSrc_out", 0 0;
v0000016d645cada0_0 .var "beq_instruction_out", 0 0;
v0000016d645cb660_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645cb840_0 .var "mem_read_out", 0 0;
v0000016d645cc6a0_0 .var "mem_to_reg_out", 0 0;
v0000016d645cb8e0_0 .var "mem_write_out", 0 0;
v0000016d645cc740_0 .net "opcode", 6 0, L_0000016d645ef010;  1 drivers
v0000016d645cad00_0 .var "reg_write_out", 0 0;
v0000016d645caee0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
E_0000016d64563d60 .event posedge, v0000016d645becd0_0, v0000016d644ab580_0;
S_0000016d644631d0 .scope module, "hazard_detection_unit" "hazard_unit" 11 64, 13 1 0, S_0000016d6445b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "inst_opcode";
    .port_info 3 /INPUT 5 "src1";
    .port_info 4 /INPUT 5 "src2";
    .port_info 5 /INPUT 5 "dest_ex_mem";
    .port_info 6 /INPUT 5 "dest_mem_wb";
    .port_info 7 /INPUT 1 "branch_taken_flag";
    .port_info 8 /OUTPUT 1 "pc_enable";
    .port_info 9 /OUTPUT 1 "if_id_enable";
    .port_info 10 /OUTPUT 1 "stall_pipeline";
P_0000016d644b3350 .param/l "TYPE_I" 1 13 18, C4<0000011>;
P_0000016d644b3388 .param/l "TYPE_R" 1 13 15, C4<0110011>;
P_0000016d644b33c0 .param/l "TYPE_S" 1 13 16, C4<0100011>;
P_0000016d644b33f8 .param/l "TYPE_SB" 1 13 17, C4<1100011>;
L_0000016d645379c0 .functor OR 1, L_0000016d645eec50, L_0000016d645ed0d0, C4<0>, C4<0>;
L_0000016d645378e0 .functor OR 1, L_0000016d645379c0, L_0000016d645ee9d0, C4<0>, C4<0>;
L_0000016d64537e90 .functor OR 1, L_0000016d645378e0, L_0000016d645ee750, C4<0>, C4<0>;
L_0000016d64536f40 .functor OR 1, L_0000016d645edd50, L_0000016d645eee30, C4<0>, C4<0>;
L_0000016d64538670 .functor AND 1, L_0000016d645edcb0, L_0000016d64536f40, C4<1>, C4<1>;
L_0000016d64538910 .functor AND 1, L_0000016d64537e90, L_0000016d64538670, C4<1>, C4<1>;
L_0000016d64537950 .functor OR 1, L_0000016d645edf30, L_0000016d645ecbd0, C4<0>, C4<0>;
L_0000016d645373a0 .functor OR 1, L_0000016d64537950, L_0000016d645ee070, C4<0>, C4<0>;
L_0000016d64537d40 .functor OR 1, L_0000016d645ecef0, L_0000016d645eeed0, C4<0>, C4<0>;
L_0000016d64537410 .functor AND 1, L_0000016d645ee7f0, L_0000016d64537d40, C4<1>, C4<1>;
L_0000016d645386e0 .functor AND 1, L_0000016d645373a0, L_0000016d64537410, C4<1>, C4<1>;
L_0000016d64537db0 .functor OR 1, L_0000016d64538910, L_0000016d645386e0, C4<0>, C4<0>;
L_0000016d645f3ee8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000016d645cc7e0_0 .net/2u *"_ivl_0", 6 0, L_0000016d645f3ee8;  1 drivers
L_0000016d645f3f78 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000016d645caf80_0 .net/2u *"_ivl_10", 6 0, L_0000016d645f3f78;  1 drivers
v0000016d645cb020_0 .net *"_ivl_12", 0 0, L_0000016d645ee9d0;  1 drivers
v0000016d645cb520_0 .net *"_ivl_15", 0 0, L_0000016d645378e0;  1 drivers
L_0000016d645f3fc0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000016d645cb980_0 .net/2u *"_ivl_16", 6 0, L_0000016d645f3fc0;  1 drivers
v0000016d645cba20_0 .net *"_ivl_18", 0 0, L_0000016d645ee750;  1 drivers
v0000016d645cbac0_0 .net *"_ivl_2", 0 0, L_0000016d645eec50;  1 drivers
v0000016d645cdb80_0 .net *"_ivl_21", 0 0, L_0000016d64537e90;  1 drivers
v0000016d645ce620_0 .net *"_ivl_22", 31 0, L_0000016d645ed850;  1 drivers
L_0000016d645f4008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645cd680_0 .net *"_ivl_25", 26 0, L_0000016d645f4008;  1 drivers
L_0000016d645f4050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645ceee0_0 .net/2u *"_ivl_26", 31 0, L_0000016d645f4050;  1 drivers
v0000016d645cca00_0 .net *"_ivl_28", 0 0, L_0000016d645edcb0;  1 drivers
v0000016d645cdc20_0 .net *"_ivl_30", 0 0, L_0000016d645edd50;  1 drivers
v0000016d645cd7c0_0 .net *"_ivl_32", 0 0, L_0000016d645eee30;  1 drivers
v0000016d645cdfe0_0 .net *"_ivl_35", 0 0, L_0000016d64536f40;  1 drivers
v0000016d645cd220_0 .net *"_ivl_37", 0 0, L_0000016d64538670;  1 drivers
v0000016d645ce4e0_0 .net *"_ivl_39", 0 0, L_0000016d64538910;  1 drivers
L_0000016d645f3f30 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000016d645cdcc0_0 .net/2u *"_ivl_4", 6 0, L_0000016d645f3f30;  1 drivers
L_0000016d645f4098 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000016d645cd900_0 .net/2u *"_ivl_40", 6 0, L_0000016d645f4098;  1 drivers
v0000016d645ccb40_0 .net *"_ivl_42", 0 0, L_0000016d645edf30;  1 drivers
L_0000016d645f40e0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000016d645ce440_0 .net/2u *"_ivl_44", 6 0, L_0000016d645f40e0;  1 drivers
v0000016d645cdae0_0 .net *"_ivl_46", 0 0, L_0000016d645ecbd0;  1 drivers
v0000016d645cd540_0 .net *"_ivl_49", 0 0, L_0000016d64537950;  1 drivers
L_0000016d645f4128 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000016d645cdd60_0 .net/2u *"_ivl_50", 6 0, L_0000016d645f4128;  1 drivers
v0000016d645ccfa0_0 .net *"_ivl_52", 0 0, L_0000016d645ee070;  1 drivers
v0000016d645ce080_0 .net *"_ivl_55", 0 0, L_0000016d645373a0;  1 drivers
v0000016d645ce300_0 .net *"_ivl_56", 31 0, L_0000016d645ee250;  1 drivers
L_0000016d645f4170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645ccc80_0 .net *"_ivl_59", 26 0, L_0000016d645f4170;  1 drivers
v0000016d645ce580_0 .net *"_ivl_6", 0 0, L_0000016d645ed0d0;  1 drivers
L_0000016d645f41b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645cebc0_0 .net/2u *"_ivl_60", 31 0, L_0000016d645f41b8;  1 drivers
v0000016d645ced00_0 .net *"_ivl_62", 0 0, L_0000016d645ee7f0;  1 drivers
v0000016d645cee40_0 .net *"_ivl_64", 0 0, L_0000016d645ecef0;  1 drivers
v0000016d645cde00_0 .net *"_ivl_66", 0 0, L_0000016d645eeed0;  1 drivers
v0000016d645ceb20_0 .net *"_ivl_69", 0 0, L_0000016d64537d40;  1 drivers
v0000016d645cd040_0 .net *"_ivl_71", 0 0, L_0000016d64537410;  1 drivers
v0000016d645ce3a0_0 .net *"_ivl_73", 0 0, L_0000016d645386e0;  1 drivers
v0000016d645ce6c0_0 .net *"_ivl_9", 0 0, L_0000016d645379c0;  1 drivers
v0000016d645cf160_0 .net "branch_taken_flag", 0 0, L_0000016d64537b10;  alias, 1 drivers
v0000016d645cd360_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645cd4a0_0 .net "dest_ex_mem", 4 0, v0000016d645bf4f0_0;  alias, 1 drivers
v0000016d645cdea0_0 .net "dest_mem_wb", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645cd5e0_0 .net "has_data_hazard", 0 0, L_0000016d64537db0;  1 drivers
v0000016d645ce760_0 .var "if_id_enable", 0 0;
v0000016d645cdf40_0 .net "inst_opcode", 6 0, L_0000016d645eea70;  1 drivers
v0000016d645cd860_0 .var "pc_enable", 0 0;
v0000016d645ce940_0 .net "rst", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
v0000016d645ce800_0 .net "src1", 4 0, L_0000016d645eebb0;  alias, 1 drivers
v0000016d645cd9a0_0 .net "src2", 4 0, L_0000016d645ef0b0;  alias, 1 drivers
v0000016d645cd400_0 .var "stall_pipeline", 0 0;
E_0000016d645644e0 .event anyedge, v0000016d645becd0_0, v0000016d645cd5e0_0;
E_0000016d645647a0 .event anyedge, v0000016d645becd0_0, v0000016d645cd5e0_0, v0000016d645cdf40_0, v0000016d645cf160_0;
L_0000016d645eec50 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f3ee8;
L_0000016d645ed0d0 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f3f30;
L_0000016d645ee9d0 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f3f78;
L_0000016d645ee750 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f3fc0;
L_0000016d645ed850 .concat [ 5 27 0 0], L_0000016d645eebb0, L_0000016d645f4008;
L_0000016d645edcb0 .cmp/ne 32, L_0000016d645ed850, L_0000016d645f4050;
L_0000016d645edd50 .cmp/eq 5, L_0000016d645eebb0, v0000016d645bf4f0_0;
L_0000016d645eee30 .cmp/eq 5, L_0000016d645eebb0, L_0000016d6451b600;
L_0000016d645edf30 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f4098;
L_0000016d645ecbd0 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f40e0;
L_0000016d645ee070 .cmp/eq 7, L_0000016d645eea70, L_0000016d645f4128;
L_0000016d645ee250 .concat [ 5 27 0 0], L_0000016d645ef0b0, L_0000016d645f4170;
L_0000016d645ee7f0 .cmp/ne 32, L_0000016d645ee250, L_0000016d645f41b8;
L_0000016d645ecef0 .cmp/eq 5, L_0000016d645ef0b0, v0000016d645bf4f0_0;
L_0000016d645eeed0 .cmp/eq 5, L_0000016d645ef0b0, L_0000016d6451b600;
S_0000016d64463360 .scope module, "id_ex_register" "id_ex_register" 11 91, 14 1 0, S_0000016d6445b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 1 "aluSrc_in";
    .port_info 8 /INPUT 2 "aluOp_in";
    .port_info 9 /INPUT 5 "rs1_in";
    .port_info 10 /INPUT 5 "rs2_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 32 "imediato_in";
    .port_info 13 /INPUT 32 "reg_a_in";
    .port_info 14 /INPUT 32 "reg_b_in";
    .port_info 15 /INPUT 7 "funct7_in";
    .port_info 16 /INPUT 3 "funct3_in";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out";
    .port_info 18 /OUTPUT 1 "reg_write_out";
    .port_info 19 /OUTPUT 1 "mem_read_out";
    .port_info 20 /OUTPUT 1 "mem_write_out";
    .port_info 21 /OUTPUT 1 "beq_instruction_out";
    .port_info 22 /OUTPUT 1 "aluSrc_out";
    .port_info 23 /OUTPUT 2 "aluOp_out";
    .port_info 24 /OUTPUT 5 "rs1_out";
    .port_info 25 /OUTPUT 5 "rs2_out";
    .port_info 26 /OUTPUT 5 "rd_out";
    .port_info 27 /OUTPUT 32 "imediato_out";
    .port_info 28 /OUTPUT 32 "reg_a_out";
    .port_info 29 /OUTPUT 32 "reg_b_out";
    .port_info 30 /OUTPUT 7 "funct7_out";
    .port_info 31 /OUTPUT 3 "funct3_out";
v0000016d645ce120_0 .net "aluOp_in", 1 0, L_0000016d645ed490;  1 drivers
v0000016d645ce1c0_0 .var "aluOp_out", 1 0;
v0000016d645ce8a0_0 .net "aluSrc_in", 0 0, L_0000016d645ed3f0;  1 drivers
v0000016d645cd720_0 .var "aluSrc_out", 0 0;
v0000016d645ce9e0_0 .net "beq_instruction_in", 0 0, L_0000016d645ecdb0;  1 drivers
v0000016d645cea80_0 .var "beq_instruction_out", 0 0;
v0000016d645ccd20_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645cda40_0 .net "funct3_in", 2 0, L_0000016d645ee430;  1 drivers
v0000016d645cef80_0 .var "funct3_out", 2 0;
v0000016d645ccbe0_0 .net "funct7_in", 6 0, L_0000016d645ee390;  1 drivers
v0000016d645cd0e0_0 .var "funct7_out", 6 0;
v0000016d645cf020_0 .net "imediato_in", 31 0, L_0000016d645ea470;  alias, 1 drivers
v0000016d645ce260_0 .var "imediato_out", 31 0;
v0000016d645ceda0_0 .net "mem_read_in", 0 0, L_0000016d645eeb10;  1 drivers
v0000016d645cec60_0 .var "mem_read_out", 0 0;
v0000016d645cf0c0_0 .net "mem_to_reg_in", 0 0, L_0000016d645ecc70;  1 drivers
v0000016d645ccaa0_0 .var "mem_to_reg_out", 0 0;
v0000016d645cd2c0_0 .net "mem_write_in", 0 0, L_0000016d645ecf90;  1 drivers
v0000016d645ccdc0_0 .var "mem_write_out", 0 0;
v0000016d645cce60_0 .net "rd_in", 4 0, L_0000016d645ed170;  alias, 1 drivers
v0000016d645ccf00_0 .var "rd_out", 4 0;
v0000016d645cd180_0 .net "reg_a_in", 31 0, L_0000016d64538750;  alias, 1 drivers
v0000016d645cfa20_0 .var "reg_a_out", 31 0;
v0000016d645d07e0_0 .net "reg_b_in", 31 0, L_0000016d64537250;  alias, 1 drivers
v0000016d645cf5c0_0 .var "reg_b_out", 31 0;
v0000016d645cf200_0 .net "reg_write_in", 0 0, L_0000016d645ee2f0;  1 drivers
v0000016d645d0100_0 .var "reg_write_out", 0 0;
v0000016d645cf700_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
v0000016d645d01a0_0 .net "rs1_in", 4 0, L_0000016d645eebb0;  alias, 1 drivers
v0000016d645d0240_0 .var "rs1_out", 4 0;
v0000016d645cffc0_0 .net "rs2_in", 4 0, L_0000016d645ef0b0;  alias, 1 drivers
v0000016d645d0880_0 .var "rs2_out", 4 0;
S_0000016d6442e2e0 .scope module, "imm_gen" "gerador_imediato" 11 47, 15 1 0, S_0000016d6445b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
L_0000016d645376b0 .functor OR 1, L_0000016d645eadd0, L_0000016d645eb370, C4<0>, C4<0>;
v0000016d645cf660_0 .net *"_ivl_11", 0 0, L_0000016d645ec090;  1 drivers
v0000016d645d0600_0 .net *"_ivl_13", 0 0, L_0000016d645ec3b0;  1 drivers
v0000016d645cf2a0_0 .net *"_ivl_15", 5 0, L_0000016d645ec130;  1 drivers
v0000016d645d0060_0 .net *"_ivl_17", 3 0, L_0000016d645eb870;  1 drivers
L_0000016d645f3af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645cfb60_0 .net/2u *"_ivl_18", 0 0, L_0000016d645f3af8;  1 drivers
L_0000016d645f3b40 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000016d645cf340_0 .net/2u *"_ivl_22", 6 0, L_0000016d645f3b40;  1 drivers
v0000016d645d0420_0 .net *"_ivl_24", 0 0, L_0000016d645eadd0;  1 drivers
L_0000016d645f3b88 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000016d645d0380_0 .net/2u *"_ivl_26", 6 0, L_0000016d645f3b88;  1 drivers
v0000016d645cfe80_0 .net *"_ivl_28", 0 0, L_0000016d645eb370;  1 drivers
v0000016d645d04c0_0 .net *"_ivl_31", 0 0, L_0000016d645376b0;  1 drivers
v0000016d645cf3e0_0 .net *"_ivl_33", 0 0, L_0000016d645ec450;  1 drivers
v0000016d645cf480_0 .net *"_ivl_34", 19 0, L_0000016d645eb4b0;  1 drivers
v0000016d645d02e0_0 .net *"_ivl_36", 31 0, L_0000016d645eae70;  1 drivers
L_0000016d645f3bd0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000016d645d0560_0 .net/2u *"_ivl_38", 6 0, L_0000016d645f3bd0;  1 drivers
v0000016d645cf7a0_0 .net *"_ivl_40", 0 0, L_0000016d645ec810;  1 drivers
v0000016d645d06a0_0 .net *"_ivl_43", 0 0, L_0000016d645eb230;  1 drivers
v0000016d645cfc00_0 .net *"_ivl_44", 19 0, L_0000016d645eb410;  1 drivers
v0000016d645d0740_0 .net *"_ivl_46", 31 0, L_0000016d645ec4f0;  1 drivers
L_0000016d645f3c18 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000016d645cff20_0 .net/2u *"_ivl_48", 6 0, L_0000016d645f3c18;  1 drivers
v0000016d645cf520_0 .net *"_ivl_5", 6 0, L_0000016d645ec770;  1 drivers
v0000016d645cf840_0 .net *"_ivl_50", 0 0, L_0000016d645ec270;  1 drivers
v0000016d645cf8e0_0 .net *"_ivl_53", 0 0, L_0000016d645ec590;  1 drivers
v0000016d645cf980_0 .net *"_ivl_54", 18 0, L_0000016d645ec8b0;  1 drivers
v0000016d645cfca0_0 .net *"_ivl_56", 31 0, L_0000016d645ec950;  1 drivers
L_0000016d645f3c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645cfac0_0 .net/2u *"_ivl_58", 31 0, L_0000016d645f3c60;  1 drivers
v0000016d645cfd40_0 .net *"_ivl_60", 31 0, L_0000016d645ea290;  1 drivers
v0000016d645cfde0_0 .net *"_ivl_62", 31 0, L_0000016d645ea330;  1 drivers
v0000016d645d29f0_0 .net *"_ivl_7", 4 0, L_0000016d645ead30;  1 drivers
v0000016d645d1d70_0 .net "imm_b", 12 0, L_0000016d645ea790;  1 drivers
v0000016d645d1910_0 .net "imm_i", 11 0, L_0000016d645eab50;  1 drivers
v0000016d645d3170_0 .net "imm_s", 11 0, L_0000016d645eb2d0;  1 drivers
v0000016d645d14b0_0 .net "immediate", 31 0, L_0000016d645ea470;  alias, 1 drivers
v0000016d645d1af0_0 .net "instruction", 31 0, v0000016d645e57e0_0;  alias, 1 drivers
v0000016d645d15f0_0 .net "opcode", 6 0, L_0000016d645eaf10;  1 drivers
L_0000016d645eaf10 .part v0000016d645e57e0_0, 0, 7;
L_0000016d645eab50 .part v0000016d645e57e0_0, 20, 12;
L_0000016d645ec770 .part v0000016d645e57e0_0, 25, 7;
L_0000016d645ead30 .part v0000016d645e57e0_0, 7, 5;
L_0000016d645eb2d0 .concat [ 5 7 0 0], L_0000016d645ead30, L_0000016d645ec770;
L_0000016d645ec090 .part v0000016d645e57e0_0, 31, 1;
L_0000016d645ec3b0 .part v0000016d645e57e0_0, 7, 1;
L_0000016d645ec130 .part v0000016d645e57e0_0, 25, 6;
L_0000016d645eb870 .part v0000016d645e57e0_0, 8, 4;
LS_0000016d645ea790_0_0 .concat [ 1 4 6 1], L_0000016d645f3af8, L_0000016d645eb870, L_0000016d645ec130, L_0000016d645ec3b0;
LS_0000016d645ea790_0_4 .concat [ 1 0 0 0], L_0000016d645ec090;
L_0000016d645ea790 .concat [ 12 1 0 0], LS_0000016d645ea790_0_0, LS_0000016d645ea790_0_4;
L_0000016d645eadd0 .cmp/eq 7, L_0000016d645eaf10, L_0000016d645f3b40;
L_0000016d645eb370 .cmp/eq 7, L_0000016d645eaf10, L_0000016d645f3b88;
L_0000016d645ec450 .part L_0000016d645eab50, 11, 1;
LS_0000016d645eb4b0_0_0 .concat [ 1 1 1 1], L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450;
LS_0000016d645eb4b0_0_4 .concat [ 1 1 1 1], L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450;
LS_0000016d645eb4b0_0_8 .concat [ 1 1 1 1], L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450;
LS_0000016d645eb4b0_0_12 .concat [ 1 1 1 1], L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450;
LS_0000016d645eb4b0_0_16 .concat [ 1 1 1 1], L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450, L_0000016d645ec450;
LS_0000016d645eb4b0_1_0 .concat [ 4 4 4 4], LS_0000016d645eb4b0_0_0, LS_0000016d645eb4b0_0_4, LS_0000016d645eb4b0_0_8, LS_0000016d645eb4b0_0_12;
LS_0000016d645eb4b0_1_4 .concat [ 4 0 0 0], LS_0000016d645eb4b0_0_16;
L_0000016d645eb4b0 .concat [ 16 4 0 0], LS_0000016d645eb4b0_1_0, LS_0000016d645eb4b0_1_4;
L_0000016d645eae70 .concat [ 12 20 0 0], L_0000016d645eab50, L_0000016d645eb4b0;
L_0000016d645ec810 .cmp/eq 7, L_0000016d645eaf10, L_0000016d645f3bd0;
L_0000016d645eb230 .part L_0000016d645eb2d0, 11, 1;
LS_0000016d645eb410_0_0 .concat [ 1 1 1 1], L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230;
LS_0000016d645eb410_0_4 .concat [ 1 1 1 1], L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230;
LS_0000016d645eb410_0_8 .concat [ 1 1 1 1], L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230;
LS_0000016d645eb410_0_12 .concat [ 1 1 1 1], L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230;
LS_0000016d645eb410_0_16 .concat [ 1 1 1 1], L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230, L_0000016d645eb230;
LS_0000016d645eb410_1_0 .concat [ 4 4 4 4], LS_0000016d645eb410_0_0, LS_0000016d645eb410_0_4, LS_0000016d645eb410_0_8, LS_0000016d645eb410_0_12;
LS_0000016d645eb410_1_4 .concat [ 4 0 0 0], LS_0000016d645eb410_0_16;
L_0000016d645eb410 .concat [ 16 4 0 0], LS_0000016d645eb410_1_0, LS_0000016d645eb410_1_4;
L_0000016d645ec4f0 .concat [ 12 20 0 0], L_0000016d645eb2d0, L_0000016d645eb410;
L_0000016d645ec270 .cmp/eq 7, L_0000016d645eaf10, L_0000016d645f3c18;
L_0000016d645ec590 .part L_0000016d645ea790, 12, 1;
LS_0000016d645ec8b0_0_0 .concat [ 1 1 1 1], L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590;
LS_0000016d645ec8b0_0_4 .concat [ 1 1 1 1], L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590;
LS_0000016d645ec8b0_0_8 .concat [ 1 1 1 1], L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590;
LS_0000016d645ec8b0_0_12 .concat [ 1 1 1 1], L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590;
LS_0000016d645ec8b0_0_16 .concat [ 1 1 1 0], L_0000016d645ec590, L_0000016d645ec590, L_0000016d645ec590;
LS_0000016d645ec8b0_1_0 .concat [ 4 4 4 4], LS_0000016d645ec8b0_0_0, LS_0000016d645ec8b0_0_4, LS_0000016d645ec8b0_0_8, LS_0000016d645ec8b0_0_12;
LS_0000016d645ec8b0_1_4 .concat [ 3 0 0 0], LS_0000016d645ec8b0_0_16;
L_0000016d645ec8b0 .concat [ 16 3 0 0], LS_0000016d645ec8b0_1_0, LS_0000016d645ec8b0_1_4;
L_0000016d645ec950 .concat [ 13 19 0 0], L_0000016d645ea790, L_0000016d645ec8b0;
L_0000016d645ea290 .functor MUXZ 32, L_0000016d645f3c60, L_0000016d645ec950, L_0000016d645ec270, C4<>;
L_0000016d645ea330 .functor MUXZ 32, L_0000016d645ea290, L_0000016d645ec4f0, L_0000016d645ec810, C4<>;
L_0000016d645ea470 .functor MUXZ 32, L_0000016d645ea330, L_0000016d645eae70, L_0000016d645376b0, C4<>;
S_0000016d6447e990 .scope module, "registradores" "register_file" 11 52, 16 1 0, S_0000016d6445b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 5 "endereco_fonte1";
    .port_info 3 /INPUT 5 "endereco_fonte2";
    .port_info 4 /INPUT 5 "endereco_destino";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "dado_fonte1";
    .port_info 8 /OUTPUT 32 "dado_fonte2";
L_0000016d64538750 .functor BUFZ 32, L_0000016d645ee6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d64537250 .functor BUFZ 32, L_0000016d645ed350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d645f3ca8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016d645dca70_0 .net/2u *"_ivl_31", 31 0, L_0000016d645f3ca8;  1 drivers
v0000016d645dcd90_0 .net *"_ivl_33", 31 0, L_0000016d645edb70;  1 drivers
L_0000016d645f3cf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645dc4d0_0 .net/2u *"_ivl_35", 31 0, L_0000016d645f3cf0;  1 drivers
v0000016d645dc610_0 .net *"_ivl_50", 31 0, L_0000016d645ee6b0;  1 drivers
v0000016d645dc9d0_0 .net *"_ivl_52", 6 0, L_0000016d645ed030;  1 drivers
L_0000016d645f3e58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645dc250_0 .net *"_ivl_55", 1 0, L_0000016d645f3e58;  1 drivers
v0000016d645dc6b0_0 .net *"_ivl_58", 31 0, L_0000016d645ed350;  1 drivers
v0000016d645dc750_0 .net *"_ivl_60", 6 0, L_0000016d645edc10;  1 drivers
L_0000016d645f3ea0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645dd470_0 .net *"_ivl_63", 1 0, L_0000016d645f3ea0;  1 drivers
v0000016d645dce30_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645dcbb0_0 .net "dado_escrita", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645dd150_0 .net "dado_fonte1", 31 0, L_0000016d64538750;  alias, 1 drivers
v0000016d645dd5b0_0 .net "dado_fonte2", 31 0, L_0000016d64537250;  alias, 1 drivers
v0000016d645dd510_0 .net "endereco_destino", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645dcc50_0 .net "endereco_fonte1", 4 0, L_0000016d645eebb0;  alias, 1 drivers
v0000016d645dced0_0 .net "endereco_fonte2", 4 0, L_0000016d645ef0b0;  alias, 1 drivers
v0000016d645dd1f0_0 .net "habilita_escrita", 0 0, L_0000016d6451bfa0;  alias, 1 drivers
v0000016d645dc7f0_0 .net "habilitacao_escrita", 31 0, L_0000016d645edfd0;  1 drivers
v0000016d645dd0b0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
v0000016d645dc390 .array "saidas", 0 31;
v0000016d645dc390_0 .net v0000016d645dc390 0, 31 0, v0000016d645dc430_0; 1 drivers
v0000016d645dc390_1 .net v0000016d645dc390 1, 31 0, v0000016d645d2ef0_0; 1 drivers
L_0000016d645f3e10 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
RS_0000016d64576ea8 .resolv tri, v0000016d645d30d0_0, L_0000016d645f3e10;
v0000016d645dc390_2 .net8 v0000016d645dc390 2, 31 0, RS_0000016d64576ea8; 2 drivers
L_0000016d645f3dc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
RS_0000016d64576ff8 .resolv tri, v0000016d645d1190_0, L_0000016d645f3dc8;
v0000016d645dc390_3 .net8 v0000016d645dc390 3, 31 0, RS_0000016d64576ff8; 2 drivers
v0000016d645dc390_4 .net v0000016d645dc390 4, 31 0, v0000016d645d2db0_0; 1 drivers
v0000016d645dc390_5 .net v0000016d645dc390 5, 31 0, v0000016d645d3030_0; 1 drivers
v0000016d645dc390_6 .net v0000016d645dc390 6, 31 0, v0000016d645d2450_0; 1 drivers
v0000016d645dc390_7 .net v0000016d645dc390 7, 31 0, v0000016d645d1eb0_0; 1 drivers
v0000016d645dc390_8 .net v0000016d645dc390 8, 31 0, v0000016d645d2770_0; 1 drivers
v0000016d645dc390_9 .net v0000016d645dc390 9, 31 0, v0000016d645d1ff0_0; 1 drivers
v0000016d645dc390_10 .net v0000016d645dc390 10, 31 0, v0000016d645d2bd0_0; 1 drivers
v0000016d645dc390_11 .net v0000016d645dc390 11, 31 0, v0000016d645d1230_0; 1 drivers
v0000016d645dc390_12 .net v0000016d645dc390 12, 31 0, v0000016d645d3e90_0; 1 drivers
v0000016d645dc390_13 .net v0000016d645dc390 13, 31 0, v0000016d645d3cb0_0; 1 drivers
v0000016d645dc390_14 .net v0000016d645dc390 14, 31 0, v0000016d645d3a30_0; 1 drivers
v0000016d645dc390_15 .net v0000016d645dc390 15, 31 0, v0000016d645d4390_0; 1 drivers
v0000016d645dc390_16 .net v0000016d645dc390 16, 31 0, v0000016d645d3990_0; 1 drivers
v0000016d645dc390_17 .net v0000016d645dc390 17, 31 0, v0000016d645d3490_0; 1 drivers
v0000016d645dc390_18 .net v0000016d645dc390 18, 31 0, v0000016d645d3210_0; 1 drivers
v0000016d645dc390_19 .net v0000016d645dc390 19, 31 0, v0000016d645d3df0_0; 1 drivers
v0000016d645dc390_20 .net v0000016d645dc390 20, 31 0, v0000016d645d9e10_0; 1 drivers
v0000016d645dc390_21 .net v0000016d645dc390 21, 31 0, v0000016d645db490_0; 1 drivers
v0000016d645dc390_22 .net v0000016d645dc390 22, 31 0, v0000016d645da9f0_0; 1 drivers
v0000016d645dc390_23 .net v0000016d645dc390 23, 31 0, v0000016d645dc110_0; 1 drivers
v0000016d645dc390_24 .net v0000016d645dc390 24, 31 0, v0000016d645daef0_0; 1 drivers
v0000016d645dc390_25 .net v0000016d645dc390 25, 31 0, v0000016d645db530_0; 1 drivers
v0000016d645dc390_26 .net v0000016d645dc390 26, 31 0, v0000016d645dac70_0; 1 drivers
v0000016d645dc390_27 .net v0000016d645dc390 27, 31 0, v0000016d645da270_0; 1 drivers
v0000016d645dc390_28 .net v0000016d645dc390 28, 31 0, v0000016d645da310_0; 1 drivers
v0000016d645dc390_29 .net v0000016d645dc390 29, 31 0, v0000016d645db8f0_0; 1 drivers
v0000016d645dc390_30 .net v0000016d645dc390 30, 31 0, v0000016d645da450_0; 1 drivers
v0000016d645dc390_31 .net v0000016d645dc390 31, 31 0, v0000016d645da4f0_0; 1 drivers
L_0000016d645ea510 .part L_0000016d645edfd0, 1, 1;
L_0000016d645ea5b0 .part L_0000016d645edfd0, 2, 1;
L_0000016d645ee930 .part L_0000016d645edfd0, 3, 1;
L_0000016d645ed710 .part L_0000016d645edfd0, 4, 1;
L_0000016d645ee110 .part L_0000016d645edfd0, 5, 1;
L_0000016d645ecd10 .part L_0000016d645edfd0, 6, 1;
L_0000016d645ee4d0 .part L_0000016d645edfd0, 7, 1;
L_0000016d645eed90 .part L_0000016d645edfd0, 8, 1;
L_0000016d645ef150 .part L_0000016d645edfd0, 9, 1;
L_0000016d645ee610 .part L_0000016d645edfd0, 10, 1;
L_0000016d645eecf0 .part L_0000016d645edfd0, 11, 1;
L_0000016d645ece50 .part L_0000016d645edfd0, 12, 1;
L_0000016d645eddf0 .part L_0000016d645edfd0, 13, 1;
L_0000016d645ee570 .part L_0000016d645edfd0, 14, 1;
L_0000016d645ed2b0 .part L_0000016d645edfd0, 15, 1;
L_0000016d645eca90 .part L_0000016d645edfd0, 16, 1;
L_0000016d645eda30 .part L_0000016d645edfd0, 17, 1;
L_0000016d645ed990 .part L_0000016d645edfd0, 18, 1;
L_0000016d645ecb30 .part L_0000016d645edfd0, 19, 1;
L_0000016d645ede90 .part L_0000016d645edfd0, 20, 1;
L_0000016d645ee890 .part L_0000016d645edfd0, 21, 1;
L_0000016d645ed210 .part L_0000016d645edfd0, 22, 1;
L_0000016d645ed8f0 .part L_0000016d645edfd0, 23, 1;
L_0000016d645ed7b0 .part L_0000016d645edfd0, 24, 1;
L_0000016d645ed5d0 .part L_0000016d645edfd0, 25, 1;
L_0000016d645ed670 .part L_0000016d645edfd0, 26, 1;
L_0000016d645eef70 .part L_0000016d645edfd0, 27, 1;
L_0000016d645ee1b0 .part L_0000016d645edfd0, 28, 1;
L_0000016d645ed530 .part L_0000016d645edfd0, 29, 1;
L_0000016d645edad0 .part L_0000016d645edfd0, 30, 1;
L_0000016d645ef1f0 .part L_0000016d645edfd0, 31, 1;
L_0000016d645edb70 .shift/l 32, L_0000016d645f3ca8, L_0000016d6451b600;
L_0000016d645edfd0 .functor MUXZ 32, L_0000016d645f3cf0, L_0000016d645edb70, L_0000016d6451bfa0, C4<>;
L_0000016d645ee6b0 .array/port v0000016d645dc390, L_0000016d645ed030;
L_0000016d645ed030 .concat [ 5 2 0 0], L_0000016d645eebb0, L_0000016d645f3e58;
L_0000016d645ed350 .array/port v0000016d645dc390, L_0000016d645edc10;
L_0000016d645edc10 .concat [ 5 2 0 0], L_0000016d645ef0b0, L_0000016d645f3ea0;
S_0000016d6447eb20 .scope generate, "registradores[1]" "registradores[1]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645642e0 .param/l "idx" 0 16 33, +C4<01>;
S_0000016d645d5500 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d6447eb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d0dd0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d1730_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d2ef0_0 .var "dado_saida", 31 0;
v0000016d645d2a90_0 .net "habilita_escrita", 0 0, L_0000016d645ea510;  1 drivers
v0000016d645d1e10_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d5690 .scope generate, "registradores[2]" "registradores[2]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564920 .param/l "idx" 0 16 33, +C4<010>;
S_0000016d645d5050 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d5690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d2f90_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d2d10_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d30d0_0 .var "dado_saida", 31 0;
v0000016d645d2130_0 .net "habilita_escrita", 0 0, L_0000016d645ea5b0;  1 drivers
v0000016d645d2c70_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d4ba0 .scope generate, "registradores[3]" "registradores[3]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563ee0 .param/l "idx" 0 16 33, +C4<011>;
S_0000016d645d4ec0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d4ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d2810_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d0a10_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d1190_0 .var "dado_saida", 31 0;
v0000016d645d1690_0 .net "habilita_escrita", 0 0, L_0000016d645ee930;  1 drivers
v0000016d645d1550_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d5820 .scope generate, "registradores[4]" "registradores[4]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563f20 .param/l "idx" 0 16 33, +C4<0100>;
S_0000016d645d4a10 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d19b0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d0ab0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d2db0_0 .var "dado_saida", 31 0;
v0000016d645d10f0_0 .net "habilita_escrita", 0 0, L_0000016d645ed710;  1 drivers
v0000016d645d21d0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d4d30 .scope generate, "registradores[5]" "registradores[5]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645643a0 .param/l "idx" 0 16 33, +C4<0101>;
S_0000016d645d51e0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d4d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d17d0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d1a50_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3030_0 .var "dado_saida", 31 0;
v0000016d645d2090_0 .net "habilita_escrita", 0 0, L_0000016d645ee110;  1 drivers
v0000016d645d2270_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d5370 .scope generate, "registradores[6]" "registradores[6]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645643e0 .param/l "idx" 0 16 33, +C4<0110>;
S_0000016d645d5bb0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d5370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d0b50_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d2310_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d2450_0 .var "dado_saida", 31 0;
v0000016d645d1cd0_0 .net "habilita_escrita", 0 0, L_0000016d645ecd10;  1 drivers
v0000016d645d26d0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d6ce0 .scope generate, "registradores[7]" "registradores[7]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564120 .param/l "idx" 0 16 33, +C4<0111>;
S_0000016d645d66a0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d6ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d23b0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d0fb0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d1eb0_0 .var "dado_saida", 31 0;
v0000016d645d1870_0 .net "habilita_escrita", 0 0, L_0000016d645ee4d0;  1 drivers
v0000016d645d2e50_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d6830 .scope generate, "registradores[8]" "registradores[8]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564420 .param/l "idx" 0 16 33, +C4<01000>;
S_0000016d645d6060 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d6830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d1b90_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d0bf0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d2770_0 .var "dado_saida", 31 0;
v0000016d645d28b0_0 .net "habilita_escrita", 0 0, L_0000016d645eed90;  1 drivers
v0000016d645d24f0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d6510 .scope generate, "registradores[9]" "registradores[9]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563de0 .param/l "idx" 0 16 33, +C4<01001>;
S_0000016d645d77d0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d6510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d1c30_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d1f50_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d1ff0_0 .var "dado_saida", 31 0;
v0000016d645d2590_0 .net "habilita_escrita", 0 0, L_0000016d645ef150;  1 drivers
v0000016d645d2630_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d6b50 .scope generate, "registradores[10]" "registradores[10]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563e20 .param/l "idx" 0 16 33, +C4<01010>;
S_0000016d645d7640 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d6b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d0c90_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d2b30_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d2bd0_0 .var "dado_saida", 31 0;
v0000016d645d0d30_0 .net "habilita_escrita", 0 0, L_0000016d645ee610;  1 drivers
v0000016d645d0e70_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d61f0 .scope generate, "registradores[11]" "registradores[11]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563e60 .param/l "idx" 0 16 33, +C4<01011>;
S_0000016d645d6e70 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d61f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d0f10_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d1050_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d1230_0 .var "dado_saida", 31 0;
v0000016d645d12d0_0 .net "habilita_escrita", 0 0, L_0000016d645eecf0;  1 drivers
v0000016d645d1370_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d5a20 .scope generate, "registradores[12]" "registradores[12]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563f60 .param/l "idx" 0 16 33, +C4<01100>;
S_0000016d645d5d40 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d5a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d1410_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d3710_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3e90_0 .var "dado_saida", 31 0;
v0000016d645d4890_0 .net "habilita_escrita", 0 0, L_0000016d645ece50;  1 drivers
v0000016d645d3c10_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d69c0 .scope generate, "registradores[13]" "registradores[13]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564460 .param/l "idx" 0 16 33, +C4<01101>;
S_0000016d645d5ed0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d69c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d3670_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d4110_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3cb0_0 .var "dado_saida", 31 0;
v0000016d645d3850_0 .net "habilita_escrita", 0 0, L_0000016d645eddf0;  1 drivers
v0000016d645d32b0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d6380 .scope generate, "registradores[14]" "registradores[14]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564520 .param/l "idx" 0 16 33, +C4<01110>;
S_0000016d645d7000 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d6380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d3f30_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d41b0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3a30_0 .var "dado_saida", 31 0;
v0000016d645d46b0_0 .net "habilita_escrita", 0 0, L_0000016d645ee570;  1 drivers
v0000016d645d3530_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d7190 .scope generate, "registradores[15]" "registradores[15]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564060 .param/l "idx" 0 16 33, +C4<01111>;
S_0000016d645d7320 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d7190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d4430_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d3fd0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d4390_0 .var "dado_saida", 31 0;
v0000016d645d4250_0 .net "habilita_escrita", 0 0, L_0000016d645ed2b0;  1 drivers
v0000016d645d3350_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d74b0 .scope generate, "registradores[16]" "registradores[16]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563fa0 .param/l "idx" 0 16 33, +C4<010000>;
S_0000016d645d8520 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d74b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d37b0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d33f0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3990_0 .var "dado_saida", 31 0;
v0000016d645d44d0_0 .net "habilita_escrita", 0 0, L_0000016d645eca90;  1 drivers
v0000016d645d38f0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d8e80 .scope generate, "registradores[17]" "registradores[17]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564b20 .param/l "idx" 0 16 33, +C4<010001>;
S_0000016d645d7a30 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d8e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d4070_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d4570_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3490_0 .var "dado_saida", 31 0;
v0000016d645d3ad0_0 .net "habilita_escrita", 0 0, L_0000016d645eda30;  1 drivers
v0000016d645d42f0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d7ee0 .scope generate, "registradores[18]" "registradores[18]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564960 .param/l "idx" 0 16 33, +C4<010010>;
S_0000016d645d7bc0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d7ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d4610_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d35d0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3210_0 .var "dado_saida", 31 0;
v0000016d645d4750_0 .net "habilita_escrita", 0 0, L_0000016d645ed990;  1 drivers
v0000016d645d3b70_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d8070 .scope generate, "registradores[19]" "registradores[19]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645648a0 .param/l "idx" 0 16 33, +C4<010011>;
S_0000016d645d8200 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d8070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d47f0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d3d50_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d3df0_0 .var "dado_saida", 31 0;
v0000016d645dad10_0 .net "habilita_escrita", 0 0, L_0000016d645ecb30;  1 drivers
v0000016d645da3b0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d94c0 .scope generate, "registradores[20]" "registradores[20]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645649a0 .param/l "idx" 0 16 33, +C4<010100>;
S_0000016d645d9010 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d94c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645db670_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d9a50_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645d9e10_0 .var "dado_saida", 31 0;
v0000016d645dbdf0_0 .net "habilita_escrita", 0 0, L_0000016d645ede90;  1 drivers
v0000016d645da8b0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d8cf0 .scope generate, "registradores[21]" "registradores[21]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564560 .param/l "idx" 0 16 33, +C4<010101>;
S_0000016d645d86b0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d8cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645db710_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d9cd0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645db490_0 .var "dado_saida", 31 0;
v0000016d645da090_0 .net "habilita_escrita", 0 0, L_0000016d645ee890;  1 drivers
v0000016d645d9c30_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d7d50 .scope generate, "registradores[22]" "registradores[22]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564aa0 .param/l "idx" 0 16 33, +C4<010110>;
S_0000016d645d8840 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d7d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645dae50_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645d9af0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645da9f0_0 .var "dado_saida", 31 0;
v0000016d645dadb0_0 .net "habilita_escrita", 0 0, L_0000016d645ed210;  1 drivers
v0000016d645d9b90_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d9330 .scope generate, "registradores[23]" "registradores[23]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645641a0 .param/l "idx" 0 16 33, +C4<010111>;
S_0000016d645d91a0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d9330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645da770_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645db210_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645dc110_0 .var "dado_saida", 31 0;
v0000016d645dab30_0 .net "habilita_escrita", 0 0, L_0000016d645ed8f0;  1 drivers
v0000016d645d9ff0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d8390 .scope generate, "registradores[24]" "registradores[24]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645641e0 .param/l "idx" 0 16 33, +C4<011000>;
S_0000016d645d9650 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d8390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645da950_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645db3f0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645daef0_0 .var "dado_saida", 31 0;
v0000016d645d9d70_0 .net "habilita_escrita", 0 0, L_0000016d645ed7b0;  1 drivers
v0000016d645da130_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d89d0 .scope generate, "registradores[25]" "registradores[25]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64563fe0 .param/l "idx" 0 16 33, +C4<011001>;
S_0000016d645d8b60 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d89d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645dc070_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645daa90_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645db530_0 .var "dado_saida", 31 0;
v0000016d645dabd0_0 .net "habilita_escrita", 0 0, L_0000016d645ed5d0;  1 drivers
v0000016d645d9eb0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645d97e0 .scope generate, "registradores[26]" "registradores[26]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564760 .param/l "idx" 0 16 33, +C4<011010>;
S_0000016d645e2d20 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645d97e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645d9f50_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645db5d0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645dac70_0 .var "dado_saida", 31 0;
v0000016d645daf90_0 .net "habilita_escrita", 0 0, L_0000016d645ed670;  1 drivers
v0000016d645db030_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e1bf0 .scope generate, "registradores[27]" "registradores[27]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645647e0 .param/l "idx" 0 16 33, +C4<011011>;
S_0000016d645e2eb0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645e1bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645da1d0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645db990_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645da270_0 .var "dado_saida", 31 0;
v0000016d645db0d0_0 .net "habilita_escrita", 0 0, L_0000016d645eef70;  1 drivers
v0000016d645db170_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e1a60 .scope generate, "registradores[28]" "registradores[28]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645640a0 .param/l "idx" 0 16 33, +C4<011100>;
S_0000016d645e3040 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645e1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645db2b0_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645dba30_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645da310_0 .var "dado_saida", 31 0;
v0000016d645db350_0 .net "habilita_escrita", 0 0, L_0000016d645ee1b0;  1 drivers
v0000016d645db7b0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e1f10 .scope generate, "registradores[29]" "registradores[29]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564260 .param/l "idx" 0 16 33, +C4<011101>;
S_0000016d645e2550 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645e1f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645da810_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645db850_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645db8f0_0 .var "dado_saida", 31 0;
v0000016d645dbad0_0 .net "habilita_escrita", 0 0, L_0000016d645ed530;  1 drivers
v0000016d645dbb70_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e3810 .scope generate, "registradores[30]" "registradores[30]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d645640e0 .param/l "idx" 0 16 33, +C4<011110>;
S_0000016d645e31d0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645e3810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645dbc10_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645dbcb0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645da450_0 .var "dado_saida", 31 0;
v0000016d645dbd50_0 .net "habilita_escrita", 0 0, L_0000016d645edad0;  1 drivers
v0000016d645dbe90_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e2870 .scope generate, "registradores[31]" "registradores[31]" 16 33, 16 33 0, S_0000016d6447e990;
 .timescale -9 -12;
P_0000016d64564220 .param/l "idx" 0 16 33, +C4<011111>;
S_0000016d645e1d80 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000016d645e2870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645dbf30_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645da6d0_0 .net "dado_entrada", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645da4f0_0 .var "dado_saida", 31 0;
v0000016d645dbfd0_0 .net "habilita_escrita", 0 0, L_0000016d645ef1f0;  1 drivers
v0000016d645dc1b0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e20a0 .scope module, "x0" "registrador" 16 22, 17 1 0, S_0000016d6447e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000016d645da590_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
L_0000016d645f3d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645da630_0 .net "dado_entrada", 31 0, L_0000016d645f3d80;  1 drivers
v0000016d645dc430_0 .var "dado_saida", 31 0;
L_0000016d645f3d38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645dc570_0 .net "habilita_escrita", 0 0, L_0000016d645f3d38;  1 drivers
v0000016d645dccf0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e3360 .scope module, "IF_stage" "fetch" 3 71, 18 5 0, S_0000016d64572250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_branch_value";
    .port_info 3 /INPUT 1 "mux_sel";
    .port_info 4 /INPUT 1 "load_pc";
    .port_info 5 /INPUT 1 "load_if_id_register";
    .port_info 6 /INPUT 1 "if_flush";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instrucao";
L_0000016d645f3ab0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016d645e7860_0 .net/2u *"_ivl_0", 31 0, L_0000016d645f3ab0;  1 drivers
v0000016d645e6dc0_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e6280_0 .net "if_flush", 0 0, L_0000016d64537e20;  alias, 1 drivers
v0000016d645e6960_0 .net "instrucao", 31 0, v0000016d645e57e0_0;  alias, 1 drivers
v0000016d645e6a00_0 .net "instrucao_interno", 31 0, v0000016d645e5e20_0;  1 drivers
v0000016d645e6fa0_0 .net "load_if_id_register", 0 0, v0000016d645ce760_0;  alias, 1 drivers
v0000016d645e70e0_0 .net "load_pc", 0 0, v0000016d645cd860_0;  alias, 1 drivers
v0000016d645e6b40_0 .net "mux_sel", 0 0, L_0000016d64537cd0;  alias, 1 drivers
v0000016d645e6be0_0 .net "pc_branch_value", 31 0, o0000016d6457a6b8;  alias, 0 drivers
v0000016d645e74a0_0 .net "pc_in_interno", 31 0, L_0000016d645eac90;  1 drivers
v0000016d645e6c80_0 .net "pc_out", 31 0, v0000016d645e5b00_0;  alias, 1 drivers
v0000016d645e7720_0 .net "pc_out_interno", 31 0, v0000016d645e6500_0;  1 drivers
v0000016d645e6d20_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
L_0000016d645ebd70 .arith/sum 32, v0000016d645e6500_0, L_0000016d645f3ab0;
S_0000016d645e34f0 .scope module, "if_id_register" "if_id_register" 18 42, 19 1 0, S_0000016d645e3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "if_flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_memory_in";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction";
v0000016d645e6000_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e5a60_0 .net "if_flush", 0 0, L_0000016d64537e20;  alias, 1 drivers
v0000016d645e57e0_0 .var "im_value", 31 0;
v0000016d645e5920_0 .net "instruction", 31 0, v0000016d645e57e0_0;  alias, 1 drivers
v0000016d645e4480_0 .net "instruction_memory_in", 31 0, v0000016d645e5e20_0;  alias, 1 drivers
v0000016d645e59c0_0 .net "load", 0 0, v0000016d645ce760_0;  alias, 1 drivers
v0000016d645e45c0_0 .net "pc_in", 31 0, L_0000016d645eac90;  alias, 1 drivers
v0000016d645e48e0_0 .net "pc_out", 31 0, v0000016d645e5b00_0;  alias, 1 drivers
v0000016d645e5b00_0 .var "pc_value", 31 0;
v0000016d645e5ce0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e2230 .scope module, "im" "instruction_memory" 18 36, 20 1 0, S_0000016d645e3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v0000016d645e3f80_0 .net "addr", 31 0, v0000016d645e6500_0;  alias, 1 drivers
v0000016d645e5e20_0 .var "instr", 31 0;
E_0000016d645645e0 .event anyedge, v0000016d645e3f80_0;
S_0000016d645e3680 .scope module, "mux_instruction_fetch" "mux_2_values" 18 21, 10 1 0, S_0000016d645e3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_0000016d64564620 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0000016d645f3a68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000016d64536ed0 .functor XNOR 1, L_0000016d64537cd0, L_0000016d645f3a68, C4<0>, C4<0>;
v0000016d645e5ec0_0 .net "D0", 31 0, L_0000016d645ebd70;  1 drivers
v0000016d645e60a0_0 .net "D1", 31 0, o0000016d6457a6b8;  alias, 0 drivers
v0000016d645e61e0_0 .net "D_out", 31 0, L_0000016d645eac90;  alias, 1 drivers
v0000016d645e4200_0 .net/2u *"_ivl_0", 0 0, L_0000016d645f3a68;  1 drivers
v0000016d645e4660_0 .net *"_ivl_2", 0 0, L_0000016d64536ed0;  1 drivers
v0000016d645e3b20_0 .net "sel", 0 0, L_0000016d64537cd0;  alias, 1 drivers
L_0000016d645eac90 .functor MUXZ 32, L_0000016d645ebd70, o0000016d6457a6b8, L_0000016d64536ed0, C4<>;
S_0000016d645e23c0 .scope module, "pc" "program_counter" 18 28, 21 1 0, S_0000016d645e3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000016d645e3c60_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e4700_0 .net "load", 0 0, v0000016d645cd860_0;  alias, 1 drivers
v0000016d645e3d00_0 .net "pc_in", 31 0, L_0000016d645eac90;  alias, 1 drivers
v0000016d645e7180_0 .net "pc_out", 31 0, v0000016d645e6500_0;  alias, 1 drivers
v0000016d645e6500_0 .var "pc_value", 31 0;
v0000016d645e6aa0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645e26e0 .scope module, "MEM_stage" "MEM" 3 164, 22 4 0, S_0000016d64572250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 1 "flag_beq_in";
    .port_info 10 /INPUT 5 "reg_rd_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "pcSrc";
    .port_info 14 /OUTPUT 32 "read_data_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 5 "reg_rd_out";
    .port_info 17 /OUTPUT 5 "ex_mem_reg_rd";
    .port_info 18 /OUTPUT 1 "ex_mem_reg_write";
    .port_info 19 /OUTPUT 32 "alu_ex_mem";
L_0000016d6451b520 .functor AND 1, v0000016d644ab440_0, v0000016d6452a810_0, C4<1>, C4<1>;
L_0000016d6451bd70 .functor BUFZ 32, v0000016d644ab120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d6451bec0 .functor BUFZ 1, v0000016d645bfbd0_0, C4<0>, C4<0>, C4<0>;
L_0000016d6451b590 .functor BUFZ 5, v0000016d645bf4f0_0, C4<00000>, C4<00000>, C4<00000>;
v0000016d645e8170_0 .net *"_ivl_1", 0 0, L_0000016d6451b520;  1 drivers
L_0000016d645f4d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000016d645e8f30_0 .net/2u *"_ivl_2", 0 0, L_0000016d645f4d40;  1 drivers
L_0000016d645f4d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016d645e9930_0 .net/2u *"_ivl_4", 0 0, L_0000016d645f4d88;  1 drivers
v0000016d645e9610_0 .net "alu_ex_mem", 31 0, L_0000016d6451bd70;  alias, 1 drivers
v0000016d645e7d10_0 .net "alu_result_in", 31 0, v0000016d644ab120_0;  alias, 1 drivers
v0000016d645e8a30_0 .net "alu_result_out", 31 0, v0000016d645e65a0_0;  alias, 1 drivers
v0000016d645e9b10_0 .net "beq_instruction_in", 0 0, v0000016d644ab440_0;  alias, 1 drivers
v0000016d645e9430_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e7a90_0 .net "data_out", 31 0, L_0000016d646503d0;  1 drivers
v0000016d645e7db0_0 .net "ex_mem_reg_rd", 4 0, L_0000016d6451b590;  alias, 1 drivers
v0000016d645e8ad0_0 .net "ex_mem_reg_write", 0 0, L_0000016d6451bec0;  alias, 1 drivers
v0000016d645e9f70_0 .net "flag_beq_in", 0 0, v0000016d6452a810_0;  alias, 1 drivers
v0000016d645e8490_0 .net "mem_read_in", 0 0, v0000016d645bfe50_0;  alias, 1 drivers
v0000016d645e9070_0 .net "mem_to_reg_in", 0 0, L_0000016d6451b910;  alias, 1 drivers
v0000016d645e7c70_0 .net "mem_to_reg_out", 0 0, v0000016d645e7540_0;  alias, 1 drivers
v0000016d645e9110_0 .net "mem_write_in", 0 0, o0000016d64573368;  alias, 0 drivers
v0000016d645e87b0_0 .net "mux2_result_in", 31 0, L_0000016d6451bd00;  alias, 1 drivers
v0000016d645e9a70_0 .net "pcSrc", 0 0, L_0000016d64650470;  alias, 1 drivers
v0000016d645e9750_0 .net "read_data_out", 31 0, v0000016d645e7220_0;  alias, 1 drivers
v0000016d645e9bb0_0 .net "reg_rd_in", 4 0, v0000016d645bf4f0_0;  alias, 1 drivers
v0000016d645e91b0_0 .net "reg_rd_out", 4 0, v0000016d645e7360_0;  alias, 1 drivers
v0000016d645e7e50_0 .net "reg_write_in", 0 0, v0000016d645bfbd0_0;  alias, 1 drivers
v0000016d645e96b0_0 .net "reg_write_out", 0 0, L_0000016d6464ec10;  alias, 1 drivers
v0000016d645e94d0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
L_0000016d64650470 .functor MUXZ 1, L_0000016d645f4d88, L_0000016d645f4d40, L_0000016d6451b520, C4<>;
S_0000016d645e2a00 .scope module, "mem_wb_reg" "mem_wb_register" 22 49, 23 1 0, S_0000016d645e26e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_write_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "reg_rd_out";
v0000016d645e6e60_0 .net "alu_result_in", 31 0, v0000016d644ab120_0;  alias, 1 drivers
v0000016d645e6f00_0 .net "alu_result_out", 31 0, v0000016d645e65a0_0;  alias, 1 drivers
v0000016d645e65a0_0 .var "alu_result_value", 31 0;
v0000016d645e6640_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e7040_0 .net "mem_to_reg_in", 0 0, L_0000016d6451b910;  alias, 1 drivers
v0000016d645e7680_0 .net "mem_to_reg_out", 0 0, v0000016d645e7540_0;  alias, 1 drivers
v0000016d645e7540_0 .var "mem_to_reg_value", 0 0;
v0000016d645e7900_0 .net "read_data_in", 31 0, L_0000016d646503d0;  alias, 1 drivers
v0000016d645e6820_0 .net "read_data_out", 31 0, v0000016d645e7220_0;  alias, 1 drivers
v0000016d645e7220_0 .var "read_data_value", 31 0;
v0000016d645e6320_0 .net "reg_rd_in", 4 0, v0000016d645bf4f0_0;  alias, 1 drivers
v0000016d645e72c0_0 .net "reg_rd_out", 4 0, v0000016d645e7360_0;  alias, 1 drivers
v0000016d645e7360_0 .var "reg_rd_value", 4 0;
v0000016d645e75e0_0 .net "reg_write_in", 0 0, v0000016d645bfbd0_0;  alias, 1 drivers
v0000016d645e77c0_0 .net "reg_write_out", 0 0, L_0000016d6464ec10;  alias, 1 drivers
v0000016d645e7400_0 .var "reg_write_value", 31 0;
v0000016d645e63c0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
L_0000016d6464ec10 .part v0000016d645e7400_0, 0, 1;
S_0000016d645e2b90 .scope module, "memoria_dados" "data_memory" 22 37, 24 1 0, S_0000016d645e26e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0000016d645e6460_0 .net *"_ivl_0", 31 0, L_0000016d6464e850;  1 drivers
v0000016d645e66e0_0 .net *"_ivl_3", 7 0, L_0000016d6464fbb0;  1 drivers
v0000016d645e6780_0 .net *"_ivl_4", 9 0, L_0000016d6464ef30;  1 drivers
L_0000016d645f4cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d645e68c0_0 .net *"_ivl_7", 1 0, L_0000016d645f4cb0;  1 drivers
L_0000016d645f4cf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d645e8210_0 .net/2u *"_ivl_8", 31 0, L_0000016d645f4cf8;  1 drivers
v0000016d645e7f90_0 .net "addr", 31 0, v0000016d644ab120_0;  alias, 1 drivers
v0000016d645e8850_0 .net "clk", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e9250_0 .net "data_in", 31 0, L_0000016d6451bd00;  alias, 1 drivers
v0000016d645e9ed0_0 .net "data_out", 31 0, L_0000016d646503d0;  alias, 1 drivers
v0000016d645e99d0_0 .var/i "i", 31 0;
v0000016d645e88f0 .array "memory", 255 0, 31 0;
v0000016d645e8990_0 .net "re", 0 0, v0000016d645bfe50_0;  alias, 1 drivers
v0000016d645e7bd0_0 .net "we", 0 0, o0000016d64573368;  alias, 0 drivers
L_0000016d6464e850 .array/port v0000016d645e88f0, L_0000016d6464ef30;
L_0000016d6464fbb0 .part v0000016d644ab120_0, 0, 8;
L_0000016d6464ef30 .concat [ 8 2 0 0], L_0000016d6464fbb0, L_0000016d645f4cb0;
L_0000016d646503d0 .functor MUXZ 32, L_0000016d645f4cf8, L_0000016d6464e850, v0000016d645bfe50_0, C4<>;
S_0000016d645f1070 .scope module, "WB_stage" "WB" 3 197, 25 2 0, S_0000016d64572250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 32 "alu_data_mem_wb";
    .port_info 8 /OUTPUT 5 "reg_rd_out";
    .port_info 9 /OUTPUT 1 "reg_write_out";
L_0000016d6451b600 .functor BUFZ 5, v0000016d645e7360_0, C4<00000>, C4<00000>, C4<00000>;
L_0000016d6451bfa0 .functor BUFZ 1, L_0000016d6464ec10, C4<0>, C4<0>, C4<0>;
v0000016d645e8b70_0 .net "alu_data_mem_wb", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645e8c10_0 .net "alu_result_in", 31 0, v0000016d645e65a0_0;  alias, 1 drivers
v0000016d645e9390_0 .net "clock", 0 0, v0000016d645eb690_0;  alias, 1 drivers
v0000016d645e97f0_0 .net "mem_to_reg_in", 0 0, v0000016d645e7540_0;  alias, 1 drivers
v0000016d645e9cf0_0 .net "read_data_in", 31 0, v0000016d645e7220_0;  alias, 1 drivers
v0000016d645e9890_0 .net "reg_rd_in", 4 0, v0000016d645e7360_0;  alias, 1 drivers
v0000016d645e8df0_0 .net "reg_rd_out", 4 0, L_0000016d6451b600;  alias, 1 drivers
v0000016d645e8cb0_0 .net "reg_write_in", 0 0, L_0000016d6464ec10;  alias, 1 drivers
v0000016d645e8d50_0 .net "reg_write_out", 0 0, L_0000016d6451bfa0;  alias, 1 drivers
v0000016d645e80d0_0 .net "reset", 0 0, v0000016d645ebff0_0;  alias, 1 drivers
S_0000016d645f1200 .scope module, "mux_write_back" "mux_2_values" 25 21, 10 1 0, S_0000016d645f1070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_0000016d64564b60 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0000016d645f4dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000016d6451bf30 .functor XNOR 1, v0000016d645e7540_0, L_0000016d645f4dd0, C4<0>, C4<0>;
v0000016d645e8e90_0 .net "D0", 31 0, v0000016d645e65a0_0;  alias, 1 drivers
v0000016d645e7ef0_0 .net "D1", 31 0, v0000016d645e7220_0;  alias, 1 drivers
v0000016d645e8fd0_0 .net "D_out", 31 0, L_0000016d6464ecb0;  alias, 1 drivers
v0000016d645e9c50_0 .net/2u *"_ivl_0", 0 0, L_0000016d645f4dd0;  1 drivers
v0000016d645e7b30_0 .net *"_ivl_2", 0 0, L_0000016d6451bf30;  1 drivers
v0000016d645e8030_0 .net "sel", 0 0, v0000016d645e7540_0;  alias, 1 drivers
L_0000016d6464ecb0 .functor MUXZ 32, v0000016d645e65a0_0, v0000016d645e7220_0, L_0000016d6451bf30, C4<>;
    .scope S_0000016d645e23c0;
T_0 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645e6aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645e6500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016d645e4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000016d645e3d00_0;
    %assign/vec4 v0000016d645e6500_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000016d645e6500_0;
    %assign/vec4 v0000016d645e6500_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016d645e2230;
T_1 ;
    %wait E_0000016d645645e0;
    %load/vec4 v0000016d645e3f80_0;
    %parti/s 8, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d645e5e20_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 336003, 0, 32;
    %store/vec4 v0000016d645e5e20_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 4530435, 0, 32;
    %store/vec4 v0000016d645e5e20_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0000016d645e5e20_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 3474467, 0, 32;
    %store/vec4 v0000016d645e5e20_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000016d645e5e20_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000016d645e34f0;
T_2 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645e5ce0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000016d645e5a60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645e5b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645e57e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016d645e59c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000016d645e45c0_0;
    %assign/vec4 v0000016d645e5b00_0, 0;
    %load/vec4 v0000016d645e4480_0;
    %assign/vec4 v0000016d645e57e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000016d645e5b00_0;
    %assign/vec4 v0000016d645e5b00_0, 0;
    %load/vec4 v0000016d645e57e0_0;
    %assign/vec4 v0000016d645e57e0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016d645d5500;
T_3 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d2ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016d645d2a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000016d645d1730_0;
    %assign/vec4 v0000016d645d2ef0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016d645d5050;
T_4 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d30d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016d645d2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000016d645d2d10_0;
    %assign/vec4 v0000016d645d30d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016d645d4ec0;
T_5 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d1190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000016d645d1690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000016d645d0a10_0;
    %assign/vec4 v0000016d645d1190_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000016d645d4a10;
T_6 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d21d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d2db0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000016d645d10f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000016d645d0ab0_0;
    %assign/vec4 v0000016d645d2db0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016d645d51e0;
T_7 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3030_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000016d645d2090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016d645d1a50_0;
    %assign/vec4 v0000016d645d3030_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016d645d5bb0;
T_8 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d2450_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000016d645d1cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000016d645d2310_0;
    %assign/vec4 v0000016d645d2450_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000016d645d66a0;
T_9 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d2e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d1eb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000016d645d1870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000016d645d0fb0_0;
    %assign/vec4 v0000016d645d1eb0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000016d645d6060;
T_10 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d2770_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000016d645d28b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000016d645d0bf0_0;
    %assign/vec4 v0000016d645d2770_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016d645d77d0;
T_11 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d2630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d1ff0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000016d645d2590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000016d645d1f50_0;
    %assign/vec4 v0000016d645d1ff0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000016d645d7640;
T_12 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d0e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d2bd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000016d645d0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000016d645d2b30_0;
    %assign/vec4 v0000016d645d2bd0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016d645d6e70;
T_13 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d1370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d1230_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000016d645d12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000016d645d1050_0;
    %assign/vec4 v0000016d645d1230_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000016d645d5d40;
T_14 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d3c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3e90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000016d645d4890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000016d645d3710_0;
    %assign/vec4 v0000016d645d3e90_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000016d645d5ed0;
T_15 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d32b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3cb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000016d645d3850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000016d645d4110_0;
    %assign/vec4 v0000016d645d3cb0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000016d645d7000;
T_16 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d3530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3a30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000016d645d46b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000016d645d41b0_0;
    %assign/vec4 v0000016d645d3a30_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000016d645d7320;
T_17 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d4390_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000016d645d4250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000016d645d3fd0_0;
    %assign/vec4 v0000016d645d4390_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000016d645d8520;
T_18 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d38f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3990_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000016d645d44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000016d645d33f0_0;
    %assign/vec4 v0000016d645d3990_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000016d645d7a30;
T_19 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3490_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000016d645d3ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000016d645d4570_0;
    %assign/vec4 v0000016d645d3490_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000016d645d7bc0;
T_20 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000016d645d4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000016d645d35d0_0;
    %assign/vec4 v0000016d645d3210_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000016d645d8200;
T_21 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645da3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d3df0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000016d645dad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000016d645d3d50_0;
    %assign/vec4 v0000016d645d3df0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000016d645d9010;
T_22 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645da8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645d9e10_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000016d645dbdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000016d645d9a50_0;
    %assign/vec4 v0000016d645d9e10_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000016d645d86b0;
T_23 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645db490_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000016d645da090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000016d645d9cd0_0;
    %assign/vec4 v0000016d645db490_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000016d645d8840;
T_24 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645da9f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000016d645dadb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000016d645d9af0_0;
    %assign/vec4 v0000016d645da9f0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000016d645d91a0;
T_25 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d9ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645dc110_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000016d645dab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000016d645db210_0;
    %assign/vec4 v0000016d645dc110_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000016d645d9650;
T_26 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645da130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645daef0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000016d645d9d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000016d645db3f0_0;
    %assign/vec4 v0000016d645daef0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000016d645d8b60;
T_27 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645d9eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645db530_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000016d645dabd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000016d645daa90_0;
    %assign/vec4 v0000016d645db530_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000016d645e2d20;
T_28 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645db030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645dac70_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000016d645daf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000016d645db5d0_0;
    %assign/vec4 v0000016d645dac70_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000016d645e2eb0;
T_29 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645db170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645da270_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000016d645db0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000016d645db990_0;
    %assign/vec4 v0000016d645da270_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000016d645e3040;
T_30 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645db7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645da310_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000016d645db350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000016d645dba30_0;
    %assign/vec4 v0000016d645da310_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000016d645e2550;
T_31 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645dbb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645db8f0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000016d645dbad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000016d645db850_0;
    %assign/vec4 v0000016d645db8f0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000016d645e31d0;
T_32 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645dbe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645da450_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000016d645dbd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000016d645dbcb0_0;
    %assign/vec4 v0000016d645da450_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000016d645e1d80;
T_33 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645dc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645da4f0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000016d645dbfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000016d645da6d0_0;
    %assign/vec4 v0000016d645da4f0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000016d645e20a0;
T_34 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645dccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645dc430_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000016d645dc570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000016d645da630_0;
    %assign/vec4 v0000016d645dc430_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000016d644631d0;
T_35 ;
    %wait E_0000016d645647a0;
    %load/vec4 v0000016d645ce940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d645cd860_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000016d645cd5e0_0;
    %inv;
    %load/vec4 v0000016d645cdf40_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016d645cf160_0;
    %nor/r;
    %and;
    %inv;
    %and;
    %store/vec4 v0000016d645cd860_0, 0, 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000016d644631d0;
T_36 ;
    %wait E_0000016d645644e0;
    %load/vec4 v0000016d645ce940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d645ce760_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000016d645cd5e0_0;
    %inv;
    %store/vec4 v0000016d645ce760_0, 0, 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000016d644631d0;
T_37 ;
    %wait E_0000016d645644e0;
    %load/vec4 v0000016d645ce940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d645cd400_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000016d645cd5e0_0;
    %store/vec4 v0000016d645cd400_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000016d64463040;
T_38 ;
    %wait E_0000016d64563d60;
    %load/vec4 v0000016d645caee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cc6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016d645cc060_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000016d645cc740_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cc6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016d645cc060_0, 0;
    %jmp T_38.7;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cc6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb3e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000016d645cc060_0, 0;
    %jmp T_38.7;
T_38.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cc6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cb840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cb3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016d645cc060_0, 0;
    %jmp T_38.7;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cc6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cb3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016d645cc060_0, 0;
    %jmp T_38.7;
T_38.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cc6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d645cada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cb3e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000016d645cc060_0, 0;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000016d64463360;
T_39 ;
    %wait E_0000016d64563d60;
    %load/vec4 v0000016d645cf700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645ccaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645d0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645ccdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645cd720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016d645ce1c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016d645d0240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016d645d0880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016d645ccf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645ce260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645cfa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645cf5c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000016d645cd0e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016d645cef80_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000016d645cf0c0_0;
    %assign/vec4 v0000016d645ccaa0_0, 0;
    %load/vec4 v0000016d645cf200_0;
    %assign/vec4 v0000016d645d0100_0, 0;
    %load/vec4 v0000016d645ceda0_0;
    %assign/vec4 v0000016d645cec60_0, 0;
    %load/vec4 v0000016d645cd2c0_0;
    %assign/vec4 v0000016d645ccdc0_0, 0;
    %load/vec4 v0000016d645ce9e0_0;
    %assign/vec4 v0000016d645cea80_0, 0;
    %load/vec4 v0000016d645ce8a0_0;
    %assign/vec4 v0000016d645cd720_0, 0;
    %load/vec4 v0000016d645ce120_0;
    %assign/vec4 v0000016d645ce1c0_0, 0;
    %load/vec4 v0000016d645d01a0_0;
    %assign/vec4 v0000016d645d0240_0, 0;
    %load/vec4 v0000016d645cffc0_0;
    %assign/vec4 v0000016d645d0880_0, 0;
    %load/vec4 v0000016d645cce60_0;
    %assign/vec4 v0000016d645ccf00_0, 0;
    %load/vec4 v0000016d645cf020_0;
    %assign/vec4 v0000016d645ce260_0, 0;
    %load/vec4 v0000016d645cfa20_0;
    %assign/vec4 v0000016d645cfa20_0, 0;
    %load/vec4 v0000016d645cf5c0_0;
    %assign/vec4 v0000016d645cf5c0_0, 0;
    %load/vec4 v0000016d645cd0e0_0;
    %assign/vec4 v0000016d645cd0e0_0, 0;
    %load/vec4 v0000016d645cef80_0;
    %assign/vec4 v0000016d645cef80_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000016d64465940;
T_40 ;
    %wait E_0000016d64564320;
    %load/vec4 v0000016d64558fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.4;
T_40.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0000016d645585b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.8;
T_40.6 ;
    %load/vec4 v0000016d645580b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.13;
T_40.9 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.13;
T_40.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.13;
T_40.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d64558790_0, 0;
    %jmp T_40.13;
T_40.13 ;
    %pop/vec4 1;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000016d64465c60;
T_41 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645becd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645bfb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645bfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645bfe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d644ab440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d644ab120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645be9b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016d645bf4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d6452a810_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000016d645c07b0_0;
    %assign/vec4 v0000016d645bfb30_0, 0;
    %load/vec4 v0000016d645c0530_0;
    %assign/vec4 v0000016d645bfbd0_0, 0;
    %load/vec4 v0000016d64529d70_0;
    %assign/vec4 v0000016d645bfe50_0, 0;
    %load/vec4 v0000016d644ac520_0;
    %assign/vec4 v0000016d644ab440_0, 0;
    %load/vec4 v0000016d644ac480_0;
    %assign/vec4 v0000016d644ab120_0, 0;
    %load/vec4 v0000016d645c00d0_0;
    %assign/vec4 v0000016d645be9b0_0, 0;
    %load/vec4 v0000016d645bfef0_0;
    %assign/vec4 v0000016d645bf4f0_0, 0;
    %load/vec4 v0000016d644ab760_0;
    %assign/vec4 v0000016d6452a810_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000016d645e2b90;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d645e99d0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0000016d645e99d0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000016d645e99d0_0;
    %store/vec4a v0000016d645e88f0, 4, 0;
    %load/vec4 v0000016d645e99d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d645e99d0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016d645e88f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016d645e88f0, 4, 0;
    %end;
    .thread T_42;
    .scope S_0000016d645e2b90;
T_43 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645e7bd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0000016d645e9250_0;
    %ix/getv 3, v0000016d645e7f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d645e88f0, 0, 4;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000016d645e2a00;
T_44 ;
    %wait E_0000016d64563ce0;
    %load/vec4 v0000016d645e63c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d645e7540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645e7400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645e7220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d645e65a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016d645e7360_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000016d645e7040_0;
    %assign/vec4 v0000016d645e7540_0, 0;
    %load/vec4 v0000016d645e75e0_0;
    %pad/u 32;
    %assign/vec4 v0000016d645e7400_0, 0;
    %load/vec4 v0000016d645e7900_0;
    %assign/vec4 v0000016d645e7220_0, 0;
    %load/vec4 v0000016d645e6e60_0;
    %assign/vec4 v0000016d645e65a0_0, 0;
    %load/vec4 v0000016d645e6320_0;
    %assign/vec4 v0000016d645e7360_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000016d645720c0;
T_45 ;
    %delay 10000, 0;
    %load/vec4 v0000016d645eb690_0;
    %inv;
    %store/vec4 v0000016d645eb690_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000016d645720c0;
T_46 ;
    %vpi_call 2 23 "$dumpfile", "riscv.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016d645720c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d645eb690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d645ebff0_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d645ebff0_0, 0, 1;
    %delay 50000, 0;
    %delay 500000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0000016d645720c0;
T_47 ;
    %vpi_call 2 53 "$monitor", "Time=%0dns | reset=%b | clock=%b", $time, v0000016d645ebff0_0, v0000016d645eb690_0 {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "riscv_pipeline_tb.v";
    "riscv_pipeline.v";
    "estagios/EX/EX.v";
    "./estagios/EX/alu_control.v";
    "./estagios/EX/alu.v";
    "./estagios/EX/ex_mem_register.v";
    "./estagios/EX/forwading_unit.v";
    "./estagios/EX/mux_3_values.v";
    "./estagios/EX/mux_2_values.v";
    "estagios/ID/ID.v";
    "./estagios/ID/controle.v";
    "./estagios/ID/Hazard.v";
    "./estagios/ID/id_ex_register.v";
    "./estagios/ID/ImmGen.v";
    "./estagios/ID/register_file.v";
    "./estagios/ID/registrador.v";
    "estagios/IF/IF.v";
    "./registradores_estagios/if_id_register.v";
    "./estagios/IF/instruction_memory.v";
    "./estagios/IF/program_counter.v";
    "estagios/MEM/MEM.v";
    "./estagios/MEM/mem_wb_register.v";
    "./estagios/MEM/data_memory.v";
    "estagios/WB/WB.v";
