library ("DCDC_COMP") {
    define(def_sim_opt,library,string);
    define(default_arc_mode,library,string);
    define(default_constraint_arc_mode,library,string);
    define(driver_model,library,string);
    define(leakage_sim_opt,library,string);
    define(min_pulse_width_mode,library,string);
    define(simulator,library,string);
    define(switching_power_split_model,library,string);
    define(sim_opt,timing,string);
    define(violation_delay_degrade_pct,timing,string);
    technology("cmos");
    delay_model : "table_lookup";
    bus_naming_style : "%s[%d]";
    time_unit : "1ns";
    voltage_unit : "1V";
    leakage_power_unit : "1nW";
    current_unit : "1mA";
    pulling_resistance_unit : "1kohm";
    capacitive_load_unit(1.0000000000, "pf");
    revision : 1.0000000000;
    default_cell_leakage_power : 0.0000000000;
    default_fanout_load : 0.0000000000;
    default_inout_pin_cap : 0.0000000000;
    default_input_pin_cap : 0.0000000000;
    default_max_transition : 1.5000000000;
    default_output_pin_cap : 0.0000000000;
    default_arc_mode : "worst_edges";
    default_constraint_arc_mode : "worst";
    default_leakage_power_density : 0.0000000000;
    operating_conditions ("tt_025C_1v80") {
        voltage : 1.8000000000;
        process : 1.0000000000;
        temperature : 25.000000000;
        tree_type : "balanced_tree";
    }
    /* Wire load tables */
    wire_load("Small") {
      capacitance : 1.42e-05;
      resistance : 0.0745;
      slope : 8.3631;
      fanout_length( 1, 23.2746);
      fanout_length( 2, 32.1136);
      fanout_length( 3, 48.4862);
      fanout_length( 4, 64.0974);
      fanout_length( 5, 86.2649);
      fanout_length( 6, 84.2649);
    }
    wire_load("Medium") {
      capacitance : 1.42e-05;
      resistance : 0.0745;
      slope : 8.3631;
      fanout_length( 1, 23.2746);
      fanout_length( 2, 32.1136);
      fanout_length( 3, 48.4862);
      fanout_length( 4, 64.0974);
      fanout_length( 5, 86.2649);
      fanout_length( 6, 84.2649);
    }
    wire_load("Large") {
      capacitance : 1.42e-05;
      resistance : 0.0745;
      slope : 8.3631;
      fanout_length( 1, 23.2746);
      fanout_length( 2, 32.1136);
      fanout_length( 3, 48.4862);
      fanout_length( 4, 64.0974);
      fanout_length( 5, 86.2649);
      fanout_length( 6, 84.2649);
    }
    wire_load("Huge") {
      capacitance : 1.42e-05;
      resistance : 0.0745;
      slope : 8.3631;
      fanout_length( 1, 23.2746);
      fanout_length( 2, 32.1136);
      fanout_length( 3, 48.4862);
      fanout_length( 4, 64.0974);
      fanout_length( 5, 86.2649);
      fanout_length( 6, 84.2649);
    }
    default_wire_load : "Small" ;
    default_wire_load_mode : top;
    power_lut_template ("power_inputs_1") {
        variable_1 : "input_transition_time";
        index_1("1, 2, 3, 4, 5, 6, 7");
    }
    power_lut_template ("power_outputs_1") {
        variable_1 : "input_transition_time";
        variable_2 : "total_output_net_capacitance";
        index_1("1, 2, 3, 4, 5, 6, 7");
        index_2("1, 2, 3, 4, 5, 6, 7");
    }
    lu_table_template ("constraint_3_0_1") {
        variable_1 : "related_pin_transition";
        index_1("1, 2, 3");
    }
    lu_table_template ("del_1_7_7") {
        variable_1 : "input_net_transition";
        variable_2 : "total_output_net_capacitance";
        index_1("1, 2, 3, 4, 5, 6, 7");
        index_2("1, 2, 3, 4, 5, 6, 7");
    }
    lu_table_template ("driver_waveform_template") {
        variable_1 : "input_net_transition";
        variable_2 : "normalized_voltage";
        index_1("1, 2");
        index_2("1, 2");
    }
    lu_table_template ("vio_3_3_1") {
        variable_1 : "related_pin_transition";
        variable_2 : "constrained_pin_transition";
        index_1("1, 2, 3");
        index_2("1, 2, 3");
    }
    normalized_driver_waveform ("driver_waveform_template") {
        index_1("0.0100000000, 0.0230506000, 0.0531329000, 0.1224745000, 0.2823108000, 0.5000000000, 0.6507428000, 1.5000000000");
        index_2("0.0000000000, 0.5000000000, 1.0000000000");
        driver_waveform_name : "ramp";
        values("0.0000000000, 0.0083333333, 0.0166666670", \
            "0.0000000000, 0.0192088180, 0.0384176350", \
            "0.0000000000, 0.0442774400, 0.0885548810", \
            "0.0000000000, 0.1020620700, 0.2041241500", \
            "0.0000000000, 0.2352590100, 0.4705180100", \
            "0.0000000000, 0.4166666700, 0.8333333300", \
            "0.0000000000, 0.5422856800, 1.0845714000", \
            "0.0000000000, 1.2500000000, 2.5000000000");
    }
    library_features("report_delay_calculation");
    voltage_map("VSS", 0.0000000000);
    voltage_map("KAPWR", 1.8000000000);
    voltage_map("LOWLVPWR", 1.8000000000);
    voltage_map("VGND", 0.0000000000);
    voltage_map("VNB", 0.0000000000);
    voltage_map("VPB", 1.8000000000);
    voltage_map("VPWR", 1.8000000000);
    voltage_map("VPWRIN", 1.8000000000);
    driver_model : "ramp";
    in_place_swap_mode : "match_footprint";
    input_threshold_pct_fall : 50.000000000;
    input_threshold_pct_rise : 50.000000000;
    min_pulse_width_mode : "max";
    nom_process : 1.0000000000;
    nom_temperature : 25.000000000;
    nom_voltage : 1.8000000000;
    output_threshold_pct_fall : 50.000000000;
    output_threshold_pct_rise : 50.000000000;
    simulation : "true";
    slew_derate_from_library : 1.0000000000;
    slew_lower_threshold_pct_fall : 20.000000000;
    slew_lower_threshold_pct_rise : 20.000000000;
    slew_upper_threshold_pct_fall : 80.000000000;
    slew_upper_threshold_pct_rise : 80.000000000;
    switching_power_split_model : "true";

    cell ("DCDC_COMP") {
        dont_touch : true ;
        pin ("VOP") {
            direction : inout ;
			capacitance : 0.026850 ;
        }
		pin ("VON") {
            direction : inout ;
			capacitance : 0.026850 ;
        }
		pin ("CLK") {
            direction : inout ;
			capacitance : 0.026850 ;
        }
		pin ("VIN") {
            direction : inout ;
			capacitance : 0.026850 ;
        }
		pin ("VIP") {
            direction : inout ;
			capacitance : 0.026850 ;
        }
		pg_pin ("VGND") {
            pg_type : "primary_ground";
            voltage_name : "VGND";
        }
        pg_pin ("VPWR") {
            pg_type : "primary_power";
            voltage_name : "VPWR";
        }
    }
}
