5 18 1fd81 4 8 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude2.vcd) 2 -o (exclude2.cdd) 2 -v (exclude2.v) 2 -y (./lib) 2 -e (foo_module.foo_func) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude2.v 1 14 1 
3 0 foo_module "main.bar" 0 ./lib/foo_module.v 1 34 1 
2 1 11 11 11 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_named_block
1 foo_c 1 3 6 1 0 0 0 1 17 1 1 0 0 0 0
1 foo_a 2 5 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 foo_b 3 6 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 foo_d 4 7 1070005 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 foo_module.u$0 "main.bar.u$0" 0 ./lib/foo_module.v 11 13 1 
2 3 12 12 12 10008 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo_task
4 3 11 0 0 3
3 1 foo_module.foo_named_block "main.bar.foo_named_block" 0 ./lib/foo_module.v 15 17 1 
2 4 16 16 16 9000c 1 0 21008 0 0 1 16 1 0
2 5 16 16 16 10005 0 1 1410 0 0 1 1 foo_d
2 6 16 16 16 1000c 1 37 1a 4 5
4 6 11 0 0 6
3 3 foo_module.foo_task "main.bar.foo_task" 0 ./lib/foo_module.v 26 32 1 
2 7 27 27 27 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
4 7 11 0 0 7
3 1 foo_module.foo_task.u$2 "main.bar.foo_task.u$2" 0 ./lib/foo_module.v 27 31 1 
2 8 28 28 28 c000f 1 0 21004 0 0 1 16 0 0
2 9 28 28 28 40008 0 1 1410 0 0 1 1 foo_b
2 10 28 28 28 4000f 1 37 16 8 9
2 11 29 29 29 50005 1 0 1008 0 0 32 48 5 0
2 12 29 29 29 40005 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 30 30 30 c000f 1 0 21008 0 0 1 16 1 0
2 14 30 30 30 40008 0 1 1410 0 0 1 1 foo_b
2 15 30 30 30 4000f 1 37 1a 13 14
4 10 11 12 12 10
4 12 0 15 0 10
4 15 0 0 0 10
3 1 main.u$0 "main.u$0" 0 exclude2.v 5 12 1 
