{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707783656823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707783656828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 16:20:56 2024 " "Processing started: Mon Feb 12 16:20:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707783656828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783656828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_addsub -c BCD_addsub " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783656829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707783657416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707783657416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_addsub-a " "Found design unit 1: BCD_addsub-a" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707783667868 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_addsub " "Found entity 1: BCD_addsub" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707783667868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_addsub " "Elaborating entity \"BCD_addsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707783667910 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(185) " "VHDL Process Statement warning at BCD_addsub.vhd(185): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(187) " "VHDL Process Statement warning at BCD_addsub.vhd(187): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones_adjust BCD_addsub.vhd(188) " "VHDL Process Statement warning at BCD_addsub.vhd(188): signal \"sum_temp_ones_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(191) " "VHDL Process Statement warning at BCD_addsub.vhd(191): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_intermediate BCD_addsub.vhd(194) " "VHDL Process Statement warning at BCD_addsub.vhd(194): signal \"carry_intermediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(195) " "VHDL Process Statement warning at BCD_addsub.vhd(195): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(197) " "VHDL Process Statement warning at BCD_addsub.vhd(197): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens_adjust BCD_addsub.vhd(198) " "VHDL Process Statement warning at BCD_addsub.vhd(198): signal \"sum_temp_tens_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(201) " "VHDL Process Statement warning at BCD_addsub.vhd(201): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(206) " "VHDL Process Statement warning at BCD_addsub.vhd(206): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(208) " "VHDL Process Statement warning at BCD_addsub.vhd(208): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones_adjust BCD_addsub.vhd(209) " "VHDL Process Statement warning at BCD_addsub.vhd(209): signal \"sum_temp_ones_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(212) " "VHDL Process Statement warning at BCD_addsub.vhd(212): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_intermediate BCD_addsub.vhd(215) " "VHDL Process Statement warning at BCD_addsub.vhd(215): signal \"carry_intermediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(216) " "VHDL Process Statement warning at BCD_addsub.vhd(216): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667913 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(218) " "VHDL Process Statement warning at BCD_addsub.vhd(218): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens_adjust BCD_addsub.vhd(219) " "VHDL Process Statement warning at BCD_addsub.vhd(219): signal \"sum_temp_tens_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(222) " "VHDL Process Statement warning at BCD_addsub.vhd(222): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_temp_ones_adjust BCD_addsub.vhd(179) " "VHDL Process Statement warning at BCD_addsub.vhd(179): inferring latch(es) for signal or variable \"sum_temp_ones_adjust\", which holds its previous value in one or more paths through the process" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_temp_tens_adjust BCD_addsub.vhd(179) " "VHDL Process Statement warning at BCD_addsub.vhd(179): inferring latch(es) for signal or variable \"sum_temp_tens_adjust\", which holds its previous value in one or more paths through the process" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[0\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_tens_adjust\[0\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[1\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_tens_adjust\[1\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[2\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_tens_adjust\[2\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[3\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_tens_adjust\[3\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[0\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_ones_adjust\[0\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[1\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_ones_adjust\[1\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[2\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_ones_adjust\[2\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[3\] BCD_addsub.vhd(179) " "Inferred latch for \"sum_temp_ones_adjust\[3\]\" at BCD_addsub.vhd(179)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783667914 "|BCD_addsub"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_tens_adjust\[1\] " "Latch sum_temp_tens_adjust\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add9~synth " "Ports D and ENA on the latch are fed by the same signal Add9~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707783668418 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707783668418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_tens_adjust\[2\] " "Latch sum_temp_tens_adjust\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add9~synth " "Ports D and ENA on the latch are fed by the same signal Add9~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707783668418 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707783668418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_tens_adjust\[3\] " "Latch sum_temp_tens_adjust\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add9~synth " "Ports D and ENA on the latch are fed by the same signal Add9~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707783668418 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707783668418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_ones_adjust\[1\] " "Latch sum_temp_ones_adjust\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add6~synth " "Ports D and ENA on the latch are fed by the same signal Add6~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707783668418 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707783668418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_ones_adjust\[2\] " "Latch sum_temp_ones_adjust\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add6~synth " "Ports D and ENA on the latch are fed by the same signal Add6~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707783668418 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707783668418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_ones_adjust\[3\] " "Latch sum_temp_ones_adjust\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add6~synth " "Ports D and ENA on the latch are fed by the same signal Add6~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707783668418 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707783668418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707783668506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707783669158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707783669158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707783669211 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707783669211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707783669211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707783669211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707783669222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 16:21:09 2024 " "Processing ended: Mon Feb 12 16:21:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707783669222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707783669222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707783669222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707783669222 ""}
